
TD5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a004  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  0800a198  0800a198  0000b198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5dc  0800a5dc  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5dc  0800a5dc  0000b5dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5e4  0800a5e4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5e4  0800a5e4  0000b5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5e8  0800a5e8  0000b5e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a5ec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000051c  200001d4  0800a7c0  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f0  0800a7c0  0000c6f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bfc7  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003abf  00000000  00000000  000281cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001950  00000000  00000000  0002bc90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013b4  00000000  00000000  0002d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bb90  00000000  00000000  0002e994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c5d  00000000  00000000  0005a524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ccf7  00000000  00000000  0007b181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187e78  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b94  00000000  00000000  00187ebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0018fa50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a17c 	.word	0x0800a17c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800a17c 	.word	0x0800a17c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f3e:	f107 031c 	add.w	r3, r7, #28
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
 8000f58:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f5a:	4b30      	ldr	r3, [pc, #192]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f5c:	4a30      	ldr	r2, [pc, #192]	@ (8001020 <MX_ADC1_Init+0xe8>)
 8000f5e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f60:	4b2e      	ldr	r3, [pc, #184]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f66:	4b2d      	ldr	r3, [pc, #180]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f72:	4b2a      	ldr	r3, [pc, #168]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f78:	4b28      	ldr	r3, [pc, #160]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f7e:	4b27      	ldr	r3, [pc, #156]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f84:	4b25      	ldr	r3, [pc, #148]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f8a:	4b24      	ldr	r3, [pc, #144]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f90:	4b22      	ldr	r3, [pc, #136]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8000f98:	4b20      	ldr	r3, [pc, #128]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000f9a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000fa2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fa6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000fb0:	4b1a      	ldr	r3, [pc, #104]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000fb6:	4b19      	ldr	r3, [pc, #100]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fbe:	4817      	ldr	r0, [pc, #92]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000fc0:	f001 fb62 	bl	8002688 <HAL_ADC_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000fca:	f000 facf 	bl	800156c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4810      	ldr	r0, [pc, #64]	@ (800101c <MX_ADC1_Init+0xe4>)
 8000fda:	f002 fb27 	bl	800362c <HAL_ADCEx_MultiModeConfigChannel>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000fe4:	f000 fac2 	bl	800156c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000fe8:	4b0e      	ldr	r3, [pc, #56]	@ (8001024 <MX_ADC1_Init+0xec>)
 8000fea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fec:	2306      	movs	r3, #6
 8000fee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ff4:	237f      	movs	r3, #127	@ 0x7f
 8000ff6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ff8:	2304      	movs	r3, #4
 8000ffa:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <MX_ADC1_Init+0xe4>)
 8001006:	f001 fec7 	bl	8002d98 <HAL_ADC_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001010:	f000 faac 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001014:	bf00      	nop
 8001016:	3728      	adds	r7, #40	@ 0x28
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200001f0 	.word	0x200001f0
 8001020:	50040000 	.word	0x50040000
 8001024:	25b00200 	.word	0x25b00200

08001028 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b0ac      	sub	sp, #176	@ 0xb0
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001030:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
 800103e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001040:	f107 0314 	add.w	r3, r7, #20
 8001044:	2288      	movs	r2, #136	@ 0x88
 8001046:	2100      	movs	r1, #0
 8001048:	4618      	mov	r0, r3
 800104a:	f007 f974 	bl	8008336 <memset>
  if(adcHandle->Instance==ADC1)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a2b      	ldr	r2, [pc, #172]	@ (8001100 <HAL_ADC_MspInit+0xd8>)
 8001054:	4293      	cmp	r3, r2
 8001056:	d14f      	bne.n	80010f8 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001058:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800105c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800105e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001062:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001066:	2302      	movs	r3, #2
 8001068:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800106e:	2308      	movs	r3, #8
 8001070:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001072:	2307      	movs	r3, #7
 8001074:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001076:	2302      	movs	r3, #2
 8001078:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800107a:	2302      	movs	r3, #2
 800107c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800107e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001082:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001084:	f107 0314 	add.w	r3, r7, #20
 8001088:	4618      	mov	r0, r3
 800108a:	f003 fe0f 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001094:	f000 fa6a 	bl	800156c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001098:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 800109a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109c:	4a19      	ldr	r2, [pc, #100]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 800109e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010a4:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 80010a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010ac:	613b      	str	r3, [r7, #16]
 80010ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b0:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 80010b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010b4:	4a13      	ldr	r2, [pc, #76]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010bc:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <HAL_ADC_MspInit+0xdc>)
 80010be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c0:	f003 0301 	and.w	r3, r3, #1
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010c8:	2310      	movs	r3, #16
 80010ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80010ce:	230b      	movs	r3, #11
 80010d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010da:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e4:	f002 fc34 	bl	8003950 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80010e8:	2200      	movs	r2, #0
 80010ea:	2100      	movs	r1, #0
 80010ec:	2012      	movs	r0, #18
 80010ee:	f002 fc05 	bl	80038fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80010f2:	2012      	movs	r0, #18
 80010f4:	f002 fc1e 	bl	8003934 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010f8:	bf00      	nop
 80010fa:	37b0      	adds	r7, #176	@ 0xb0
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	50040000 	.word	0x50040000
 8001104:	40021000 	.word	0x40021000

08001108 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	@ 0x28
 800110c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800111e:	4b66      	ldr	r3, [pc, #408]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001122:	4a65      	ldr	r2, [pc, #404]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001124:	f043 0304 	orr.w	r3, r3, #4
 8001128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112a:	4b63      	ldr	r3, [pc, #396]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112e:	f003 0304 	and.w	r3, r3, #4
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001136:	4b60      	ldr	r3, [pc, #384]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113a:	4a5f      	ldr	r2, [pc, #380]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 800113c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001140:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001142:	4b5d      	ldr	r3, [pc, #372]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800114e:	4b5a      	ldr	r3, [pc, #360]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001152:	4a59      	ldr	r2, [pc, #356]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800115a:	4b57      	ldr	r3, [pc, #348]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 800115c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001166:	4b54      	ldr	r3, [pc, #336]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001168:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116a:	4a53      	ldr	r2, [pc, #332]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001172:	4b51      	ldr	r3, [pc, #324]	@ (80012b8 <MX_GPIO_Init+0x1b0>)
 8001174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 800117e:	2201      	movs	r2, #1
 8001180:	2101      	movs	r1, #1
 8001182:	484e      	ldr	r0, [pc, #312]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 8001184:	f002 fd8e 	bl	8003ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|STEPPER_DIR_Pin|LED_2_Pin|STEPPER_MS1_Pin, GPIO_PIN_RESET);
 8001188:	2200      	movs	r2, #0
 800118a:	f44f 611a 	mov.w	r1, #2464	@ 0x9a0
 800118e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001192:	f002 fd87 	bl	8003ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_3_Pin|LED_1_Pin|GPS_ENN_Pin|LED_6_Pin
 8001196:	2200      	movs	r2, #0
 8001198:	f24e 0136 	movw	r1, #57398	@ 0xe036
 800119c:	4848      	ldr	r0, [pc, #288]	@ (80012c0 <MX_GPIO_Init+0x1b8>)
 800119e:	f002 fd81 	bl	8003ca4 <HAL_GPIO_WritePin>
                          |LED_4_Pin|LED_5_Pin|LED_7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2180      	movs	r1, #128	@ 0x80
 80011a6:	4845      	ldr	r0, [pc, #276]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 80011a8:	f002 fd7c 	bl	8003ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STEPPER_ENN_GPIO_Port, STEPPER_ENN_Pin, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b6:	f002 fd75 	bl	8003ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80011c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	483a      	ldr	r0, [pc, #232]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 80011d2:	f002 fbbd 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|LED_0_Pin;
 80011d6:	2381      	movs	r3, #129	@ 0x81
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011da:	2301      	movs	r3, #1
 80011dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	4619      	mov	r1, r3
 80011ec:	4833      	ldr	r0, [pc, #204]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 80011ee:	f002 fbaf 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MAGNETO_STATUS_Pin;
 80011f2:	2302      	movs	r3, #2
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MAGNETO_STATUS_GPIO_Port, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	482d      	ldr	r0, [pc, #180]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 8001206:	f002 fba3 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|STEPPER_DIR_Pin|LED_2_Pin|STEPPER_MS1_Pin
 800120a:	f44f 53cd 	mov.w	r3, #6560	@ 0x19a0
 800120e:	617b      	str	r3, [r7, #20]
                          |STEPPER_ENN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001226:	f002 fb93 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = GPS_PPS_Pin|BTN_CENTER_Pin|BTN_LEFT_Pin|BTN_TOP_Pin
 800122a:	f44f 735c 	mov.w	r3, #880	@ 0x370
 800122e:	617b      	str	r3, [r7, #20]
                          |BTN_RIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001230:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	481e      	ldr	r0, [pc, #120]	@ (80012bc <MX_GPIO_Init+0x1b4>)
 8001242:	f002 fb85 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = MAGNETO_INT_Pin|BTN_BOTTOM_Pin;
 8001246:	f640 0301 	movw	r3, #2049	@ 0x801
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800124c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001256:	f107 0314 	add.w	r3, r7, #20
 800125a:	4619      	mov	r1, r3
 800125c:	4818      	ldr	r0, [pc, #96]	@ (80012c0 <MX_GPIO_Init+0x1b8>)
 800125e:	f002 fb77 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_3_Pin|LED_1_Pin|GPS_ENN_Pin|LED_6_Pin
 8001262:	f24e 0336 	movw	r3, #57398	@ 0xe036
 8001266:	617b      	str	r3, [r7, #20]
                          |LED_4_Pin|LED_5_Pin|LED_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001268:	2301      	movs	r3, #1
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	4811      	ldr	r0, [pc, #68]	@ (80012c0 <MX_GPIO_Init+0x1b8>)
 800127c:	f002 fb68 	bl	8003950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_BTN_Pin;
 8001280:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001286:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENC_BTN_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 0314 	add.w	r3, r7, #20
 8001294:	4619      	mov	r1, r3
 8001296:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129a:	f002 fb59 	bl	8003950 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	2100      	movs	r1, #0
 80012a2:	2028      	movs	r0, #40	@ 0x28
 80012a4:	f002 fb2a 	bl	80038fc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012a8:	2028      	movs	r0, #40	@ 0x28
 80012aa:	f002 fb43 	bl	8003934 <HAL_NVIC_EnableIRQ>

}
 80012ae:	bf00      	nop
 80012b0:	3728      	adds	r7, #40	@ 0x28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	48000800 	.word	0x48000800
 80012c0:	48000400 	.word	0x48000400

080012c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012ca:	4a1c      	ldr	r2, [pc, #112]	@ (800133c <MX_I2C1_Init+0x78>)
 80012cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001340 <MX_I2C1_Init+0x7c>)
 80012d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012dc:	2201      	movs	r2, #1
 80012de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012ec:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <MX_I2C1_Init+0x74>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012fe:	480e      	ldr	r0, [pc, #56]	@ (8001338 <MX_I2C1_Init+0x74>)
 8001300:	f002 fd0b 	bl	8003d1a <HAL_I2C_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800130a:	f000 f92f 	bl	800156c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800130e:	2100      	movs	r1, #0
 8001310:	4809      	ldr	r0, [pc, #36]	@ (8001338 <MX_I2C1_Init+0x74>)
 8001312:	f002 fd9d 	bl	8003e50 <HAL_I2CEx_ConfigAnalogFilter>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800131c:	f000 f926 	bl	800156c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001320:	2100      	movs	r1, #0
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_I2C1_Init+0x74>)
 8001324:	f002 fddf 	bl	8003ee6 <HAL_I2CEx_ConfigDigitalFilter>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800132e:	f000 f91d 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000254 	.word	0x20000254
 800133c:	40005400 	.word	0x40005400
 8001340:	10909cec 	.word	0x10909cec

08001344 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b0ac      	sub	sp, #176	@ 0xb0
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	2288      	movs	r2, #136	@ 0x88
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f006 ffe6 	bl	8008336 <memset>
  if(i2cHandle->Instance==I2C1)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <HAL_I2C_MspInit+0xb0>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d13a      	bne.n	80013ea <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001374:	2340      	movs	r3, #64	@ 0x40
 8001376:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001378:	2300      	movs	r3, #0
 800137a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fc93 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800138c:	f000 f8ee 	bl	800156c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001390:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 8001392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001394:	4a18      	ldr	r2, [pc, #96]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 8001396:	f043 0302 	orr.w	r3, r3, #2
 800139a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800139c:	4b16      	ldr	r3, [pc, #88]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a0:	f003 0302 	and.w	r3, r3, #2
 80013a4:	613b      	str	r3, [r7, #16]
 80013a6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013a8:	23c0      	movs	r3, #192	@ 0xc0
 80013aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ae:	2312      	movs	r3, #18
 80013b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ba:	2303      	movs	r3, #3
 80013bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013c0:	2304      	movs	r3, #4
 80013c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013ca:	4619      	mov	r1, r3
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <HAL_I2C_MspInit+0xb8>)
 80013ce:	f002 fabf 	bl	8003950 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 80013d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_I2C_MspInit+0xb4>)
 80013e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013ea:	bf00      	nop
 80013ec:	37b0      	adds	r7, #176	@ 0xb0
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40005400 	.word	0x40005400
 80013f8:	40021000 	.word	0x40021000
 80013fc:	48000400 	.word	0x48000400

08001400 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001408:	1d39      	adds	r1, r7, #4
 800140a:	f04f 33ff 	mov.w	r3, #4294967295
 800140e:	2201      	movs	r2, #1
 8001410:	4803      	ldr	r0, [pc, #12]	@ (8001420 <__io_putchar+0x20>)
 8001412:	f005 fb8f 	bl	8006b34 <HAL_UART_Transmit>
return ch;
 8001416:	687b      	ldr	r3, [r7, #4]
}
 8001418:	4618      	mov	r0, r3
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000518 	.word	0x20000518

08001424 <__io_getchar>:
int __io_getchar(void)

{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0

uint8_t ch = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]

__HAL_UART_CLEAR_OREFLAG(&huart2);
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <__io_getchar+0x38>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2208      	movs	r2, #8
 8001434:	621a      	str	r2, [r3, #32]

HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001436:	1df9      	adds	r1, r7, #7
 8001438:	f04f 33ff 	mov.w	r3, #4294967295
 800143c:	2201      	movs	r2, #1
 800143e:	4807      	ldr	r0, [pc, #28]	@ (800145c <__io_getchar+0x38>)
 8001440:	f005 fc01 	bl	8006c46 <HAL_UART_Receive>

HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001444:	1df9      	adds	r1, r7, #7
 8001446:	f04f 33ff 	mov.w	r3, #4294967295
 800144a:	2201      	movs	r2, #1
 800144c:	4803      	ldr	r0, [pc, #12]	@ (800145c <__io_getchar+0x38>)
 800144e:	f005 fb71 	bl	8006b34 <HAL_UART_Transmit>

return ch;
 8001452:	79fb      	ldrb	r3, [r7, #7]

}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	20000518 	.word	0x20000518

08001460 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001464:	f000 ff02 	bl	800226c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001468:	f000 f81c 	bl	80014a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800146c:	f7ff fe4c 	bl	8001108 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001470:	f000 fdf2 	bl	8002058 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001474:	f7ff ff26 	bl	80012c4 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001478:	f000 f980 	bl	800177c <MX_SPI2_Init>
  MX_TIM2_Init();
 800147c:	f000 fbf2 	bl	8001c64 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001480:	f000 fc44 	bl	8001d0c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001484:	f000 fdb8 	bl	8001ff8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001488:	f7ff fd56 	bl	8000f38 <MX_ADC1_Init>
  MX_TIM4_Init();
 800148c:	f000 fcb6 	bl	8001dfc <MX_TIM4_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setup();
 8001490:	f000 feb4 	bl	80021fc <setup>
  setup1();
 8001494:	f000 f952 	bl	800173c <setup1>
  while (1)
  {
	  loop();
 8001498:	f000 feb7 	bl	800220a <loop>
	  loop1();
 800149c:	f000 f966 	bl	800176c <loop1>
	  loop();
 80014a0:	bf00      	nop
 80014a2:	e7f9      	b.n	8001498 <main+0x38>

080014a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b096      	sub	sp, #88	@ 0x58
 80014a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	2244      	movs	r2, #68	@ 0x44
 80014b0:	2100      	movs	r1, #0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f006 ff3f 	bl	8008336 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80014c6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80014ca:	f002 fd67 	bl	8003f9c <HAL_PWREx_ControlVoltageScaling>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80014d4:	f000 f84a 	bl	800156c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014d8:	2302      	movs	r3, #2
 80014da:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014e2:	2310      	movs	r3, #16
 80014e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e6:	2302      	movs	r3, #2
 80014e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014ea:	2302      	movs	r3, #2
 80014ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014f2:	230a      	movs	r3, #10
 80014f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014f6:	2307      	movs	r3, #7
 80014f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014fe:	2302      	movs	r3, #2
 8001500:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001502:	f107 0314 	add.w	r3, r7, #20
 8001506:	4618      	mov	r0, r3
 8001508:	f002 fd9e 	bl	8004048 <HAL_RCC_OscConfig>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001512:	f000 f82b 	bl	800156c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001516:	230f      	movs	r3, #15
 8001518:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800151a:	2303      	movs	r3, #3
 800151c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151e:	2300      	movs	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800152a:	463b      	mov	r3, r7
 800152c:	2104      	movs	r1, #4
 800152e:	4618      	mov	r0, r3
 8001530:	f003 f966 	bl	8004800 <HAL_RCC_ClockConfig>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800153a:	f000 f817 	bl	800156c <Error_Handler>
  }
}
 800153e:	bf00      	nop
 8001540:	3758      	adds	r7, #88	@ 0x58
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a04      	ldr	r2, [pc, #16]	@ (8001568 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d101      	bne.n	800155e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800155a:	f000 fea7 	bl	80022ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800155e:	bf00      	nop
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40001000 	.word	0x40001000

0800156c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001570:	b672      	cpsid	i
}
 8001572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <Error_Handler+0x8>

08001578 <init_system>:
float  threshold,  value; // le seuil d'activation et la valeur
SENSOR_STATE state;
SENSOR SENSOR_ARRAY[SENSOR_NUMBER];

void init_system(SENSOR* system)
{
 8001578:	b590      	push	{r4, r7, lr}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; i<SENSOR_NUMBER; i++)
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	e037      	b.n	80015f6 <init_system+0x7e>
	{
		system[i].state=INACTIVE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	011b      	lsls	r3, r3, #4
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
		system[i].id=i;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	605a      	str	r2, [r3, #4]
		system[i].value =0.0;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	011b      	lsls	r3, r3, #4
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
		system[i].threshold=(rand()%1001)/100.0;
 80015ac:	f006 f916 	bl	80077dc <rand>
 80015b0:	4602      	mov	r2, r0
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <init_system+0x90>)
 80015b4:	fb83 1302 	smull	r1, r3, r3, r2
 80015b8:	1219      	asrs	r1, r3, #8
 80015ba:	17d3      	asrs	r3, r2, #31
 80015bc:	1acb      	subs	r3, r1, r3
 80015be:	f240 31e9 	movw	r1, #1001	@ 0x3e9
 80015c2:	fb01 f303 	mul.w	r3, r1, r3
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe ffab 	bl	8000524 <__aeabi_i2d>
 80015ce:	f04f 0200 	mov.w	r2, #0
 80015d2:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <init_system+0x94>)
 80015d4:	f7ff f93a 	bl	800084c <__aeabi_ddiv>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	18d4      	adds	r4, r2, r3
 80015e8:	f7ff fade 	bl	8000ba8 <__aeabi_d2f>
 80015ec:	4603      	mov	r3, r0
 80015ee:	60e3      	str	r3, [r4, #12]
	for(i=0; i<SENSOR_NUMBER; i++)
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	3301      	adds	r3, #1
 80015f4:	60fb      	str	r3, [r7, #12]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2b04      	cmp	r3, #4
 80015fa:	ddc4      	ble.n	8001586 <init_system+0xe>
	}
}
 80015fc:	bf00      	nop
 80015fe:	bf00      	nop
 8001600:	3714      	adds	r7, #20
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	bf00      	nop
 8001608:	4178749f 	.word	0x4178749f
 800160c:	40590000 	.word	0x40590000

08001610 <displaysystem>:
void displaysystem(SENSOR * system)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; i<SENSOR_NUMBER; i++)
 8001618:	2300      	movs	r3, #0
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	e00f      	b.n	800163e <displaysystem+0x2e>
	{
		printf("voici la valeur de seuil du capteur %f \n\r",system[i].threshold);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	011b      	lsls	r3, r3, #4
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	4413      	add	r3, r2
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe ff8d 	bl	8000548 <__aeabi_f2d>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	4807      	ldr	r0, [pc, #28]	@ (8001650 <displaysystem+0x40>)
 8001634:	f006 fe2a 	bl	800828c <iprintf>
	for(i=0; i<SENSOR_NUMBER; i++)
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	2b04      	cmp	r3, #4
 8001642:	ddec      	ble.n	800161e <displaysystem+0xe>
	}

}
 8001644:	bf00      	nop
 8001646:	bf00      	nop
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	0800a198 	.word	0x0800a198

08001654 <readsensors>:
void readsensors(SENSOR * system)
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; i<SENSOR_NUMBER; i++)
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	e024      	b.n	80016ac <readsensors+0x58>
	{
		system[i].value =(rand()%1001)/100.0;
 8001662:	f006 f8bb 	bl	80077dc <rand>
 8001666:	4602      	mov	r2, r0
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <readsensors+0x68>)
 800166a:	fb83 1302 	smull	r1, r3, r3, r2
 800166e:	1219      	asrs	r1, r3, #8
 8001670:	17d3      	asrs	r3, r2, #31
 8001672:	1acb      	subs	r3, r1, r3
 8001674:	f240 31e9 	movw	r1, #1001	@ 0x3e9
 8001678:	fb01 f303 	mul.w	r3, r1, r3
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	4618      	mov	r0, r3
 8001680:	f7fe ff50 	bl	8000524 <__aeabi_i2d>
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <readsensors+0x6c>)
 800168a:	f7ff f8df 	bl	800084c <__aeabi_ddiv>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	18d4      	adds	r4, r2, r3
 800169e:	f7ff fa83 	bl	8000ba8 <__aeabi_d2f>
 80016a2:	4603      	mov	r3, r0
 80016a4:	60a3      	str	r3, [r4, #8]
	for(i=0; i<SENSOR_NUMBER; i++)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3301      	adds	r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	ddd7      	ble.n	8001662 <readsensors+0xe>

	}

}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	3714      	adds	r7, #20
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	4178749f 	.word	0x4178749f
 80016c0:	40590000 	.word	0x40590000

080016c4 <checkthreshold>:
void checkthreshold(SENSOR * system)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; i<SENSOR_NUMBER; i++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	e029      	b.n	8001726 <checkthreshold+0x62>
	{
		if(system[i].value > system[i].threshold)
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	011b      	lsls	r3, r3, #4
 80016d6:	687a      	ldr	r2, [r7, #4]
 80016d8:	4413      	add	r3, r2
 80016da:	ed93 7a02 	vldr	s14, [r3, #8]
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	011b      	lsls	r3, r3, #4
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	4413      	add	r3, r2
 80016e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80016ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f2:	dd06      	ble.n	8001702 <checkthreshold+0x3e>
		{
			system[i].state= ACTIVE;
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	011b      	lsls	r3, r3, #4
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	2201      	movs	r2, #1
 80016fe:	701a      	strb	r2, [r3, #0]
 8001700:	e005      	b.n	800170e <checkthreshold+0x4a>
		}
		else
		{
			system[i].state= INACTIVE;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	011b      	lsls	r3, r3, #4
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	4413      	add	r3, r2
 800170a:	2200      	movs	r2, #0
 800170c:	701a      	strb	r2, [r3, #0]
		}
		printf("%d \n\r",system[i].state);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	011b      	lsls	r3, r3, #4
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4413      	add	r3, r2
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
 800171a:	4807      	ldr	r0, [pc, #28]	@ (8001738 <checkthreshold+0x74>)
 800171c:	f006 fdb6 	bl	800828c <iprintf>
	for(i=0; i<SENSOR_NUMBER; i++)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b04      	cmp	r3, #4
 800172a:	ddd2      	ble.n	80016d2 <checkthreshold+0xe>

	}
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	3710      	adds	r7, #16
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	0800a1c4 	.word	0x0800a1c4

0800173c <setup1>:


void setup1(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
	 srand(123456);
 8001740:	4808      	ldr	r0, [pc, #32]	@ (8001764 <setup1+0x28>)
 8001742:	f006 f81d 	bl	8007780 <srand>
	 init_system(SENSOR_ARRAY);
 8001746:	4808      	ldr	r0, [pc, #32]	@ (8001768 <setup1+0x2c>)
 8001748:	f7ff ff16 	bl	8001578 <init_system>
	 displaysystem(SENSOR_ARRAY);
 800174c:	4806      	ldr	r0, [pc, #24]	@ (8001768 <setup1+0x2c>)
 800174e:	f7ff ff5f 	bl	8001610 <displaysystem>
	 readsensors(SENSOR_ARRAY);
 8001752:	4805      	ldr	r0, [pc, #20]	@ (8001768 <setup1+0x2c>)
 8001754:	f7ff ff7e 	bl	8001654 <readsensors>
	 checkthreshold(SENSOR_ARRAY);
 8001758:	4803      	ldr	r0, [pc, #12]	@ (8001768 <setup1+0x2c>)
 800175a:	f7ff ffb3 	bl	80016c4 <checkthreshold>


}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	0001e240 	.word	0x0001e240
 8001768:	200002a8 	.word	0x200002a8

0800176c <loop1>:
void loop1(void)
{
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0

}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
	...

0800177c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <MX_SPI2_Init+0x74>)
 8001782:	4a1c      	ldr	r2, [pc, #112]	@ (80017f4 <MX_SPI2_Init+0x78>)
 8001784:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001786:	4b1a      	ldr	r3, [pc, #104]	@ (80017f0 <MX_SPI2_Init+0x74>)
 8001788:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800178c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800178e:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <MX_SPI2_Init+0x74>)
 8001790:	2200      	movs	r2, #0
 8001792:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001794:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <MX_SPI2_Init+0x74>)
 8001796:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800179a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800179c:	4b14      	ldr	r3, [pc, #80]	@ (80017f0 <MX_SPI2_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017a2:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ae:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017b2:	2230      	movs	r2, #48	@ 0x30
 80017b4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017bc:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017be:	2200      	movs	r2, #0
 80017c0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017c2:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017ca:	2207      	movs	r2, #7
 80017cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017da:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <MX_SPI2_Init+0x74>)
 80017dc:	f003 ff22 	bl	8005624 <HAL_SPI_Init>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80017e6:	f7ff fec1 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200002f8 	.word	0x200002f8
 80017f4:	40003800 	.word	0x40003800

080017f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	@ 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
 800180e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a25      	ldr	r2, [pc, #148]	@ (80018ac <HAL_SPI_MspInit+0xb4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d144      	bne.n	80018a4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800181a:	4b25      	ldr	r3, [pc, #148]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 800181c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800181e:	4a24      	ldr	r2, [pc, #144]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001824:	6593      	str	r3, [r2, #88]	@ 0x58
 8001826:	4b22      	ldr	r3, [pc, #136]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001828:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001832:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001836:	4a1e      	ldr	r2, [pc, #120]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001838:	f043 0304 	orr.w	r3, r3, #4
 800183c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800183e:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001842:	f003 0304 	and.w	r3, r3, #4
 8001846:	60fb      	str	r3, [r7, #12]
 8001848:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800184a:	4b19      	ldr	r3, [pc, #100]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 800184c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800184e:	4a18      	ldr	r2, [pc, #96]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001850:	f043 0302 	orr.w	r3, r3, #2
 8001854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001856:	4b16      	ldr	r3, [pc, #88]	@ (80018b0 <HAL_SPI_MspInit+0xb8>)
 8001858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001862:	230c      	movs	r3, #12
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186e:	2303      	movs	r3, #3
 8001870:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001872:	2305      	movs	r3, #5
 8001874:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	4619      	mov	r1, r3
 800187c:	480d      	ldr	r0, [pc, #52]	@ (80018b4 <HAL_SPI_MspInit+0xbc>)
 800187e:	f002 f867 	bl	8003950 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001882:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001886:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001888:	2302      	movs	r3, #2
 800188a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188c:	2300      	movs	r3, #0
 800188e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001890:	2303      	movs	r3, #3
 8001892:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001894:	2305      	movs	r3, #5
 8001896:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	4619      	mov	r1, r3
 800189e:	4806      	ldr	r0, [pc, #24]	@ (80018b8 <HAL_SPI_MspInit+0xc0>)
 80018a0:	f002 f856 	bl	8003950 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80018a4:	bf00      	nop
 80018a6:	3728      	adds	r7, #40	@ 0x28
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40003800 	.word	0x40003800
 80018b0:	40021000 	.word	0x40021000
 80018b4:	48000800 	.word	0x48000800
 80018b8:	48000400 	.word	0x48000400

080018bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001900 <HAL_MspInit+0x44>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001900 <HAL_MspInit+0x44>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001900 <HAL_MspInit+0x44>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018da:	4b09      	ldr	r3, [pc, #36]	@ (8001900 <HAL_MspInit+0x44>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018de:	4a08      	ldr	r2, [pc, #32]	@ (8001900 <HAL_MspInit+0x44>)
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018e6:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <HAL_MspInit+0x44>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ee:	603b      	str	r3, [r7, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000

08001904 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b08e      	sub	sp, #56	@ 0x38
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001912:	4b34      	ldr	r3, [pc, #208]	@ (80019e4 <HAL_InitTick+0xe0>)
 8001914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001916:	4a33      	ldr	r2, [pc, #204]	@ (80019e4 <HAL_InitTick+0xe0>)
 8001918:	f043 0310 	orr.w	r3, r3, #16
 800191c:	6593      	str	r3, [r2, #88]	@ 0x58
 800191e:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <HAL_InitTick+0xe0>)
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	f003 0310 	and.w	r3, r3, #16
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800192a:	f107 0210 	add.w	r2, r7, #16
 800192e:	f107 0314 	add.w	r3, r7, #20
 8001932:	4611      	mov	r1, r2
 8001934:	4618      	mov	r0, r3
 8001936:	f003 f927 	bl	8004b88 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800193e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001940:	2b00      	cmp	r3, #0
 8001942:	d103      	bne.n	800194c <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001944:	f003 f8f4 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8001948:	6378      	str	r0, [r7, #52]	@ 0x34
 800194a:	e004      	b.n	8001956 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800194c:	f003 f8f0 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8001950:	4603      	mov	r3, r0
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001958:	4a23      	ldr	r2, [pc, #140]	@ (80019e8 <HAL_InitTick+0xe4>)
 800195a:	fba2 2303 	umull	r2, r3, r2, r3
 800195e:	0c9b      	lsrs	r3, r3, #18
 8001960:	3b01      	subs	r3, #1
 8001962:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <HAL_InitTick+0xe8>)
 8001966:	4a22      	ldr	r2, [pc, #136]	@ (80019f0 <HAL_InitTick+0xec>)
 8001968:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800196a:	4b20      	ldr	r3, [pc, #128]	@ (80019ec <HAL_InitTick+0xe8>)
 800196c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001970:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001972:	4a1e      	ldr	r2, [pc, #120]	@ (80019ec <HAL_InitTick+0xe8>)
 8001974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001976:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001978:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <HAL_InitTick+0xe8>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800197e:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <HAL_InitTick+0xe8>)
 8001980:	2200      	movs	r2, #0
 8001982:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001984:	4b19      	ldr	r3, [pc, #100]	@ (80019ec <HAL_InitTick+0xe8>)
 8001986:	2200      	movs	r2, #0
 8001988:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800198a:	4818      	ldr	r0, [pc, #96]	@ (80019ec <HAL_InitTick+0xe8>)
 800198c:	f003 feed 	bl	800576a <HAL_TIM_Base_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001996:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800199a:	2b00      	cmp	r3, #0
 800199c:	d11b      	bne.n	80019d6 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800199e:	4813      	ldr	r0, [pc, #76]	@ (80019ec <HAL_InitTick+0xe8>)
 80019a0:	f003 ff3a 	bl	8005818 <HAL_TIM_Base_Start_IT>
 80019a4:	4603      	mov	r3, r0
 80019a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d111      	bne.n	80019d6 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80019b2:	2036      	movs	r0, #54	@ 0x36
 80019b4:	f001 ffbe 	bl	8003934 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2b0f      	cmp	r3, #15
 80019bc:	d808      	bhi.n	80019d0 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80019be:	2200      	movs	r2, #0
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	2036      	movs	r0, #54	@ 0x36
 80019c4:	f001 ff9a 	bl	80038fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019c8:	4a0a      	ldr	r2, [pc, #40]	@ (80019f4 <HAL_InitTick+0xf0>)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6013      	str	r3, [r2, #0]
 80019ce:	e002      	b.n	80019d6 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80019d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3738      	adds	r7, #56	@ 0x38
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	431bde83 	.word	0x431bde83
 80019ec:	2000035c 	.word	0x2000035c
 80019f0:	40001000 	.word	0x40001000
 80019f4:	20000004 	.word	0x20000004

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019fc:	bf00      	nop
 80019fe:	e7fd      	b.n	80019fc <NMI_Handler+0x4>

08001a00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a04:	bf00      	nop
 8001a06:	e7fd      	b.n	8001a04 <HardFault_Handler+0x4>

08001a08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a0c:	bf00      	nop
 8001a0e:	e7fd      	b.n	8001a0c <MemManage_Handler+0x4>

08001a10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <BusFault_Handler+0x4>

08001a18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <UsageFault_Handler+0x4>

08001a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr

08001a2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2e:	b480      	push	{r7}
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <ADC1_2_IRQHandler+0x10>)
 8001a5e:	f000 ff63 	bl	8002928 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200001f0 	.word	0x200001f0

08001a6c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <TIM4_IRQHandler+0x10>)
 8001a72:	f004 f848 	bl	8005b06 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000444 	.word	0x20000444

08001a80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_BOTTOM_Pin);
 8001a84:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001a88:	f002 f924 	bl	8003cd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001a8c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001a90:	f002 f920 	bl	8003cd4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_BTN_Pin);
 8001a94:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001a98:	f002 f91c 	bl	8003cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}

08001aa0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <TIM6_DAC_IRQHandler+0x10>)
 8001aa6:	f004 f82e 	bl	8005b06 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	2000035c 	.word	0x2000035c

08001ab4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  return 1;
 8001ab8:	2301      	movs	r3, #1
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr

08001ac4 <_kill>:

int _kill(int pid, int sig)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ace:	f006 fc85 	bl	80083dc <__errno>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2216      	movs	r2, #22
 8001ad6:	601a      	str	r2, [r3, #0]
  return -1;
 8001ad8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <_exit>:

void _exit (int status)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001aec:	f04f 31ff 	mov.w	r1, #4294967295
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f7ff ffe7 	bl	8001ac4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001af6:	bf00      	nop
 8001af8:	e7fd      	b.n	8001af6 <_exit+0x12>

08001afa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b086      	sub	sp, #24
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	60f8      	str	r0, [r7, #12]
 8001b02:	60b9      	str	r1, [r7, #8]
 8001b04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	e00a      	b.n	8001b22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b0c:	f7ff fc8a 	bl	8001424 <__io_getchar>
 8001b10:	4601      	mov	r1, r0
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	1c5a      	adds	r2, r3, #1
 8001b16:	60ba      	str	r2, [r7, #8]
 8001b18:	b2ca      	uxtb	r2, r1
 8001b1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	dbf0      	blt.n	8001b0c <_read+0x12>
  }

  return len;
 8001b2a:	687b      	ldr	r3, [r7, #4]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3718      	adds	r7, #24
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	e009      	b.n	8001b5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1c5a      	adds	r2, r3, #1
 8001b4a:	60ba      	str	r2, [r7, #8]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff fc56 	bl	8001400 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3301      	adds	r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	697a      	ldr	r2, [r7, #20]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	dbf1      	blt.n	8001b46 <_write+0x12>
  }
  return len;
 8001b62:	687b      	ldr	r3, [r7, #4]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <_close>:

int _close(int file)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b94:	605a      	str	r2, [r3, #4]
  return 0;
 8001b96:	2300      	movs	r3, #0
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <_isatty>:

int _isatty(int file)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bac:	2301      	movs	r3, #1
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b085      	sub	sp, #20
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	60f8      	str	r0, [r7, #12]
 8001bc2:	60b9      	str	r1, [r7, #8]
 8001bc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3714      	adds	r7, #20
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bdc:	4a14      	ldr	r2, [pc, #80]	@ (8001c30 <_sbrk+0x5c>)
 8001bde:	4b15      	ldr	r3, [pc, #84]	@ (8001c34 <_sbrk+0x60>)
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001be8:	4b13      	ldr	r3, [pc, #76]	@ (8001c38 <_sbrk+0x64>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d102      	bne.n	8001bf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bf0:	4b11      	ldr	r3, [pc, #68]	@ (8001c38 <_sbrk+0x64>)
 8001bf2:	4a12      	ldr	r2, [pc, #72]	@ (8001c3c <_sbrk+0x68>)
 8001bf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bf6:	4b10      	ldr	r3, [pc, #64]	@ (8001c38 <_sbrk+0x64>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d207      	bcs.n	8001c14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c04:	f006 fbea 	bl	80083dc <__errno>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	220c      	movs	r2, #12
 8001c0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c12:	e009      	b.n	8001c28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c14:	4b08      	ldr	r3, [pc, #32]	@ (8001c38 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c1a:	4b07      	ldr	r3, [pc, #28]	@ (8001c38 <_sbrk+0x64>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	4a05      	ldr	r2, [pc, #20]	@ (8001c38 <_sbrk+0x64>)
 8001c24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c26:	68fb      	ldr	r3, [r7, #12]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3718      	adds	r7, #24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20018000 	.word	0x20018000
 8001c34:	00000400 	.word	0x00000400
 8001c38:	200003a8 	.word	0x200003a8
 8001c3c:	200006f0 	.word	0x200006f0

08001c40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <SystemInit+0x20>)
 8001c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c4a:	4a05      	ldr	r2, [pc, #20]	@ (8001c60 <SystemInit+0x20>)
 8001c4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
 8001c5e:	bf00      	nop
 8001c60:	e000ed00 	.word	0xe000ed00

08001c64 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08c      	sub	sp, #48	@ 0x30
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c6a:	f107 030c 	add.w	r3, r7, #12
 8001c6e:	2224      	movs	r2, #36	@ 0x24
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f006 fb5f 	bl	8008336 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c82:	4b21      	ldr	r3, [pc, #132]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001c84:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c88:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001c98:	f04f 32ff 	mov.w	r2, #4294967295
 8001c9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ca4:	4b18      	ldr	r3, [pc, #96]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001caa:	2301      	movs	r3, #1
 8001cac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001cce:	f107 030c 	add.w	r3, r7, #12
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480c      	ldr	r0, [pc, #48]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001cd6:	f003 fe70 	bl	80059ba <HAL_TIM_Encoder_Init>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001ce0:	f7ff fc44 	bl	800156c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cec:	463b      	mov	r3, r7
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	@ (8001d08 <MX_TIM2_Init+0xa4>)
 8001cf2:	f004 fe2b 	bl	800694c <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001cfc:	f7ff fc36 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d00:	bf00      	nop
 8001d02:	3730      	adds	r7, #48	@ 0x30
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	200003ac 	.word	0x200003ac

08001d0c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b08e      	sub	sp, #56	@ 0x38
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]
 8001d3a:	615a      	str	r2, [r3, #20]
 8001d3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d40:	4a2d      	ldr	r2, [pc, #180]	@ (8001df8 <MX_TIM3_Init+0xec>)
 8001d42:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d44:	4b2b      	ldr	r3, [pc, #172]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d50:	4b28      	ldr	r3, [pc, #160]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d58:	4b26      	ldr	r3, [pc, #152]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5e:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d64:	4823      	ldr	r0, [pc, #140]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d66:	f003 fd00 	bl	800576a <HAL_TIM_Base_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001d70:	f7ff fbfc 	bl	800156c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d7e:	4619      	mov	r1, r3
 8001d80:	481c      	ldr	r0, [pc, #112]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d82:	f004 f8db 	bl	8005f3c <HAL_TIM_ConfigClockSource>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001d8c:	f7ff fbee 	bl	800156c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d90:	4818      	ldr	r0, [pc, #96]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001d92:	f003 fdb1 	bl	80058f8 <HAL_TIM_PWM_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001d9c:	f7ff fbe6 	bl	800156c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001da8:	f107 031c 	add.w	r3, r7, #28
 8001dac:	4619      	mov	r1, r3
 8001dae:	4811      	ldr	r0, [pc, #68]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001db0:	f004 fdcc 	bl	800694c <HAL_TIMEx_MasterConfigSynchronization>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001dba:	f7ff fbd7 	bl	800156c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001dbe:	2360      	movs	r3, #96	@ 0x60
 8001dc0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dce:	463b      	mov	r3, r7
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	4807      	ldr	r0, [pc, #28]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001dd6:	f003 ff9d 	bl	8005d14 <HAL_TIM_PWM_ConfigChannel>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001de0:	f7ff fbc4 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001de4:	4803      	ldr	r0, [pc, #12]	@ (8001df4 <MX_TIM3_Init+0xe8>)
 8001de6:	f000 f8d1 	bl	8001f8c <HAL_TIM_MspPostInit>

}
 8001dea:	bf00      	nop
 8001dec:	3738      	adds	r7, #56	@ 0x38
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	200003f8 	.word	0x200003f8
 8001df8:	40000400 	.word	0x40000400

08001dfc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b088      	sub	sp, #32
 8001e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e02:	f107 0310 	add.w	r3, r7, #16
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8001e94 <MX_TIM4_Init+0x98>)
 8001e1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 8001e20:	4b1b      	ldr	r3, [pc, #108]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e22:	224f      	movs	r2, #79	@ 0x4f
 8001e24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e26:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 8001e2c:	4b18      	ldr	r3, [pc, #96]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e2e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e34:	4b16      	ldr	r3, [pc, #88]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e40:	4813      	ldr	r0, [pc, #76]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e42:	f003 fc92 	bl	800576a <HAL_TIM_Base_Init>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d001      	beq.n	8001e50 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e4c:	f7ff fb8e 	bl	800156c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e54:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e56:	f107 0310 	add.w	r3, r7, #16
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	480c      	ldr	r0, [pc, #48]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e5e:	f004 f86d 	bl	8005f3c <HAL_TIM_ConfigClockSource>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e68:	f7ff fb80 	bl	800156c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e6c:	2320      	movs	r3, #32
 8001e6e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	@ (8001e90 <MX_TIM4_Init+0x94>)
 8001e7a:	f004 fd67 	bl	800694c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e84:	f7ff fb72 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	3720      	adds	r7, #32
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	20000444 	.word	0x20000444
 8001e94:	40000800 	.word	0x40000800

08001e98 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001eb8:	d128      	bne.n	8001f0c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eba:	4b16      	ldr	r3, [pc, #88]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ebc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebe:	4a15      	ldr	r2, [pc, #84]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ec6:	4b13      	ldr	r3, [pc, #76]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ed2:	4b10      	ldr	r3, [pc, #64]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ede:	4b0d      	ldr	r3, [pc, #52]	@ (8001f14 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eea:	2303      	movs	r3, #3
 8001eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001efa:	2301      	movs	r3, #1
 8001efc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	4619      	mov	r1, r3
 8001f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f08:	f001 fd22 	bl	8003950 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3728      	adds	r7, #40	@ 0x28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40021000 	.word	0x40021000

08001f18 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a16      	ldr	r2, [pc, #88]	@ (8001f80 <HAL_TIM_Base_MspInit+0x68>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d10c      	bne.n	8001f44 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f2a:	4b16      	ldr	r3, [pc, #88]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2e:	4a15      	ldr	r2, [pc, #84]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f36:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001f42:	e018      	b.n	8001f76 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM4)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0f      	ldr	r2, [pc, #60]	@ (8001f88 <HAL_TIM_Base_MspInit+0x70>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d113      	bne.n	8001f76 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f52:	4a0c      	ldr	r2, [pc, #48]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f54:	f043 0304 	orr.w	r3, r3, #4
 8001f58:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f84 <HAL_TIM_Base_MspInit+0x6c>)
 8001f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f66:	2200      	movs	r2, #0
 8001f68:	2100      	movs	r1, #0
 8001f6a:	201e      	movs	r0, #30
 8001f6c:	f001 fcc6 	bl	80038fc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f70:	201e      	movs	r0, #30
 8001f72:	f001 fcdf 	bl	8003934 <HAL_NVIC_EnableIRQ>
}
 8001f76:	bf00      	nop
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	40000400 	.word	0x40000400
 8001f84:	40021000 	.word	0x40021000
 8001f88:	40000800 	.word	0x40000800

08001f8c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 030c 	add.w	r3, r7, #12
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a11      	ldr	r2, [pc, #68]	@ (8001ff0 <HAL_TIM_MspPostInit+0x64>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d11c      	bne.n	8001fe8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fae:	4b11      	ldr	r3, [pc, #68]	@ (8001ff4 <HAL_TIM_MspPostInit+0x68>)
 8001fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ff4 <HAL_TIM_MspPostInit+0x68>)
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ff4 <HAL_TIM_MspPostInit+0x68>)
 8001fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc6:	2340      	movs	r3, #64	@ 0x40
 8001fc8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fca:	2302      	movs	r3, #2
 8001fcc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 030c 	add.w	r3, r7, #12
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fe4:	f001 fcb4 	bl	8003950 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001fe8:	bf00      	nop
 8001fea:	3720      	adds	r7, #32
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40000400 	.word	0x40000400
 8001ff4:	40021000 	.word	0x40021000

08001ff8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ffc:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8001ffe:	4a15      	ldr	r2, [pc, #84]	@ (8002054 <MX_USART1_UART_Init+0x5c>)
 8002000:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002002:	4b13      	ldr	r3, [pc, #76]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002004:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002008:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800200a:	4b11      	ldr	r3, [pc, #68]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 800200c:	2200      	movs	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002010:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002012:	2200      	movs	r2, #0
 8002014:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002016:	4b0e      	ldr	r3, [pc, #56]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002018:	2200      	movs	r2, #0
 800201a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 800201e:	220c      	movs	r2, #12
 8002020:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002022:	4b0b      	ldr	r3, [pc, #44]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002024:	2200      	movs	r2, #0
 8002026:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002028:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 800202a:	2200      	movs	r2, #0
 800202c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800202e:	4b08      	ldr	r3, [pc, #32]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002030:	2200      	movs	r2, #0
 8002032:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002034:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 8002036:	2200      	movs	r2, #0
 8002038:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800203a:	4805      	ldr	r0, [pc, #20]	@ (8002050 <MX_USART1_UART_Init+0x58>)
 800203c:	f004 fd2c 	bl	8006a98 <HAL_UART_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002046:	f7ff fa91 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800204a:	bf00      	nop
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000490 	.word	0x20000490
 8002054:	40013800 	.word	0x40013800

08002058 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800205c:	4b14      	ldr	r3, [pc, #80]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 800205e:	4a15      	ldr	r2, [pc, #84]	@ (80020b4 <MX_USART2_UART_Init+0x5c>)
 8002060:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002062:	4b13      	ldr	r3, [pc, #76]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002064:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002068:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800206a:	4b11      	ldr	r3, [pc, #68]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 800206c:	2200      	movs	r2, #0
 800206e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002070:	4b0f      	ldr	r3, [pc, #60]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002072:	2200      	movs	r2, #0
 8002074:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002076:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800207c:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 800207e:	220c      	movs	r2, #12
 8002080:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002082:	4b0b      	ldr	r3, [pc, #44]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002088:	4b09      	ldr	r3, [pc, #36]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 800208a:	2200      	movs	r2, #0
 800208c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800208e:	4b08      	ldr	r3, [pc, #32]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002090:	2200      	movs	r2, #0
 8002092:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 8002096:	2200      	movs	r2, #0
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800209a:	4805      	ldr	r0, [pc, #20]	@ (80020b0 <MX_USART2_UART_Init+0x58>)
 800209c:	f004 fcfc 	bl	8006a98 <HAL_UART_Init>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020a6:	f7ff fa61 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000518 	.word	0x20000518
 80020b4:	40004400 	.word	0x40004400

080020b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b0ae      	sub	sp, #184	@ 0xb8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	605a      	str	r2, [r3, #4]
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020d0:	f107 031c 	add.w	r3, r7, #28
 80020d4:	2288      	movs	r2, #136	@ 0x88
 80020d6:	2100      	movs	r1, #0
 80020d8:	4618      	mov	r0, r3
 80020da:	f006 f92c 	bl	8008336 <memset>
  if(uartHandle->Instance==USART1)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a43      	ldr	r2, [pc, #268]	@ (80021f0 <HAL_UART_MspInit+0x138>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d13d      	bne.n	8002164 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020e8:	2301      	movs	r3, #1
 80020ea:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80020ec:	2300      	movs	r3, #0
 80020ee:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020f0:	f107 031c 	add.w	r3, r7, #28
 80020f4:	4618      	mov	r0, r3
 80020f6:	f002 fdd9 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002100:	f7ff fa34 	bl	800156c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002104:	4b3b      	ldr	r3, [pc, #236]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 8002106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002108:	4a3a      	ldr	r2, [pc, #232]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 800210a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800210e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002110:	4b38      	ldr	r3, [pc, #224]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 8002112:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800211c:	4b35      	ldr	r3, [pc, #212]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 800211e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002120:	4a34      	ldr	r2, [pc, #208]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002128:	4b32      	ldr	r3, [pc, #200]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 800212a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	617b      	str	r3, [r7, #20]
 8002132:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002134:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002138:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002142:	2300      	movs	r3, #0
 8002144:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800214e:	2307      	movs	r3, #7
 8002150:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002154:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002158:	4619      	mov	r1, r3
 800215a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215e:	f001 fbf7 	bl	8003950 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002162:	e040      	b.n	80021e6 <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART2)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <HAL_UART_MspInit+0x140>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d13b      	bne.n	80021e6 <HAL_UART_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800216e:	2302      	movs	r3, #2
 8002170:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002172:	2300      	movs	r3, #0
 8002174:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002176:	f107 031c 	add.w	r3, r7, #28
 800217a:	4618      	mov	r0, r3
 800217c:	f002 fd96 	bl	8004cac <HAL_RCCEx_PeriphCLKConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8002186:	f7ff f9f1 	bl	800156c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800218a:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 800218c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218e:	4a19      	ldr	r2, [pc, #100]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 8002190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002194:	6593      	str	r3, [r2, #88]	@ 0x58
 8002196:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 8002198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021a2:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 80021a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a6:	4a13      	ldr	r2, [pc, #76]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021ae:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <HAL_UART_MspInit+0x13c>)
 80021b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021ba:	230c      	movs	r3, #12
 80021bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c0:	2302      	movs	r3, #2
 80021c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021cc:	2303      	movs	r3, #3
 80021ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021d2:	2307      	movs	r3, #7
 80021d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80021dc:	4619      	mov	r1, r3
 80021de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021e2:	f001 fbb5 	bl	8003950 <HAL_GPIO_Init>
}
 80021e6:	bf00      	nop
 80021e8:	37b8      	adds	r7, #184	@ 0xb8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	40013800 	.word	0x40013800
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40004400 	.word	0x40004400

080021fc <setup>:
// tous les bits dun octet, sachant que pour emettre un octet il faut emettre dix
 //bits (start et stop inclus).
// DECLAGE CUMIULE NE OIT PAS DEPASSER LA MOITIE D4UN BIT D4OU %x *10 =1/2
// d'ou x=0,05
void setup(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0

}
 8002200:	bf00      	nop
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr

0800220a <loop>:
void loop(void)
{
 800220a:	b480      	push	{r7}
 800220c:	af00      	add	r7, sp, #0

}
 800220e:	bf00      	nop
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002218:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002250 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800221c:	f7ff fd10 	bl	8001c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002220:	480c      	ldr	r0, [pc, #48]	@ (8002254 <LoopForever+0x6>)
  ldr r1, =_edata
 8002222:	490d      	ldr	r1, [pc, #52]	@ (8002258 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002224:	4a0d      	ldr	r2, [pc, #52]	@ (800225c <LoopForever+0xe>)
  movs r3, #0
 8002226:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002228:	e002      	b.n	8002230 <LoopCopyDataInit>

0800222a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800222c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800222e:	3304      	adds	r3, #4

08002230 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002230:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002232:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002234:	d3f9      	bcc.n	800222a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002236:	4a0a      	ldr	r2, [pc, #40]	@ (8002260 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002238:	4c0a      	ldr	r4, [pc, #40]	@ (8002264 <LoopForever+0x16>)
  movs r3, #0
 800223a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800223c:	e001      	b.n	8002242 <LoopFillZerobss>

0800223e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800223e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002240:	3204      	adds	r2, #4

08002242 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002242:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002244:	d3fb      	bcc.n	800223e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002246:	f006 f8cf 	bl	80083e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800224a:	f7ff f909 	bl	8001460 <main>

0800224e <LoopForever>:

LoopForever:
    b LoopForever
 800224e:	e7fe      	b.n	800224e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002250:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002254:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002258:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800225c:	0800a5ec 	.word	0x0800a5ec
  ldr r2, =_sbss
 8002260:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002264:	200006f0 	.word	0x200006f0

08002268 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002268:	e7fe      	b.n	8002268 <ADC3_IRQHandler>
	...

0800226c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002272:	2300      	movs	r3, #0
 8002274:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002276:	4b0c      	ldr	r3, [pc, #48]	@ (80022a8 <HAL_Init+0x3c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a0b      	ldr	r2, [pc, #44]	@ (80022a8 <HAL_Init+0x3c>)
 800227c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002280:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002282:	2003      	movs	r0, #3
 8002284:	f001 fb2f 	bl	80038e6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002288:	200f      	movs	r0, #15
 800228a:	f7ff fb3b 	bl	8001904 <HAL_InitTick>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d002      	beq.n	800229a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	71fb      	strb	r3, [r7, #7]
 8002298:	e001      	b.n	800229e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800229a:	f7ff fb0f 	bl	80018bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800229e:	79fb      	ldrb	r3, [r7, #7]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40022000 	.word	0x40022000

080022ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022b0:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <HAL_IncTick+0x20>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <HAL_IncTick+0x24>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4413      	add	r3, r2
 80022bc:	4a04      	ldr	r2, [pc, #16]	@ (80022d0 <HAL_IncTick+0x24>)
 80022be:	6013      	str	r3, [r2, #0]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000008 	.word	0x20000008
 80022d0:	200005a0 	.word	0x200005a0

080022d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return uwTick;
 80022d8:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <HAL_GetTick+0x14>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	200005a0 	.word	0x200005a0

080022ec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	609a      	str	r2, [r3, #8]
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
 800231a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	609a      	str	r2, [r3, #8]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002348:	4618      	mov	r0, r3
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002354:	b480      	push	{r7}
 8002356:	b087      	sub	sp, #28
 8002358:	af00      	add	r7, sp, #0
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	607a      	str	r2, [r7, #4]
 8002360:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	3360      	adds	r3, #96	@ 0x60
 8002366:	461a      	mov	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <LL_ADC_SetOffset+0x44>)
 8002376:	4013      	ands	r3, r2
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	430a      	orrs	r2, r1
 8002382:	4313      	orrs	r3, r2
 8002384:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800238c:	bf00      	nop
 800238e:	371c      	adds	r7, #28
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	03fff000 	.word	0x03fff000

0800239c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800239c:	b480      	push	{r7}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3360      	adds	r3, #96	@ 0x60
 80023aa:	461a      	mov	r2, r3
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b087      	sub	sp, #28
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	3360      	adds	r3, #96	@ 0x60
 80023d8:	461a      	mov	r2, r3
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	431a      	orrs	r2, r3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80023f2:	bf00      	nop
 80023f4:	371c      	adds	r7, #28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr

080023fe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80023fe:	b480      	push	{r7}
 8002400:	b083      	sub	sp, #12
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002424:	b480      	push	{r7}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	3330      	adds	r3, #48	@ 0x30
 8002434:	461a      	mov	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	0a1b      	lsrs	r3, r3, #8
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	4413      	add	r3, r2
 8002442:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 031f 	and.w	r3, r3, #31
 800244e:	211f      	movs	r1, #31
 8002450:	fa01 f303 	lsl.w	r3, r1, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	401a      	ands	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	0e9b      	lsrs	r3, r3, #26
 800245c:	f003 011f 	and.w	r1, r3, #31
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	f003 031f 	and.w	r3, r3, #31
 8002466:	fa01 f303 	lsl.w	r3, r1, r3
 800246a:	431a      	orrs	r2, r3
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002470:	bf00      	nop
 8002472:	371c      	adds	r7, #28
 8002474:	46bd      	mov	sp, r7
 8002476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247a:	4770      	bx	lr

0800247c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002488:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b087      	sub	sp, #28
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	60f8      	str	r0, [r7, #12]
 80024aa:	60b9      	str	r1, [r7, #8]
 80024ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	3314      	adds	r3, #20
 80024b2:	461a      	mov	r2, r3
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	0e5b      	lsrs	r3, r3, #25
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	4413      	add	r3, r2
 80024c0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	0d1b      	lsrs	r3, r3, #20
 80024ca:	f003 031f 	and.w	r3, r3, #31
 80024ce:	2107      	movs	r1, #7
 80024d0:	fa01 f303 	lsl.w	r3, r1, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	401a      	ands	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	0d1b      	lsrs	r3, r3, #20
 80024dc:	f003 031f 	and.w	r3, r3, #31
 80024e0:	6879      	ldr	r1, [r7, #4]
 80024e2:	fa01 f303 	lsl.w	r3, r1, r3
 80024e6:	431a      	orrs	r2, r3
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80024ec:	bf00      	nop
 80024ee:	371c      	adds	r7, #28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002510:	43db      	mvns	r3, r3
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f003 0318 	and.w	r3, r3, #24
 800251a:	4908      	ldr	r1, [pc, #32]	@ (800253c <LL_ADC_SetChannelSingleDiff+0x44>)
 800251c:	40d9      	lsrs	r1, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	400b      	ands	r3, r1
 8002522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002526:	431a      	orrs	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800252e:	bf00      	nop
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	0007ffff 	.word	0x0007ffff

08002540 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	f003 031f 	and.w	r3, r3, #31
}
 8002550:	4618      	mov	r0, r3
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800255c:	b480      	push	{r7}
 800255e:	b083      	sub	sp, #12
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800256c:	4618      	mov	r0, r3
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002588:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	6093      	str	r3, [r2, #8]
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80025ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80025b0:	d101      	bne.n	80025b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80025b2:	2301      	movs	r3, #1
 80025b4:	e000      	b.n	80025b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80025b6:	2300      	movs	r3, #0
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80025d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025d8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002600:	d101      	bne.n	8002606 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002602:	2301      	movs	r3, #1
 8002604:	e000      	b.n	8002608 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b01      	cmp	r3, #1
 8002626:	d101      	bne.n	800262c <LL_ADC_IsEnabled+0x18>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <LL_ADC_IsEnabled+0x1a>
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	2b04      	cmp	r3, #4
 800264c:	d101      	bne.n	8002652 <LL_ADC_REG_IsConversionOngoing+0x18>
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	f003 0308 	and.w	r3, r3, #8
 8002670:	2b08      	cmp	r3, #8
 8002672:	d101      	bne.n	8002678 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002674:	2301      	movs	r3, #1
 8002676:	e000      	b.n	800267a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr
	...

08002688 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002690:	2300      	movs	r3, #0
 8002692:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002694:	2300      	movs	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e130      	b.n	8002904 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d109      	bne.n	80026c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7fe fcb9 	bl	8001028 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff67 	bl	800259c <LL_ADC_IsDeepPowerDownEnabled>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d004      	beq.n	80026de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ff4d 	bl	8002578 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff ff82 	bl	80025ec <LL_ADC_IsInternalRegulatorEnabled>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d115      	bne.n	800271a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7ff ff66 	bl	80025c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026f8:	4b84      	ldr	r3, [pc, #528]	@ (800290c <HAL_ADC_Init+0x284>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	099b      	lsrs	r3, r3, #6
 80026fe:	4a84      	ldr	r2, [pc, #528]	@ (8002910 <HAL_ADC_Init+0x288>)
 8002700:	fba2 2303 	umull	r2, r3, r2, r3
 8002704:	099b      	lsrs	r3, r3, #6
 8002706:	3301      	adds	r3, #1
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800270c:	e002      	b.n	8002714 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	3b01      	subs	r3, #1
 8002712:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1f9      	bne.n	800270e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff ff64 	bl	80025ec <LL_ADC_IsInternalRegulatorEnabled>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10d      	bne.n	8002746 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800272e:	f043 0210 	orr.w	r2, r3, #16
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273a:	f043 0201 	orr.w	r2, r3, #1
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff ff75 	bl	800263a <LL_ADC_REG_IsConversionOngoing>
 8002750:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002756:	f003 0310 	and.w	r3, r3, #16
 800275a:	2b00      	cmp	r3, #0
 800275c:	f040 80c9 	bne.w	80028f2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	2b00      	cmp	r3, #0
 8002764:	f040 80c5 	bne.w	80028f2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800276c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002770:	f043 0202 	orr.w	r2, r3, #2
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ff49 	bl	8002614 <LL_ADC_IsEnabled>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d115      	bne.n	80027b4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002788:	4862      	ldr	r0, [pc, #392]	@ (8002914 <HAL_ADC_Init+0x28c>)
 800278a:	f7ff ff43 	bl	8002614 <LL_ADC_IsEnabled>
 800278e:	4604      	mov	r4, r0
 8002790:	4861      	ldr	r0, [pc, #388]	@ (8002918 <HAL_ADC_Init+0x290>)
 8002792:	f7ff ff3f 	bl	8002614 <LL_ADC_IsEnabled>
 8002796:	4603      	mov	r3, r0
 8002798:	431c      	orrs	r4, r3
 800279a:	4860      	ldr	r0, [pc, #384]	@ (800291c <HAL_ADC_Init+0x294>)
 800279c:	f7ff ff3a 	bl	8002614 <LL_ADC_IsEnabled>
 80027a0:	4603      	mov	r3, r0
 80027a2:	4323      	orrs	r3, r4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d105      	bne.n	80027b4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	4619      	mov	r1, r3
 80027ae:	485c      	ldr	r0, [pc, #368]	@ (8002920 <HAL_ADC_Init+0x298>)
 80027b0:	f7ff fd9c 	bl	80022ec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7e5b      	ldrb	r3, [r3, #25]
 80027b8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027be:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80027c4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80027ca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027d2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027d4:	4313      	orrs	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d106      	bne.n	80027f0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	3b01      	subs	r3, #1
 80027e8:	045b      	lsls	r3, r3, #17
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d009      	beq.n	800280c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002804:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	4313      	orrs	r3, r2
 800280a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68da      	ldr	r2, [r3, #12]
 8002812:	4b44      	ldr	r3, [pc, #272]	@ (8002924 <HAL_ADC_Init+0x29c>)
 8002814:	4013      	ands	r3, r2
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	6812      	ldr	r2, [r2, #0]
 800281a:	69b9      	ldr	r1, [r7, #24]
 800281c:	430b      	orrs	r3, r1
 800281e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f7ff ff1b 	bl	8002660 <LL_ADC_INJ_IsConversionOngoing>
 800282a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d13d      	bne.n	80028ae <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d13a      	bne.n	80028ae <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800283c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002844:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002854:	f023 0302 	bic.w	r3, r3, #2
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6812      	ldr	r2, [r2, #0]
 800285c:	69b9      	ldr	r1, [r7, #24]
 800285e:	430b      	orrs	r3, r1
 8002860:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002868:	2b01      	cmp	r3, #1
 800286a:	d118      	bne.n	800289e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002876:	f023 0304 	bic.w	r3, r3, #4
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800287e:	687a      	ldr	r2, [r7, #4]
 8002880:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002882:	4311      	orrs	r1, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002888:	4311      	orrs	r1, r2
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800288e:	430a      	orrs	r2, r1
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0201 	orr.w	r2, r2, #1
 800289a:	611a      	str	r2, [r3, #16]
 800289c:	e007      	b.n	80028ae <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	691a      	ldr	r2, [r3, #16]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 0201 	bic.w	r2, r2, #1
 80028ac:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d10c      	bne.n	80028d0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028bc:	f023 010f 	bic.w	r1, r3, #15
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	1e5a      	subs	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80028ce:	e007      	b.n	80028e0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 020f 	bic.w	r2, r2, #15
 80028de:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e4:	f023 0303 	bic.w	r3, r3, #3
 80028e8:	f043 0201 	orr.w	r2, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	655a      	str	r2, [r3, #84]	@ 0x54
 80028f0:	e007      	b.n	8002902 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f6:	f043 0210 	orr.w	r2, r3, #16
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002902:	7ffb      	ldrb	r3, [r7, #31]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3724      	adds	r7, #36	@ 0x24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd90      	pop	{r4, r7, pc}
 800290c:	20000000 	.word	0x20000000
 8002910:	053e2d63 	.word	0x053e2d63
 8002914:	50040000 	.word	0x50040000
 8002918:	50040100 	.word	0x50040100
 800291c:	50040200 	.word	0x50040200
 8002920:	50040300 	.word	0x50040300
 8002924:	fff0c007 	.word	0xfff0c007

08002928 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b08a      	sub	sp, #40	@ 0x28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002930:	2300      	movs	r3, #0
 8002932:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002944:	4882      	ldr	r0, [pc, #520]	@ (8002b50 <HAL_ADC_IRQHandler+0x228>)
 8002946:	f7ff fdfb 	bl	8002540 <LL_ADC_GetMultimode>
 800294a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d017      	beq.n	8002986 <HAL_ADC_IRQHandler+0x5e>
 8002956:	69bb      	ldr	r3, [r7, #24]
 8002958:	f003 0302 	and.w	r3, r3, #2
 800295c:	2b00      	cmp	r3, #0
 800295e:	d012      	beq.n	8002986 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002964:	f003 0310 	and.w	r3, r3, #16
 8002968:	2b00      	cmp	r3, #0
 800296a:	d105      	bne.n	8002978 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002970:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 fe4d 	bl	8003618 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2202      	movs	r2, #2
 8002984:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	f003 0304 	and.w	r3, r3, #4
 800298c:	2b00      	cmp	r3, #0
 800298e:	d004      	beq.n	800299a <HAL_ADC_IRQHandler+0x72>
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10a      	bne.n	80029b0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8083 	beq.w	8002aac <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	f003 0308 	and.w	r3, r3, #8
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d07d      	beq.n	8002aac <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d105      	bne.n	80029c8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fd16 	bl	80023fe <LL_ADC_REG_IsTriggerSourceSWStart>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d062      	beq.n	8002a9e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002b54 <HAL_ADC_IRQHandler+0x22c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d002      	beq.n	80029e8 <HAL_ADC_IRQHandler+0xc0>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	e000      	b.n	80029ea <HAL_ADC_IRQHandler+0xc2>
 80029e8:	4b5b      	ldr	r3, [pc, #364]	@ (8002b58 <HAL_ADC_IRQHandler+0x230>)
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d008      	beq.n	8002a04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d005      	beq.n	8002a04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	2b05      	cmp	r3, #5
 80029fc:	d002      	beq.n	8002a04 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	2b09      	cmp	r3, #9
 8002a02:	d104      	bne.n	8002a0e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	623b      	str	r3, [r7, #32]
 8002a0c:	e00c      	b.n	8002a28 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4a50      	ldr	r2, [pc, #320]	@ (8002b54 <HAL_ADC_IRQHandler+0x22c>)
 8002a14:	4293      	cmp	r3, r2
 8002a16:	d002      	beq.n	8002a1e <HAL_ADC_IRQHandler+0xf6>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	e000      	b.n	8002a20 <HAL_ADC_IRQHandler+0xf8>
 8002a1e:	4b4e      	ldr	r3, [pc, #312]	@ (8002b58 <HAL_ADC_IRQHandler+0x230>)
 8002a20:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a28:	6a3b      	ldr	r3, [r7, #32]
 8002a2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d135      	bne.n	8002a9e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 0308 	and.w	r3, r3, #8
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d12e      	bne.n	8002a9e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f7ff fdf8 	bl	800263a <LL_ADC_REG_IsConversionOngoing>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d11a      	bne.n	8002a86 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f022 020c 	bic.w	r2, r2, #12
 8002a5e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a64:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a70:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d112      	bne.n	8002a9e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7c:	f043 0201 	orr.w	r2, r3, #1
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a84:	e00b      	b.n	8002a9e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a8a:	f043 0210 	orr.w	r2, r3, #16
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a96:	f043 0201 	orr.w	r2, r3, #1
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f95c 	bl	8002d5c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	220c      	movs	r2, #12
 8002aaa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f003 0320 	and.w	r3, r3, #32
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d004      	beq.n	8002ac0 <HAL_ADC_IRQHandler+0x198>
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10b      	bne.n	8002ad8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 809f 	beq.w	8002c0a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 8099 	beq.w	8002c0a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002adc:	f003 0310 	and.w	r3, r3, #16
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d105      	bne.n	8002af0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ae8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f7ff fcc1 	bl	800247c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002afa:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fc7c 	bl	80023fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8002b06:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a11      	ldr	r2, [pc, #68]	@ (8002b54 <HAL_ADC_IRQHandler+0x22c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d002      	beq.n	8002b18 <HAL_ADC_IRQHandler+0x1f0>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	e000      	b.n	8002b1a <HAL_ADC_IRQHandler+0x1f2>
 8002b18:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <HAL_ADC_IRQHandler+0x230>)
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6812      	ldr	r2, [r2, #0]
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d008      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b06      	cmp	r3, #6
 8002b2c:	d002      	beq.n	8002b34 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b07      	cmp	r3, #7
 8002b32:	d104      	bne.n	8002b3e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	623b      	str	r3, [r7, #32]
 8002b3c:	e013      	b.n	8002b66 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <HAL_ADC_IRQHandler+0x22c>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d009      	beq.n	8002b5c <HAL_ADC_IRQHandler+0x234>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	e007      	b.n	8002b5e <HAL_ADC_IRQHandler+0x236>
 8002b4e:	bf00      	nop
 8002b50:	50040300 	.word	0x50040300
 8002b54:	50040100 	.word	0x50040100
 8002b58:	50040000 	.word	0x50040000
 8002b5c:	4b7d      	ldr	r3, [pc, #500]	@ (8002d54 <HAL_ADC_IRQHandler+0x42c>)
 8002b5e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d047      	beq.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002b6c:	6a3b      	ldr	r3, [r7, #32]
 8002b6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d007      	beq.n	8002b86 <HAL_ADC_IRQHandler+0x25e>
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d03f      	beq.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002b7c:	6a3b      	ldr	r3, [r7, #32]
 8002b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d13a      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b90:	2b40      	cmp	r3, #64	@ 0x40
 8002b92:	d133      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d12e      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7ff fd5c 	bl	8002660 <LL_ADC_INJ_IsConversionOngoing>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d11a      	bne.n	8002be4 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002bbc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d112      	bne.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bda:	f043 0201 	orr.w	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	655a      	str	r2, [r3, #84]	@ 0x54
 8002be2:	e00b      	b.n	8002bfc <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be8:	f043 0210 	orr.w	r2, r3, #16
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf4:	f043 0201 	orr.w	r2, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bfc:	6878      	ldr	r0, [r7, #4]
 8002bfe:	f000 fce3 	bl	80035c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2260      	movs	r2, #96	@ 0x60
 8002c08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d011      	beq.n	8002c38 <HAL_ADC_IRQHandler+0x310>
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00c      	beq.n	8002c38 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c22:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f000 f8a0 	bl	8002d70 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2280      	movs	r2, #128	@ 0x80
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d012      	beq.n	8002c68 <HAL_ADC_IRQHandler+0x340>
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d00d      	beq.n	8002c68 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c50:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 fcc9 	bl	80035f0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c66:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d012      	beq.n	8002c98 <HAL_ADC_IRQHandler+0x370>
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00d      	beq.n	8002c98 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c80:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fcbb 	bl	8003604 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c96:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f003 0310 	and.w	r3, r3, #16
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d036      	beq.n	8002d10 <HAL_ADC_IRQHandler+0x3e8>
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	f003 0310 	and.w	r3, r3, #16
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d031      	beq.n	8002d10 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d102      	bne.n	8002cba <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cb8:	e014      	b.n	8002ce4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d008      	beq.n	8002cd2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002cc0:	4825      	ldr	r0, [pc, #148]	@ (8002d58 <HAL_ADC_IRQHandler+0x430>)
 8002cc2:	f7ff fc4b 	bl	800255c <LL_ADC_GetMultiDMATransfer>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00b      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cd0:	e008      	b.n	8002ce4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d10e      	bne.n	8002d08 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cee:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cfa:	f043 0202 	orr.w	r2, r3, #2
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f83e 	bl	8002d84 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002d10:	69fb      	ldr	r3, [r7, #28]
 8002d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d018      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x424>
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d013      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d28:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d34:	f043 0208 	orr.w	r2, r3, #8
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d44:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002d46:	6878      	ldr	r0, [r7, #4]
 8002d48:	f000 fc48 	bl	80035dc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002d4c:	bf00      	nop
 8002d4e:	3728      	adds	r7, #40	@ 0x28
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	50040000 	.word	0x50040000
 8002d58:	50040300 	.word	0x50040300

08002d5c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b0b6      	sub	sp, #216	@ 0xd8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x22>
 8002db6:	2302      	movs	r3, #2
 8002db8:	e3c9      	b.n	800354e <HAL_ADC_ConfigChannel+0x7b6>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fc37 	bl	800263a <LL_ADC_REG_IsConversionOngoing>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f040 83aa 	bne.w	8003528 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2b05      	cmp	r3, #5
 8002de2:	d824      	bhi.n	8002e2e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	3b02      	subs	r3, #2
 8002dea:	2b03      	cmp	r3, #3
 8002dec:	d81b      	bhi.n	8002e26 <HAL_ADC_ConfigChannel+0x8e>
 8002dee:	a201      	add	r2, pc, #4	@ (adr r2, 8002df4 <HAL_ADC_ConfigChannel+0x5c>)
 8002df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002df4:	08002e05 	.word	0x08002e05
 8002df8:	08002e0d 	.word	0x08002e0d
 8002dfc:	08002e15 	.word	0x08002e15
 8002e00:	08002e1d 	.word	0x08002e1d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002e04:	230c      	movs	r3, #12
 8002e06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e0a:	e010      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002e0c:	2312      	movs	r3, #18
 8002e0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e12:	e00c      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002e14:	2318      	movs	r3, #24
 8002e16:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e1a:	e008      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002e1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e24:	e003      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002e26:	2306      	movs	r3, #6
 8002e28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002e2c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6818      	ldr	r0, [r3, #0]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002e3c:	f7ff faf2 	bl	8002424 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff fbf8 	bl	800263a <LL_ADC_REG_IsConversionOngoing>
 8002e4a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff fc04 	bl	8002660 <LL_ADC_INJ_IsConversionOngoing>
 8002e58:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f040 81a4 	bne.w	80031ae <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e66:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f040 819f 	bne.w	80031ae <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	6819      	ldr	r1, [r3, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	f7ff fb10 	bl	80024a2 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	08db      	lsrs	r3, r3, #3
 8002e8e:	f003 0303 	and.w	r3, r3, #3
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d00a      	beq.n	8002eba <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6818      	ldr	r0, [r3, #0]
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	6919      	ldr	r1, [r3, #16]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002eb4:	f7ff fa4e 	bl	8002354 <LL_ADC_SetOffset>
 8002eb8:	e179      	b.n	80031ae <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff fa6b 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10a      	bne.n	8002ee6 <HAL_ADC_ConfigChannel+0x14e>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff fa60 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002edc:	4603      	mov	r3, r0
 8002ede:	0e9b      	lsrs	r3, r3, #26
 8002ee0:	f003 021f 	and.w	r2, r3, #31
 8002ee4:	e01e      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x18c>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2100      	movs	r1, #0
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff fa55 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f08:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002f14:	2320      	movs	r3, #32
 8002f16:	e004      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002f18:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d105      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x1a4>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	0e9b      	lsrs	r3, r3, #26
 8002f36:	f003 031f 	and.w	r3, r3, #31
 8002f3a:	e018      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x1d6>
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f48:	fa93 f3a3 	rbit	r3, r3
 8002f4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002f50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002f58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002f60:	2320      	movs	r3, #32
 8002f62:	e004      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002f64:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f68:	fab3 f383 	clz	r3, r3
 8002f6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d106      	bne.n	8002f80 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2200      	movs	r2, #0
 8002f78:	2100      	movs	r1, #0
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fa24 	bl	80023c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2101      	movs	r1, #1
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fa08 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d10a      	bne.n	8002fac <HAL_ADC_ConfigChannel+0x214>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff f9fd 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	0e9b      	lsrs	r3, r3, #26
 8002fa6:	f003 021f 	and.w	r2, r3, #31
 8002faa:	e01e      	b.n	8002fea <HAL_ADC_ConfigChannel+0x252>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2101      	movs	r1, #1
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff f9f2 	bl	800239c <LL_ADC_GetOffsetChannel>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fc2:	fa93 f3a3 	rbit	r3, r3
 8002fc6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002fca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002fce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002fda:	2320      	movs	r3, #32
 8002fdc:	e004      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002fde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d105      	bne.n	8003002 <HAL_ADC_ConfigChannel+0x26a>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	0e9b      	lsrs	r3, r3, #26
 8002ffc:	f003 031f 	and.w	r3, r3, #31
 8003000:	e018      	b.n	8003034 <HAL_ADC_ConfigChannel+0x29c>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800300e:	fa93 f3a3 	rbit	r3, r3
 8003012:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8003016:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800301a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800301e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003026:	2320      	movs	r3, #32
 8003028:	e004      	b.n	8003034 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800302a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800302e:	fab3 f383 	clz	r3, r3
 8003032:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003034:	429a      	cmp	r2, r3
 8003036:	d106      	bne.n	8003046 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2200      	movs	r2, #0
 800303e:	2101      	movs	r1, #1
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff f9c1 	bl	80023c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2102      	movs	r1, #2
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff f9a5 	bl	800239c <LL_ADC_GetOffsetChannel>
 8003052:	4603      	mov	r3, r0
 8003054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003058:	2b00      	cmp	r3, #0
 800305a:	d10a      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x2da>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2102      	movs	r1, #2
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff f99a 	bl	800239c <LL_ADC_GetOffsetChannel>
 8003068:	4603      	mov	r3, r0
 800306a:	0e9b      	lsrs	r3, r3, #26
 800306c:	f003 021f 	and.w	r2, r3, #31
 8003070:	e01e      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x318>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2102      	movs	r1, #2
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff f98f 	bl	800239c <LL_ADC_GetOffsetChannel>
 800307e:	4603      	mov	r3, r0
 8003080:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003084:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003088:	fa93 f3a3 	rbit	r3, r3
 800308c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003090:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003094:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8003098:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80030a0:	2320      	movs	r3, #32
 80030a2:	e004      	b.n	80030ae <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80030a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030a8:	fab3 f383 	clz	r3, r3
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d105      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x330>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	0e9b      	lsrs	r3, r3, #26
 80030c2:	f003 031f 	and.w	r3, r3, #31
 80030c6:	e014      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x35a>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80030d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80030dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80030e4:	2320      	movs	r3, #32
 80030e6:	e004      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80030e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030ec:	fab3 f383 	clz	r3, r3
 80030f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d106      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	2102      	movs	r1, #2
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff f962 	bl	80023c8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2103      	movs	r1, #3
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff f946 	bl	800239c <LL_ADC_GetOffsetChannel>
 8003110:	4603      	mov	r3, r0
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10a      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x398>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2103      	movs	r1, #3
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff f93b 	bl	800239c <LL_ADC_GetOffsetChannel>
 8003126:	4603      	mov	r3, r0
 8003128:	0e9b      	lsrs	r3, r3, #26
 800312a:	f003 021f 	and.w	r2, r3, #31
 800312e:	e017      	b.n	8003160 <HAL_ADC_ConfigChannel+0x3c8>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2103      	movs	r1, #3
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff f930 	bl	800239c <LL_ADC_GetOffsetChannel>
 800313c:	4603      	mov	r3, r0
 800313e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003140:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003142:	fa93 f3a3 	rbit	r3, r3
 8003146:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800314a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800314c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003152:	2320      	movs	r3, #32
 8003154:	e003      	b.n	800315e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8003156:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003158:	fab3 f383 	clz	r3, r3
 800315c:	b2db      	uxtb	r3, r3
 800315e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003168:	2b00      	cmp	r3, #0
 800316a:	d105      	bne.n	8003178 <HAL_ADC_ConfigChannel+0x3e0>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0e9b      	lsrs	r3, r3, #26
 8003172:	f003 031f 	and.w	r3, r3, #31
 8003176:	e011      	b.n	800319c <HAL_ADC_ConfigChannel+0x404>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003180:	fa93 f3a3 	rbit	r3, r3
 8003184:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8003186:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003188:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800318a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003190:	2320      	movs	r3, #32
 8003192:	e003      	b.n	800319c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003194:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003196:	fab3 f383 	clz	r3, r3
 800319a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800319c:	429a      	cmp	r2, r3
 800319e:	d106      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	2103      	movs	r1, #3
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff f90d 	bl	80023c8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fa2e 	bl	8002614 <LL_ADC_IsEnabled>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 8140 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6819      	ldr	r1, [r3, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	461a      	mov	r2, r3
 80031ce:	f7ff f993 	bl	80024f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	4a8f      	ldr	r2, [pc, #572]	@ (8003414 <HAL_ADC_ConfigChannel+0x67c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	f040 8131 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x46e>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	0e9b      	lsrs	r3, r3, #26
 80031f4:	3301      	adds	r3, #1
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2b09      	cmp	r3, #9
 80031fc:	bf94      	ite	ls
 80031fe:	2301      	movls	r3, #1
 8003200:	2300      	movhi	r3, #0
 8003202:	b2db      	uxtb	r3, r3
 8003204:	e019      	b.n	800323a <HAL_ADC_ConfigChannel+0x4a2>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003216:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800321e:	2320      	movs	r3, #32
 8003220:	e003      	b.n	800322a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003222:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003224:	fab3 f383 	clz	r3, r3
 8003228:	b2db      	uxtb	r3, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	2b09      	cmp	r3, #9
 8003232:	bf94      	ite	ls
 8003234:	2301      	movls	r3, #1
 8003236:	2300      	movhi	r3, #0
 8003238:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800323a:	2b00      	cmp	r3, #0
 800323c:	d079      	beq.n	8003332 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003246:	2b00      	cmp	r3, #0
 8003248:	d107      	bne.n	800325a <HAL_ADC_ConfigChannel+0x4c2>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	0e9b      	lsrs	r3, r3, #26
 8003250:	3301      	adds	r3, #1
 8003252:	069b      	lsls	r3, r3, #26
 8003254:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003258:	e015      	b.n	8003286 <HAL_ADC_ConfigChannel+0x4ee>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003262:	fa93 f3a3 	rbit	r3, r3
 8003266:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8003268:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800326a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800326c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003272:	2320      	movs	r3, #32
 8003274:	e003      	b.n	800327e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8003276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003278:	fab3 f383 	clz	r3, r3
 800327c:	b2db      	uxtb	r3, r3
 800327e:	3301      	adds	r3, #1
 8003280:	069b      	lsls	r3, r3, #26
 8003282:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x50e>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0e9b      	lsrs	r3, r3, #26
 8003298:	3301      	adds	r3, #1
 800329a:	f003 031f 	and.w	r3, r3, #31
 800329e:	2101      	movs	r1, #1
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	e017      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x53e>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032ae:	fa93 f3a3 	rbit	r3, r3
 80032b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80032b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032b6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80032b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80032be:	2320      	movs	r3, #32
 80032c0:	e003      	b.n	80032ca <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80032c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032c4:	fab3 f383 	clz	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	3301      	adds	r3, #1
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	2101      	movs	r1, #1
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	ea42 0103 	orr.w	r1, r2, r3
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10a      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x564>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	0e9b      	lsrs	r3, r3, #26
 80032ec:	3301      	adds	r3, #1
 80032ee:	f003 021f 	and.w	r2, r3, #31
 80032f2:	4613      	mov	r3, r2
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	4413      	add	r3, r2
 80032f8:	051b      	lsls	r3, r3, #20
 80032fa:	e018      	b.n	800332e <HAL_ADC_ConfigChannel+0x596>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003304:	fa93 f3a3 	rbit	r3, r3
 8003308:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800330a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800330c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800330e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003314:	2320      	movs	r3, #32
 8003316:	e003      	b.n	8003320 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	3301      	adds	r3, #1
 8003322:	f003 021f 	and.w	r2, r3, #31
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332e:	430b      	orrs	r3, r1
 8003330:	e081      	b.n	8003436 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d107      	bne.n	800334e <HAL_ADC_ConfigChannel+0x5b6>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	0e9b      	lsrs	r3, r3, #26
 8003344:	3301      	adds	r3, #1
 8003346:	069b      	lsls	r3, r3, #26
 8003348:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800334c:	e015      	b.n	800337a <HAL_ADC_ConfigChannel+0x5e2>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800335c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800335e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e003      	b.n	8003372 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800336a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	3301      	adds	r3, #1
 8003374:	069b      	lsls	r3, r3, #26
 8003376:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003382:	2b00      	cmp	r3, #0
 8003384:	d109      	bne.n	800339a <HAL_ADC_ConfigChannel+0x602>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	0e9b      	lsrs	r3, r3, #26
 800338c:	3301      	adds	r3, #1
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f303 	lsl.w	r3, r1, r3
 8003398:	e017      	b.n	80033ca <HAL_ADC_ConfigChannel+0x632>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	61bb      	str	r3, [r7, #24]
  return result;
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80033ac:	6a3b      	ldr	r3, [r7, #32]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80033b2:	2320      	movs	r3, #32
 80033b4:	e003      	b.n	80033be <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80033b6:	6a3b      	ldr	r3, [r7, #32]
 80033b8:	fab3 f383 	clz	r3, r3
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	2101      	movs	r1, #1
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	ea42 0103 	orr.w	r1, r2, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10d      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x65e>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 021f 	and.w	r2, r3, #31
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	3b1e      	subs	r3, #30
 80033ee:	051b      	lsls	r3, r3, #20
 80033f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	e01e      	b.n	8003434 <HAL_ADC_ConfigChannel+0x69c>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	60fb      	str	r3, [r7, #12]
  return result;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d104      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e006      	b.n	8003420 <HAL_ADC_ConfigChannel+0x688>
 8003412:	bf00      	nop
 8003414:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3301      	adds	r3, #1
 8003422:	f003 021f 	and.w	r2, r3, #31
 8003426:	4613      	mov	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	3b1e      	subs	r3, #30
 800342e:	051b      	lsls	r3, r3, #20
 8003430:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003434:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800343a:	4619      	mov	r1, r3
 800343c:	f7ff f831 	bl	80024a2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	4b44      	ldr	r3, [pc, #272]	@ (8003558 <HAL_ADC_ConfigChannel+0x7c0>)
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d07a      	beq.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800344c:	4843      	ldr	r0, [pc, #268]	@ (800355c <HAL_ADC_ConfigChannel+0x7c4>)
 800344e:	f7fe ff73 	bl	8002338 <LL_ADC_GetCommonPathInternalCh>
 8003452:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a41      	ldr	r2, [pc, #260]	@ (8003560 <HAL_ADC_ConfigChannel+0x7c8>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d12c      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003460:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003464:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003468:	2b00      	cmp	r3, #0
 800346a:	d126      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a3c      	ldr	r2, [pc, #240]	@ (8003564 <HAL_ADC_ConfigChannel+0x7cc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d004      	beq.n	8003480 <HAL_ADC_ConfigChannel+0x6e8>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a3b      	ldr	r2, [pc, #236]	@ (8003568 <HAL_ADC_ConfigChannel+0x7d0>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d15d      	bne.n	800353c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003480:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003484:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003488:	4619      	mov	r1, r3
 800348a:	4834      	ldr	r0, [pc, #208]	@ (800355c <HAL_ADC_ConfigChannel+0x7c4>)
 800348c:	f7fe ff41 	bl	8002312 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003490:	4b36      	ldr	r3, [pc, #216]	@ (800356c <HAL_ADC_ConfigChannel+0x7d4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	4a36      	ldr	r2, [pc, #216]	@ (8003570 <HAL_ADC_ConfigChannel+0x7d8>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	099b      	lsrs	r3, r3, #6
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	4613      	mov	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4413      	add	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034aa:	e002      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1f9      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b8:	e040      	b.n	800353c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a2d      	ldr	r2, [pc, #180]	@ (8003574 <HAL_ADC_ConfigChannel+0x7dc>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d118      	bne.n	80034f6 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d112      	bne.n	80034f6 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a23      	ldr	r2, [pc, #140]	@ (8003564 <HAL_ADC_ConfigChannel+0x7cc>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d004      	beq.n	80034e4 <HAL_ADC_ConfigChannel+0x74c>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a22      	ldr	r2, [pc, #136]	@ (8003568 <HAL_ADC_ConfigChannel+0x7d0>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d12d      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80034e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034ec:	4619      	mov	r1, r3
 80034ee:	481b      	ldr	r0, [pc, #108]	@ (800355c <HAL_ADC_ConfigChannel+0x7c4>)
 80034f0:	f7fe ff0f 	bl	8002312 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034f4:	e024      	b.n	8003540 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003578 <HAL_ADC_ConfigChannel+0x7e0>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d120      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003500:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003504:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d11a      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a14      	ldr	r2, [pc, #80]	@ (8003564 <HAL_ADC_ConfigChannel+0x7cc>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d115      	bne.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003516:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800351a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800351e:	4619      	mov	r1, r3
 8003520:	480e      	ldr	r0, [pc, #56]	@ (800355c <HAL_ADC_ConfigChannel+0x7c4>)
 8003522:	f7fe fef6 	bl	8002312 <LL_ADC_SetCommonPathInternalCh>
 8003526:	e00c      	b.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800352c:	f043 0220 	orr.w	r2, r3, #32
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800353a:	e002      	b.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800353c:	bf00      	nop
 800353e:	e000      	b.n	8003542 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003540:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800354a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800354e:	4618      	mov	r0, r3
 8003550:	37d8      	adds	r7, #216	@ 0xd8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	80080000 	.word	0x80080000
 800355c:	50040300 	.word	0x50040300
 8003560:	c7520000 	.word	0xc7520000
 8003564:	50040000 	.word	0x50040000
 8003568:	50040200 	.word	0x50040200
 800356c:	20000000 	.word	0x20000000
 8003570:	053e2d63 	.word	0x053e2d63
 8003574:	cb840000 	.word	0xcb840000
 8003578:	80000001 	.word	0x80000001

0800357c <LL_ADC_IsEnabled>:
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <LL_ADC_IsEnabled+0x18>
 8003590:	2301      	movs	r3, #1
 8003592:	e000      	b.n	8003596 <LL_ADC_IsEnabled+0x1a>
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr

080035a2 <LL_ADC_REG_IsConversionOngoing>:
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d101      	bne.n	80035ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80035b6:	2301      	movs	r3, #1
 80035b8:	e000      	b.n	80035bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80035ba:	2300      	movs	r3, #0
}
 80035bc:	4618      	mov	r0, r3
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80035e4:	bf00      	nop
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80035f8:	bf00      	nop
 80035fa:	370c      	adds	r7, #12
 80035fc:	46bd      	mov	sp, r7
 80035fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003602:	4770      	bx	lr

08003604 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800360c:	bf00      	nop
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800362c:	b590      	push	{r4, r7, lr}
 800362e:	b09f      	sub	sp, #124	@ 0x7c
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003642:	2b01      	cmp	r3, #1
 8003644:	d101      	bne.n	800364a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003646:	2302      	movs	r3, #2
 8003648:	e093      	b.n	8003772 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003652:	2300      	movs	r3, #0
 8003654:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003656:	2300      	movs	r3, #0
 8003658:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a47      	ldr	r2, [pc, #284]	@ (800377c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d102      	bne.n	800366a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003664:	4b46      	ldr	r3, [pc, #280]	@ (8003780 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003666:	60bb      	str	r3, [r7, #8]
 8003668:	e001      	b.n	800366e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800366a:	2300      	movs	r3, #0
 800366c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10b      	bne.n	800368c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003678:	f043 0220 	orr.w	r2, r3, #32
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e072      	b.n	8003772 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	4618      	mov	r0, r3
 8003690:	f7ff ff87 	bl	80035a2 <LL_ADC_REG_IsConversionOngoing>
 8003694:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f7ff ff81 	bl	80035a2 <LL_ADC_REG_IsConversionOngoing>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d154      	bne.n	8003750 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80036a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d151      	bne.n	8003750 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036ac:	4b35      	ldr	r3, [pc, #212]	@ (8003784 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80036ae:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d02c      	beq.n	8003712 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80036b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	6859      	ldr	r1, [r3, #4]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036ca:	035b      	lsls	r3, r3, #13
 80036cc:	430b      	orrs	r3, r1
 80036ce:	431a      	orrs	r2, r3
 80036d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036d2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036d4:	4829      	ldr	r0, [pc, #164]	@ (800377c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80036d6:	f7ff ff51 	bl	800357c <LL_ADC_IsEnabled>
 80036da:	4604      	mov	r4, r0
 80036dc:	4828      	ldr	r0, [pc, #160]	@ (8003780 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80036de:	f7ff ff4d 	bl	800357c <LL_ADC_IsEnabled>
 80036e2:	4603      	mov	r3, r0
 80036e4:	431c      	orrs	r4, r3
 80036e6:	4828      	ldr	r0, [pc, #160]	@ (8003788 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80036e8:	f7ff ff48 	bl	800357c <LL_ADC_IsEnabled>
 80036ec:	4603      	mov	r3, r0
 80036ee:	4323      	orrs	r3, r4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d137      	bne.n	8003764 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80036f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80036fc:	f023 030f 	bic.w	r3, r3, #15
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	6811      	ldr	r1, [r2, #0]
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	6892      	ldr	r2, [r2, #8]
 8003708:	430a      	orrs	r2, r1
 800370a:	431a      	orrs	r2, r3
 800370c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800370e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003710:	e028      	b.n	8003764 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800371a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800371c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800371e:	4817      	ldr	r0, [pc, #92]	@ (800377c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003720:	f7ff ff2c 	bl	800357c <LL_ADC_IsEnabled>
 8003724:	4604      	mov	r4, r0
 8003726:	4816      	ldr	r0, [pc, #88]	@ (8003780 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003728:	f7ff ff28 	bl	800357c <LL_ADC_IsEnabled>
 800372c:	4603      	mov	r3, r0
 800372e:	431c      	orrs	r4, r3
 8003730:	4815      	ldr	r0, [pc, #84]	@ (8003788 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003732:	f7ff ff23 	bl	800357c <LL_ADC_IsEnabled>
 8003736:	4603      	mov	r3, r0
 8003738:	4323      	orrs	r3, r4
 800373a:	2b00      	cmp	r3, #0
 800373c:	d112      	bne.n	8003764 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800373e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003746:	f023 030f 	bic.w	r3, r3, #15
 800374a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800374c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800374e:	e009      	b.n	8003764 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003754:	f043 0220 	orr.w	r2, r3, #32
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003762:	e000      	b.n	8003766 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003764:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800376e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003772:	4618      	mov	r0, r3
 8003774:	377c      	adds	r7, #124	@ 0x7c
 8003776:	46bd      	mov	sp, r7
 8003778:	bd90      	pop	{r4, r7, pc}
 800377a:	bf00      	nop
 800377c:	50040000 	.word	0x50040000
 8003780:	50040100 	.word	0x50040100
 8003784:	50040300 	.word	0x50040300
 8003788:	50040200 	.word	0x50040200

0800378c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800378c:	b480      	push	{r7}
 800378e:	b085      	sub	sp, #20
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f003 0307 	and.w	r3, r3, #7
 800379a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800379c:	4b0c      	ldr	r3, [pc, #48]	@ (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 800379e:	68db      	ldr	r3, [r3, #12]
 80037a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037a2:	68ba      	ldr	r2, [r7, #8]
 80037a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037a8:	4013      	ands	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037be:	4a04      	ldr	r2, [pc, #16]	@ (80037d0 <__NVIC_SetPriorityGrouping+0x44>)
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	60d3      	str	r3, [r2, #12]
}
 80037c4:	bf00      	nop
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	e000ed00 	.word	0xe000ed00

080037d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d8:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <__NVIC_GetPriorityGrouping+0x18>)
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	0a1b      	lsrs	r3, r3, #8
 80037de:	f003 0307 	and.w	r3, r3, #7
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	e000ed00 	.word	0xe000ed00

080037f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	4603      	mov	r3, r0
 80037f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	db0b      	blt.n	800381a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003802:	79fb      	ldrb	r3, [r7, #7]
 8003804:	f003 021f 	and.w	r2, r3, #31
 8003808:	4907      	ldr	r1, [pc, #28]	@ (8003828 <__NVIC_EnableIRQ+0x38>)
 800380a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	2001      	movs	r0, #1
 8003812:	fa00 f202 	lsl.w	r2, r0, r2
 8003816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	e000e100 	.word	0xe000e100

0800382c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	4603      	mov	r3, r0
 8003834:	6039      	str	r1, [r7, #0]
 8003836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383c:	2b00      	cmp	r3, #0
 800383e:	db0a      	blt.n	8003856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	b2da      	uxtb	r2, r3
 8003844:	490c      	ldr	r1, [pc, #48]	@ (8003878 <__NVIC_SetPriority+0x4c>)
 8003846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384a:	0112      	lsls	r2, r2, #4
 800384c:	b2d2      	uxtb	r2, r2
 800384e:	440b      	add	r3, r1
 8003850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003854:	e00a      	b.n	800386c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	b2da      	uxtb	r2, r3
 800385a:	4908      	ldr	r1, [pc, #32]	@ (800387c <__NVIC_SetPriority+0x50>)
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	3b04      	subs	r3, #4
 8003864:	0112      	lsls	r2, r2, #4
 8003866:	b2d2      	uxtb	r2, r2
 8003868:	440b      	add	r3, r1
 800386a:	761a      	strb	r2, [r3, #24]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	e000e100 	.word	0xe000e100
 800387c:	e000ed00 	.word	0xe000ed00

08003880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003880:	b480      	push	{r7}
 8003882:	b089      	sub	sp, #36	@ 0x24
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0307 	and.w	r3, r3, #7
 8003892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f1c3 0307 	rsb	r3, r3, #7
 800389a:	2b04      	cmp	r3, #4
 800389c:	bf28      	it	cs
 800389e:	2304      	movcs	r3, #4
 80038a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3304      	adds	r3, #4
 80038a6:	2b06      	cmp	r3, #6
 80038a8:	d902      	bls.n	80038b0 <NVIC_EncodePriority+0x30>
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	3b03      	subs	r3, #3
 80038ae:	e000      	b.n	80038b2 <NVIC_EncodePriority+0x32>
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038b4:	f04f 32ff 	mov.w	r2, #4294967295
 80038b8:	69bb      	ldr	r3, [r7, #24]
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	43da      	mvns	r2, r3
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	401a      	ands	r2, r3
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c8:	f04f 31ff 	mov.w	r1, #4294967295
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	fa01 f303 	lsl.w	r3, r1, r3
 80038d2:	43d9      	mvns	r1, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d8:	4313      	orrs	r3, r2
         );
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3724      	adds	r7, #36	@ 0x24
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b082      	sub	sp, #8
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f7ff ff4c 	bl	800378c <__NVIC_SetPriorityGrouping>
}
 80038f4:	bf00      	nop
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	4603      	mov	r3, r0
 8003904:	60b9      	str	r1, [r7, #8]
 8003906:	607a      	str	r2, [r7, #4]
 8003908:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800390a:	2300      	movs	r3, #0
 800390c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800390e:	f7ff ff61 	bl	80037d4 <__NVIC_GetPriorityGrouping>
 8003912:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	68b9      	ldr	r1, [r7, #8]
 8003918:	6978      	ldr	r0, [r7, #20]
 800391a:	f7ff ffb1 	bl	8003880 <NVIC_EncodePriority>
 800391e:	4602      	mov	r2, r0
 8003920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003924:	4611      	mov	r1, r2
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ff80 	bl	800382c <__NVIC_SetPriority>
}
 800392c:	bf00      	nop
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b082      	sub	sp, #8
 8003938:	af00      	add	r7, sp, #0
 800393a:	4603      	mov	r3, r0
 800393c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff ff54 	bl	80037f0 <__NVIC_EnableIRQ>
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003950:	b480      	push	{r7}
 8003952:	b087      	sub	sp, #28
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800395a:	2300      	movs	r3, #0
 800395c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800395e:	e17f      	b.n	8003c60 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	2101      	movs	r1, #1
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	fa01 f303 	lsl.w	r3, r1, r3
 800396c:	4013      	ands	r3, r2
 800396e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8171 	beq.w	8003c5a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	2b01      	cmp	r3, #1
 8003982:	d005      	beq.n	8003990 <HAL_GPIO_Init+0x40>
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f003 0303 	and.w	r3, r3, #3
 800398c:	2b02      	cmp	r3, #2
 800398e:	d130      	bne.n	80039f2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	005b      	lsls	r3, r3, #1
 800399a:	2203      	movs	r2, #3
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	43db      	mvns	r3, r3
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4013      	ands	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68da      	ldr	r2, [r3, #12]
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039c6:	2201      	movs	r2, #1
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	fa02 f303 	lsl.w	r3, r2, r3
 80039ce:	43db      	mvns	r3, r3
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	4013      	ands	r3, r2
 80039d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	091b      	lsrs	r3, r3, #4
 80039dc:	f003 0201 	and.w	r2, r3, #1
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	693a      	ldr	r2, [r7, #16]
 80039f0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0303 	and.w	r3, r3, #3
 80039fa:	2b03      	cmp	r3, #3
 80039fc:	d118      	bne.n	8003a30 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003a04:	2201      	movs	r2, #1
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4013      	ands	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	08db      	lsrs	r3, r3, #3
 8003a1a:	f003 0201 	and.w	r2, r3, #1
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	fa02 f303 	lsl.w	r3, r2, r3
 8003a24:	693a      	ldr	r2, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	693a      	ldr	r2, [r7, #16]
 8003a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	2b03      	cmp	r3, #3
 8003a3a:	d017      	beq.n	8003a6c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	2203      	movs	r2, #3
 8003a48:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4c:	43db      	mvns	r3, r3
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4013      	ands	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a60:	693a      	ldr	r2, [r7, #16]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 0303 	and.w	r3, r3, #3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d123      	bne.n	8003ac0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	08da      	lsrs	r2, r3, #3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3208      	adds	r2, #8
 8003a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a84:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	220f      	movs	r2, #15
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	009b      	lsls	r3, r3, #2
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	08da      	lsrs	r2, r3, #3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	3208      	adds	r2, #8
 8003aba:	6939      	ldr	r1, [r7, #16]
 8003abc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	005b      	lsls	r3, r3, #1
 8003aca:	2203      	movs	r2, #3
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	43db      	mvns	r3, r3
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	f003 0203 	and.w	r2, r3, #3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 80ac 	beq.w	8003c5a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b02:	4b5f      	ldr	r3, [pc, #380]	@ (8003c80 <HAL_GPIO_Init+0x330>)
 8003b04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b06:	4a5e      	ldr	r2, [pc, #376]	@ (8003c80 <HAL_GPIO_Init+0x330>)
 8003b08:	f043 0301 	orr.w	r3, r3, #1
 8003b0c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b0e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c80 <HAL_GPIO_Init+0x330>)
 8003b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	60bb      	str	r3, [r7, #8]
 8003b18:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b1a:	4a5a      	ldr	r2, [pc, #360]	@ (8003c84 <HAL_GPIO_Init+0x334>)
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	089b      	lsrs	r3, r3, #2
 8003b20:	3302      	adds	r3, #2
 8003b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b26:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	220f      	movs	r2, #15
 8003b32:	fa02 f303 	lsl.w	r3, r2, r3
 8003b36:	43db      	mvns	r3, r3
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003b44:	d025      	beq.n	8003b92 <HAL_GPIO_Init+0x242>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a4f      	ldr	r2, [pc, #316]	@ (8003c88 <HAL_GPIO_Init+0x338>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d01f      	beq.n	8003b8e <HAL_GPIO_Init+0x23e>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a4e      	ldr	r2, [pc, #312]	@ (8003c8c <HAL_GPIO_Init+0x33c>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d019      	beq.n	8003b8a <HAL_GPIO_Init+0x23a>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a4d      	ldr	r2, [pc, #308]	@ (8003c90 <HAL_GPIO_Init+0x340>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d013      	beq.n	8003b86 <HAL_GPIO_Init+0x236>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a4c      	ldr	r2, [pc, #304]	@ (8003c94 <HAL_GPIO_Init+0x344>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d00d      	beq.n	8003b82 <HAL_GPIO_Init+0x232>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a4b      	ldr	r2, [pc, #300]	@ (8003c98 <HAL_GPIO_Init+0x348>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d007      	beq.n	8003b7e <HAL_GPIO_Init+0x22e>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a4a      	ldr	r2, [pc, #296]	@ (8003c9c <HAL_GPIO_Init+0x34c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d101      	bne.n	8003b7a <HAL_GPIO_Init+0x22a>
 8003b76:	2306      	movs	r3, #6
 8003b78:	e00c      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b7a:	2307      	movs	r3, #7
 8003b7c:	e00a      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b7e:	2305      	movs	r3, #5
 8003b80:	e008      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b82:	2304      	movs	r3, #4
 8003b84:	e006      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b86:	2303      	movs	r3, #3
 8003b88:	e004      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	e002      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <HAL_GPIO_Init+0x244>
 8003b92:	2300      	movs	r3, #0
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	f002 0203 	and.w	r2, r2, #3
 8003b9a:	0092      	lsls	r2, r2, #2
 8003b9c:	4093      	lsls	r3, r2
 8003b9e:	693a      	ldr	r2, [r7, #16]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ba4:	4937      	ldr	r1, [pc, #220]	@ (8003c84 <HAL_GPIO_Init+0x334>)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	3302      	adds	r3, #2
 8003bac:	693a      	ldr	r2, [r7, #16]
 8003bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003bb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	43db      	mvns	r3, r3
 8003bbc:	693a      	ldr	r2, [r7, #16]
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bd6:	4a32      	ldr	r2, [pc, #200]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003bdc:	4b30      	ldr	r3, [pc, #192]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	43db      	mvns	r3, r3
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	4013      	ands	r3, r2
 8003bea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003c00:	4a27      	ldr	r2, [pc, #156]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003c06:	4b26      	ldr	r3, [pc, #152]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	43db      	mvns	r3, r3
 8003c10:	693a      	ldr	r2, [r7, #16]
 8003c12:	4013      	ands	r3, r2
 8003c14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003c30:	4b1b      	ldr	r3, [pc, #108]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	43db      	mvns	r3, r3
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d003      	beq.n	8003c54 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4313      	orrs	r3, r2
 8003c52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c54:	4a12      	ldr	r2, [pc, #72]	@ (8003ca0 <HAL_GPIO_Init+0x350>)
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	fa22 f303 	lsr.w	r3, r2, r3
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	f47f ae78 	bne.w	8003960 <HAL_GPIO_Init+0x10>
  }
}
 8003c70:	bf00      	nop
 8003c72:	bf00      	nop
 8003c74:	371c      	adds	r7, #28
 8003c76:	46bd      	mov	sp, r7
 8003c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop
 8003c80:	40021000 	.word	0x40021000
 8003c84:	40010000 	.word	0x40010000
 8003c88:	48000400 	.word	0x48000400
 8003c8c:	48000800 	.word	0x48000800
 8003c90:	48000c00 	.word	0x48000c00
 8003c94:	48001000 	.word	0x48001000
 8003c98:	48001400 	.word	0x48001400
 8003c9c:	48001800 	.word	0x48001800
 8003ca0:	40010400 	.word	0x40010400

08003ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	460b      	mov	r3, r1
 8003cae:	807b      	strh	r3, [r7, #2]
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cb4:	787b      	ldrb	r3, [r7, #1]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003cba:	887a      	ldrh	r2, [r7, #2]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003cc0:	e002      	b.n	8003cc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	4603      	mov	r3, r0
 8003cdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003cde:	4b08      	ldr	r3, [pc, #32]	@ (8003d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ce0:	695a      	ldr	r2, [r3, #20]
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d006      	beq.n	8003cf8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cea:	4a05      	ldr	r2, [pc, #20]	@ (8003d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cec:	88fb      	ldrh	r3, [r7, #6]
 8003cee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cf0:	88fb      	ldrh	r3, [r7, #6]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f000 f806 	bl	8003d04 <HAL_GPIO_EXTI_Callback>
  }
}
 8003cf8:	bf00      	nop
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	40010400 	.word	0x40010400

08003d04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b083      	sub	sp, #12
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr

08003d1a <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b082      	sub	sp, #8
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e08d      	b.n	8003e48 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d106      	bne.n	8003d46 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7fd faff 	bl	8001344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2224      	movs	r2, #36	@ 0x24
 8003d4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0201 	bic.w	r2, r2, #1
 8003d5c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003d6a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689a      	ldr	r2, [r3, #8]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d7a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d107      	bne.n	8003d94 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d90:	609a      	str	r2, [r3, #8]
 8003d92:	e006      	b.n	8003da2 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003da0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d108      	bne.n	8003dbc <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	685a      	ldr	r2, [r3, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003db8:	605a      	str	r2, [r3, #4]
 8003dba:	e007      	b.n	8003dcc <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685a      	ldr	r2, [r3, #4]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dca:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003dda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dde:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dee:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	699b      	ldr	r3, [r3, #24]
 8003e00:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	69d9      	ldr	r1, [r3, #28]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6a1a      	ldr	r2, [r3, #32]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	430a      	orrs	r2, r1
 8003e18:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f042 0201 	orr.w	r2, r2, #1
 8003e28:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2220      	movs	r2, #32
 8003e34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3708      	adds	r7, #8
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}

08003e50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b20      	cmp	r3, #32
 8003e64:	d138      	bne.n	8003ed8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d101      	bne.n	8003e74 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003e70:	2302      	movs	r3, #2
 8003e72:	e032      	b.n	8003eda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2224      	movs	r2, #36	@ 0x24
 8003e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f022 0201 	bic.w	r2, r2, #1
 8003e92:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ea2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	6819      	ldr	r1, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	e000      	b.n	8003eda <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003ed8:	2302      	movs	r3, #2
  }
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b085      	sub	sp, #20
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
 8003eee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b20      	cmp	r3, #32
 8003efa:	d139      	bne.n	8003f70 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d101      	bne.n	8003f0a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003f06:	2302      	movs	r3, #2
 8003f08:	e033      	b.n	8003f72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2224      	movs	r2, #36	@ 0x24
 8003f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f022 0201 	bic.w	r2, r2, #1
 8003f28:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003f38:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0201 	orr.w	r2, r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	e000      	b.n	8003f72 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003f70:	2302      	movs	r3, #2
  }
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3714      	adds	r7, #20
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
	...

08003f80 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003f84:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <HAL_PWREx_GetVoltageRange+0x18>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f94:	4770      	bx	lr
 8003f96:	bf00      	nop
 8003f98:	40007000 	.word	0x40007000

08003f9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b085      	sub	sp, #20
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003faa:	d130      	bne.n	800400e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003fac:	4b23      	ldr	r3, [pc, #140]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003fb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fb8:	d038      	beq.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003fba:	4b20      	ldr	r3, [pc, #128]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fc4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fc8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003fca:	4b1d      	ldr	r3, [pc, #116]	@ (8004040 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	2232      	movs	r2, #50	@ 0x32
 8003fd0:	fb02 f303 	mul.w	r3, r2, r3
 8003fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8004044 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	0c9b      	lsrs	r3, r3, #18
 8003fdc:	3301      	adds	r3, #1
 8003fde:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe0:	e002      	b.n	8003fe8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003fe8:	4b14      	ldr	r3, [pc, #80]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ff4:	d102      	bne.n	8003ffc <HAL_PWREx_ControlVoltageScaling+0x60>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1f2      	bne.n	8003fe2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004008:	d110      	bne.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e00f      	b.n	800402e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800400e:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004016:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800401a:	d007      	beq.n	800402c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800401c:	4b07      	ldr	r3, [pc, #28]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004024:	4a05      	ldr	r2, [pc, #20]	@ (800403c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004026:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800402a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3714      	adds	r7, #20
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40007000 	.word	0x40007000
 8004040:	20000000 	.word	0x20000000
 8004044:	431bde83 	.word	0x431bde83

08004048 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b088      	sub	sp, #32
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d101      	bne.n	800405a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e3ca      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800405a:	4b97      	ldr	r3, [pc, #604]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004064:	4b94      	ldr	r3, [pc, #592]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0303 	and.w	r3, r3, #3
 800406c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0310 	and.w	r3, r3, #16
 8004076:	2b00      	cmp	r3, #0
 8004078:	f000 80e4 	beq.w	8004244 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d007      	beq.n	8004092 <HAL_RCC_OscConfig+0x4a>
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b0c      	cmp	r3, #12
 8004086:	f040 808b 	bne.w	80041a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2b01      	cmp	r3, #1
 800408e:	f040 8087 	bne.w	80041a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004092:	4b89      	ldr	r3, [pc, #548]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0302 	and.w	r3, r3, #2
 800409a:	2b00      	cmp	r3, #0
 800409c:	d005      	beq.n	80040aa <HAL_RCC_OscConfig+0x62>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d101      	bne.n	80040aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e3a2      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a1a      	ldr	r2, [r3, #32]
 80040ae:	4b82      	ldr	r3, [pc, #520]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0308 	and.w	r3, r3, #8
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d004      	beq.n	80040c4 <HAL_RCC_OscConfig+0x7c>
 80040ba:	4b7f      	ldr	r3, [pc, #508]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040c2:	e005      	b.n	80040d0 <HAL_RCC_OscConfig+0x88>
 80040c4:	4b7c      	ldr	r3, [pc, #496]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d223      	bcs.n	800411c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a1b      	ldr	r3, [r3, #32]
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 fd87 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d001      	beq.n	80040e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e383      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040e8:	4b73      	ldr	r3, [pc, #460]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a72      	ldr	r2, [pc, #456]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040ee:	f043 0308 	orr.w	r3, r3, #8
 80040f2:	6013      	str	r3, [r2, #0]
 80040f4:	4b70      	ldr	r3, [pc, #448]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	496d      	ldr	r1, [pc, #436]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004102:	4313      	orrs	r3, r2
 8004104:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004106:	4b6c      	ldr	r3, [pc, #432]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	021b      	lsls	r3, r3, #8
 8004114:	4968      	ldr	r1, [pc, #416]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]
 800411a:	e025      	b.n	8004168 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800411c:	4b66      	ldr	r3, [pc, #408]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a65      	ldr	r2, [pc, #404]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004122:	f043 0308 	orr.w	r3, r3, #8
 8004126:	6013      	str	r3, [r2, #0]
 8004128:	4b63      	ldr	r3, [pc, #396]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a1b      	ldr	r3, [r3, #32]
 8004134:	4960      	ldr	r1, [pc, #384]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004136:	4313      	orrs	r3, r2
 8004138:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800413a:	4b5f      	ldr	r3, [pc, #380]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	021b      	lsls	r3, r3, #8
 8004148:	495b      	ldr	r1, [pc, #364]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800414a:	4313      	orrs	r3, r2
 800414c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d109      	bne.n	8004168 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	4618      	mov	r0, r3
 800415a:	f000 fd47 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	e343      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004168:	f000 fc4a 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b52      	ldr	r3, [pc, #328]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 030f 	and.w	r3, r3, #15
 8004178:	4950      	ldr	r1, [pc, #320]	@ (80042bc <HAL_RCC_OscConfig+0x274>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	f003 031f 	and.w	r3, r3, #31
 8004180:	fa22 f303 	lsr.w	r3, r2, r3
 8004184:	4a4e      	ldr	r2, [pc, #312]	@ (80042c0 <HAL_RCC_OscConfig+0x278>)
 8004186:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004188:	4b4e      	ldr	r3, [pc, #312]	@ (80042c4 <HAL_RCC_OscConfig+0x27c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fd fbb9 	bl	8001904 <HAL_InitTick>
 8004192:	4603      	mov	r3, r0
 8004194:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004196:	7bfb      	ldrb	r3, [r7, #15]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d052      	beq.n	8004242 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800419c:	7bfb      	ldrb	r3, [r7, #15]
 800419e:	e327      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d032      	beq.n	800420e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80041a8:	4b43      	ldr	r3, [pc, #268]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a42      	ldr	r2, [pc, #264]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041ae:	f043 0301 	orr.w	r3, r3, #1
 80041b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80041b4:	f7fe f88e 	bl	80022d4 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041bc:	f7fe f88a 	bl	80022d4 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e310      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041ce:	4b3a      	ldr	r3, [pc, #232]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041da:	4b37      	ldr	r3, [pc, #220]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a36      	ldr	r2, [pc, #216]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041e0:	f043 0308 	orr.w	r3, r3, #8
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	4b34      	ldr	r3, [pc, #208]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	4931      	ldr	r1, [pc, #196]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041f8:	4b2f      	ldr	r3, [pc, #188]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	021b      	lsls	r3, r3, #8
 8004206:	492c      	ldr	r1, [pc, #176]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004208:	4313      	orrs	r3, r2
 800420a:	604b      	str	r3, [r1, #4]
 800420c:	e01a      	b.n	8004244 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800420e:	4b2a      	ldr	r3, [pc, #168]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a29      	ldr	r2, [pc, #164]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004214:	f023 0301 	bic.w	r3, r3, #1
 8004218:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800421a:	f7fe f85b 	bl	80022d4 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004222:	f7fe f857 	bl	80022d4 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e2dd      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004234:	4b20      	ldr	r3, [pc, #128]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1f0      	bne.n	8004222 <HAL_RCC_OscConfig+0x1da>
 8004240:	e000      	b.n	8004244 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004242:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0301 	and.w	r3, r3, #1
 800424c:	2b00      	cmp	r3, #0
 800424e:	d074      	beq.n	800433a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	2b08      	cmp	r3, #8
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x21a>
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	2b0c      	cmp	r3, #12
 800425a:	d10e      	bne.n	800427a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	2b03      	cmp	r3, #3
 8004260:	d10b      	bne.n	800427a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004262:	4b15      	ldr	r3, [pc, #84]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d064      	beq.n	8004338 <HAL_RCC_OscConfig+0x2f0>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d160      	bne.n	8004338 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e2ba      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004282:	d106      	bne.n	8004292 <HAL_RCC_OscConfig+0x24a>
 8004284:	4b0c      	ldr	r3, [pc, #48]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a0b      	ldr	r2, [pc, #44]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800428a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800428e:	6013      	str	r3, [r2, #0]
 8004290:	e026      	b.n	80042e0 <HAL_RCC_OscConfig+0x298>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800429a:	d115      	bne.n	80042c8 <HAL_RCC_OscConfig+0x280>
 800429c:	4b06      	ldr	r3, [pc, #24]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a05      	ldr	r2, [pc, #20]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042a6:	6013      	str	r3, [r2, #0]
 80042a8:	4b03      	ldr	r3, [pc, #12]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a02      	ldr	r2, [pc, #8]	@ (80042b8 <HAL_RCC_OscConfig+0x270>)
 80042ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	e014      	b.n	80042e0 <HAL_RCC_OscConfig+0x298>
 80042b6:	bf00      	nop
 80042b8:	40021000 	.word	0x40021000
 80042bc:	0800a1cc 	.word	0x0800a1cc
 80042c0:	20000000 	.word	0x20000000
 80042c4:	20000004 	.word	0x20000004
 80042c8:	4ba0      	ldr	r3, [pc, #640]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a9f      	ldr	r2, [pc, #636]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80042ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042d2:	6013      	str	r3, [r2, #0]
 80042d4:	4b9d      	ldr	r3, [pc, #628]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a9c      	ldr	r2, [pc, #624]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80042da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d013      	beq.n	8004310 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e8:	f7fd fff4 	bl	80022d4 <HAL_GetTick>
 80042ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042ee:	e008      	b.n	8004302 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042f0:	f7fd fff0 	bl	80022d4 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b64      	cmp	r3, #100	@ 0x64
 80042fc:	d901      	bls.n	8004302 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	e276      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004302:	4b92      	ldr	r3, [pc, #584]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d0f0      	beq.n	80042f0 <HAL_RCC_OscConfig+0x2a8>
 800430e:	e014      	b.n	800433a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004310:	f7fd ffe0 	bl	80022d4 <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004318:	f7fd ffdc 	bl	80022d4 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b64      	cmp	r3, #100	@ 0x64
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e262      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800432a:	4b88      	ldr	r3, [pc, #544]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004332:	2b00      	cmp	r3, #0
 8004334:	d1f0      	bne.n	8004318 <HAL_RCC_OscConfig+0x2d0>
 8004336:	e000      	b.n	800433a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d060      	beq.n	8004408 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004346:	69bb      	ldr	r3, [r7, #24]
 8004348:	2b04      	cmp	r3, #4
 800434a:	d005      	beq.n	8004358 <HAL_RCC_OscConfig+0x310>
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b0c      	cmp	r3, #12
 8004350:	d119      	bne.n	8004386 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2b02      	cmp	r3, #2
 8004356:	d116      	bne.n	8004386 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004358:	4b7c      	ldr	r3, [pc, #496]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_RCC_OscConfig+0x328>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d101      	bne.n	8004370 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800436c:	2301      	movs	r3, #1
 800436e:	e23f      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004370:	4b76      	ldr	r3, [pc, #472]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	061b      	lsls	r3, r3, #24
 800437e:	4973      	ldr	r1, [pc, #460]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004380:	4313      	orrs	r3, r2
 8004382:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004384:	e040      	b.n	8004408 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d023      	beq.n	80043d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800438e:	4b6f      	ldr	r3, [pc, #444]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a6e      	ldr	r2, [pc, #440]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439a:	f7fd ff9b 	bl	80022d4 <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043a2:	f7fd ff97 	bl	80022d4 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e21d      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043b4:	4b65      	ldr	r3, [pc, #404]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d0f0      	beq.n	80043a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c0:	4b62      	ldr	r3, [pc, #392]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	061b      	lsls	r3, r3, #24
 80043ce:	495f      	ldr	r1, [pc, #380]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043d0:	4313      	orrs	r3, r2
 80043d2:	604b      	str	r3, [r1, #4]
 80043d4:	e018      	b.n	8004408 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043d6:	4b5d      	ldr	r3, [pc, #372]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a5c      	ldr	r2, [pc, #368]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fd ff77 	bl	80022d4 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043ea:	f7fd ff73 	bl	80022d4 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1f9      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043fc:	4b53      	ldr	r3, [pc, #332]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1f0      	bne.n	80043ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d03c      	beq.n	800448e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01c      	beq.n	8004456 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800441c:	4b4b      	ldr	r3, [pc, #300]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800441e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004422:	4a4a      	ldr	r2, [pc, #296]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004424:	f043 0301 	orr.w	r3, r3, #1
 8004428:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442c:	f7fd ff52 	bl	80022d4 <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004434:	f7fd ff4e 	bl	80022d4 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e1d4      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004446:	4b41      	ldr	r3, [pc, #260]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ef      	beq.n	8004434 <HAL_RCC_OscConfig+0x3ec>
 8004454:	e01b      	b.n	800448e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004456:	4b3d      	ldr	r3, [pc, #244]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004458:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800445c:	4a3b      	ldr	r2, [pc, #236]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800445e:	f023 0301 	bic.w	r3, r3, #1
 8004462:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004466:	f7fd ff35 	bl	80022d4 <HAL_GetTick>
 800446a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800446e:	f7fd ff31 	bl	80022d4 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e1b7      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004480:	4b32      	ldr	r3, [pc, #200]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004482:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1ef      	bne.n	800446e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 80a6 	beq.w	80045e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800449c:	2300      	movs	r3, #0
 800449e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80044a0:	4b2a      	ldr	r3, [pc, #168]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80044a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d10d      	bne.n	80044c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ac:	4b27      	ldr	r3, [pc, #156]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80044ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044b0:	4a26      	ldr	r2, [pc, #152]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80044b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80044b8:	4b24      	ldr	r3, [pc, #144]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 80044ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80044c0:	60bb      	str	r3, [r7, #8]
 80044c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80044c4:	2301      	movs	r3, #1
 80044c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044c8:	4b21      	ldr	r3, [pc, #132]	@ (8004550 <HAL_RCC_OscConfig+0x508>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d118      	bne.n	8004506 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044d4:	4b1e      	ldr	r3, [pc, #120]	@ (8004550 <HAL_RCC_OscConfig+0x508>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <HAL_RCC_OscConfig+0x508>)
 80044da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044e0:	f7fd fef8 	bl	80022d4 <HAL_GetTick>
 80044e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044e6:	e008      	b.n	80044fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044e8:	f7fd fef4 	bl	80022d4 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d901      	bls.n	80044fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	e17a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80044fa:	4b15      	ldr	r3, [pc, #84]	@ (8004550 <HAL_RCC_OscConfig+0x508>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004502:	2b00      	cmp	r3, #0
 8004504:	d0f0      	beq.n	80044e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d108      	bne.n	8004520 <HAL_RCC_OscConfig+0x4d8>
 800450e:	4b0f      	ldr	r3, [pc, #60]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004514:	4a0d      	ldr	r2, [pc, #52]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004516:	f043 0301 	orr.w	r3, r3, #1
 800451a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800451e:	e029      	b.n	8004574 <HAL_RCC_OscConfig+0x52c>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	2b05      	cmp	r3, #5
 8004526:	d115      	bne.n	8004554 <HAL_RCC_OscConfig+0x50c>
 8004528:	4b08      	ldr	r3, [pc, #32]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452e:	4a07      	ldr	r2, [pc, #28]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004530:	f043 0304 	orr.w	r3, r3, #4
 8004534:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004538:	4b04      	ldr	r3, [pc, #16]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 800453a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800453e:	4a03      	ldr	r2, [pc, #12]	@ (800454c <HAL_RCC_OscConfig+0x504>)
 8004540:	f043 0301 	orr.w	r3, r3, #1
 8004544:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004548:	e014      	b.n	8004574 <HAL_RCC_OscConfig+0x52c>
 800454a:	bf00      	nop
 800454c:	40021000 	.word	0x40021000
 8004550:	40007000 	.word	0x40007000
 8004554:	4b9c      	ldr	r3, [pc, #624]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800455a:	4a9b      	ldr	r2, [pc, #620]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800455c:	f023 0301 	bic.w	r3, r3, #1
 8004560:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004564:	4b98      	ldr	r3, [pc, #608]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456a:	4a97      	ldr	r2, [pc, #604]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800456c:	f023 0304 	bic.w	r3, r3, #4
 8004570:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d016      	beq.n	80045aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800457c:	f7fd feaa 	bl	80022d4 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004582:	e00a      	b.n	800459a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004584:	f7fd fea6 	bl	80022d4 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004592:	4293      	cmp	r3, r2
 8004594:	d901      	bls.n	800459a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004596:	2303      	movs	r3, #3
 8004598:	e12a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800459a:	4b8b      	ldr	r3, [pc, #556]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800459c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a0:	f003 0302 	and.w	r3, r3, #2
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d0ed      	beq.n	8004584 <HAL_RCC_OscConfig+0x53c>
 80045a8:	e015      	b.n	80045d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045aa:	f7fd fe93 	bl	80022d4 <HAL_GetTick>
 80045ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045b0:	e00a      	b.n	80045c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045b2:	f7fd fe8f 	bl	80022d4 <HAL_GetTick>
 80045b6:	4602      	mov	r2, r0
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	1ad3      	subs	r3, r2, r3
 80045bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d901      	bls.n	80045c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80045c4:	2303      	movs	r3, #3
 80045c6:	e113      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045c8:	4b7f      	ldr	r3, [pc, #508]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1ed      	bne.n	80045b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045d6:	7ffb      	ldrb	r3, [r7, #31]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d105      	bne.n	80045e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045dc:	4b7a      	ldr	r3, [pc, #488]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e0:	4a79      	ldr	r2, [pc, #484]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045e6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	f000 80fe 	beq.w	80047ee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	f040 80d0 	bne.w	800479c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80045fc:	4b72      	ldr	r3, [pc, #456]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f003 0203 	and.w	r2, r3, #3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460c:	429a      	cmp	r2, r3
 800460e:	d130      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461a:	3b01      	subs	r3, #1
 800461c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800461e:	429a      	cmp	r2, r3
 8004620:	d127      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800462e:	429a      	cmp	r2, r3
 8004630:	d11f      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800463c:	2a07      	cmp	r2, #7
 800463e:	bf14      	ite	ne
 8004640:	2201      	movne	r2, #1
 8004642:	2200      	moveq	r2, #0
 8004644:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004646:	4293      	cmp	r3, r2
 8004648:	d113      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004654:	085b      	lsrs	r3, r3, #1
 8004656:	3b01      	subs	r3, #1
 8004658:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800465a:	429a      	cmp	r2, r3
 800465c:	d109      	bne.n	8004672 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004668:	085b      	lsrs	r3, r3, #1
 800466a:	3b01      	subs	r3, #1
 800466c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800466e:	429a      	cmp	r2, r3
 8004670:	d06e      	beq.n	8004750 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b0c      	cmp	r3, #12
 8004676:	d069      	beq.n	800474c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004678:	4b53      	ldr	r3, [pc, #332]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d105      	bne.n	8004690 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004684:	4b50      	ldr	r3, [pc, #320]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d001      	beq.n	8004694 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0ad      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004694:	4b4c      	ldr	r3, [pc, #304]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a4b      	ldr	r2, [pc, #300]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800469a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800469e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80046a0:	f7fd fe18 	bl	80022d4 <HAL_GetTick>
 80046a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a6:	e008      	b.n	80046ba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a8:	f7fd fe14 	bl	80022d4 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d901      	bls.n	80046ba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	e09a      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046ba:	4b43      	ldr	r3, [pc, #268]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1f0      	bne.n	80046a8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c6:	4b40      	ldr	r3, [pc, #256]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	4b40      	ldr	r3, [pc, #256]	@ (80047cc <HAL_RCC_OscConfig+0x784>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046d6:	3a01      	subs	r2, #1
 80046d8:	0112      	lsls	r2, r2, #4
 80046da:	4311      	orrs	r1, r2
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80046e0:	0212      	lsls	r2, r2, #8
 80046e2:	4311      	orrs	r1, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046e8:	0852      	lsrs	r2, r2, #1
 80046ea:	3a01      	subs	r2, #1
 80046ec:	0552      	lsls	r2, r2, #21
 80046ee:	4311      	orrs	r1, r2
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80046f4:	0852      	lsrs	r2, r2, #1
 80046f6:	3a01      	subs	r2, #1
 80046f8:	0652      	lsls	r2, r2, #25
 80046fa:	4311      	orrs	r1, r2
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004700:	0912      	lsrs	r2, r2, #4
 8004702:	0452      	lsls	r2, r2, #17
 8004704:	430a      	orrs	r2, r1
 8004706:	4930      	ldr	r1, [pc, #192]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004708:	4313      	orrs	r3, r2
 800470a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800470c:	4b2e      	ldr	r3, [pc, #184]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a2d      	ldr	r2, [pc, #180]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004712:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004716:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004718:	4b2b      	ldr	r3, [pc, #172]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800471a:	68db      	ldr	r3, [r3, #12]
 800471c:	4a2a      	ldr	r2, [pc, #168]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800471e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004722:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004724:	f7fd fdd6 	bl	80022d4 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800472c:	f7fd fdd2 	bl	80022d4 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b02      	cmp	r3, #2
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e058      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800473e:	4b22      	ldr	r3, [pc, #136]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d0f0      	beq.n	800472c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800474a:	e050      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e04f      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004750:	4b1d      	ldr	r3, [pc, #116]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d148      	bne.n	80047ee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800475c:	4b1a      	ldr	r3, [pc, #104]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a19      	ldr	r2, [pc, #100]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004762:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004766:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004768:	4b17      	ldr	r3, [pc, #92]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	4a16      	ldr	r2, [pc, #88]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 800476e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004772:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004774:	f7fd fdae 	bl	80022d4 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800477c:	f7fd fdaa 	bl	80022d4 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e030      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478e:	4b0e      	ldr	r3, [pc, #56]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0x734>
 800479a:	e028      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	2b0c      	cmp	r3, #12
 80047a0:	d023      	beq.n	80047ea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a2:	4b09      	ldr	r3, [pc, #36]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a08      	ldr	r2, [pc, #32]	@ (80047c8 <HAL_RCC_OscConfig+0x780>)
 80047a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fd fd91 	bl	80022d4 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b4:	e00c      	b.n	80047d0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b6:	f7fd fd8d 	bl	80022d4 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d905      	bls.n	80047d0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e013      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
 80047c8:	40021000 	.word	0x40021000
 80047cc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047d0:	4b09      	ldr	r3, [pc, #36]	@ (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1ec      	bne.n	80047b6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80047dc:	4b06      	ldr	r3, [pc, #24]	@ (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047de:	68da      	ldr	r2, [r3, #12]
 80047e0:	4905      	ldr	r1, [pc, #20]	@ (80047f8 <HAL_RCC_OscConfig+0x7b0>)
 80047e2:	4b06      	ldr	r3, [pc, #24]	@ (80047fc <HAL_RCC_OscConfig+0x7b4>)
 80047e4:	4013      	ands	r3, r2
 80047e6:	60cb      	str	r3, [r1, #12]
 80047e8:	e001      	b.n	80047ee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e000      	b.n	80047f0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3720      	adds	r7, #32
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40021000 	.word	0x40021000
 80047fc:	feeefffc 	.word	0xfeeefffc

08004800 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004810:	2301      	movs	r3, #1
 8004812:	e0e7      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004814:	4b75      	ldr	r3, [pc, #468]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0307 	and.w	r3, r3, #7
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	429a      	cmp	r2, r3
 8004820:	d910      	bls.n	8004844 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004822:	4b72      	ldr	r3, [pc, #456]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f023 0207 	bic.w	r2, r3, #7
 800482a:	4970      	ldr	r1, [pc, #448]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	4313      	orrs	r3, r2
 8004830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004832:	4b6e      	ldr	r3, [pc, #440]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	683a      	ldr	r2, [r7, #0]
 800483c:	429a      	cmp	r2, r3
 800483e:	d001      	beq.n	8004844 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	e0cf      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d010      	beq.n	8004872 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	4b66      	ldr	r3, [pc, #408]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800485c:	429a      	cmp	r2, r3
 800485e:	d908      	bls.n	8004872 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004860:	4b63      	ldr	r3, [pc, #396]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	689b      	ldr	r3, [r3, #8]
 800486c:	4960      	ldr	r1, [pc, #384]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 800486e:	4313      	orrs	r3, r2
 8004870:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f003 0301 	and.w	r3, r3, #1
 800487a:	2b00      	cmp	r3, #0
 800487c:	d04c      	beq.n	8004918 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	2b03      	cmp	r3, #3
 8004884:	d107      	bne.n	8004896 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004886:	4b5a      	ldr	r3, [pc, #360]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d121      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e0a6      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	2b02      	cmp	r3, #2
 800489c:	d107      	bne.n	80048ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800489e:	4b54      	ldr	r3, [pc, #336]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d115      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e09a      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d107      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048b6:	4b4e      	ldr	r3, [pc, #312]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0302 	and.w	r3, r3, #2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e08e      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048c6:	4b4a      	ldr	r3, [pc, #296]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e086      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80048d6:	4b46      	ldr	r3, [pc, #280]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f023 0203 	bic.w	r2, r3, #3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	4943      	ldr	r1, [pc, #268]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048e8:	f7fd fcf4 	bl	80022d4 <HAL_GetTick>
 80048ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ee:	e00a      	b.n	8004906 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048f0:	f7fd fcf0 	bl	80022d4 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048fe:	4293      	cmp	r3, r2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e06e      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004906:	4b3a      	ldr	r3, [pc, #232]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 020c 	and.w	r2, r3, #12
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	429a      	cmp	r2, r3
 8004916:	d1eb      	bne.n	80048f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d010      	beq.n	8004946 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	4b31      	ldr	r3, [pc, #196]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004930:	429a      	cmp	r2, r3
 8004932:	d208      	bcs.n	8004946 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004934:	4b2e      	ldr	r3, [pc, #184]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	492b      	ldr	r1, [pc, #172]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004942:	4313      	orrs	r3, r2
 8004944:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004946:	4b29      	ldr	r3, [pc, #164]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	683a      	ldr	r2, [r7, #0]
 8004950:	429a      	cmp	r2, r3
 8004952:	d210      	bcs.n	8004976 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004954:	4b25      	ldr	r3, [pc, #148]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f023 0207 	bic.w	r2, r3, #7
 800495c:	4923      	ldr	r1, [pc, #140]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	4313      	orrs	r3, r2
 8004962:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004964:	4b21      	ldr	r3, [pc, #132]	@ (80049ec <HAL_RCC_ClockConfig+0x1ec>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f003 0307 	and.w	r3, r3, #7
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	429a      	cmp	r2, r3
 8004970:	d001      	beq.n	8004976 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e036      	b.n	80049e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0304 	and.w	r3, r3, #4
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004982:	4b1b      	ldr	r3, [pc, #108]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	4918      	ldr	r1, [pc, #96]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 8004990:	4313      	orrs	r3, r2
 8004992:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d009      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049a0:	4b13      	ldr	r3, [pc, #76]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	00db      	lsls	r3, r3, #3
 80049ae:	4910      	ldr	r1, [pc, #64]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049b4:	f000 f824 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80049b8:	4602      	mov	r2, r0
 80049ba:	4b0d      	ldr	r3, [pc, #52]	@ (80049f0 <HAL_RCC_ClockConfig+0x1f0>)
 80049bc:	689b      	ldr	r3, [r3, #8]
 80049be:	091b      	lsrs	r3, r3, #4
 80049c0:	f003 030f 	and.w	r3, r3, #15
 80049c4:	490b      	ldr	r1, [pc, #44]	@ (80049f4 <HAL_RCC_ClockConfig+0x1f4>)
 80049c6:	5ccb      	ldrb	r3, [r1, r3]
 80049c8:	f003 031f 	and.w	r3, r3, #31
 80049cc:	fa22 f303 	lsr.w	r3, r2, r3
 80049d0:	4a09      	ldr	r2, [pc, #36]	@ (80049f8 <HAL_RCC_ClockConfig+0x1f8>)
 80049d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80049d4:	4b09      	ldr	r3, [pc, #36]	@ (80049fc <HAL_RCC_ClockConfig+0x1fc>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fc ff93 	bl	8001904 <HAL_InitTick>
 80049de:	4603      	mov	r3, r0
 80049e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80049e2:	7afb      	ldrb	r3, [r7, #11]
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3710      	adds	r7, #16
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	40022000 	.word	0x40022000
 80049f0:	40021000 	.word	0x40021000
 80049f4:	0800a1cc 	.word	0x0800a1cc
 80049f8:	20000000 	.word	0x20000000
 80049fc:	20000004 	.word	0x20000004

08004a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b089      	sub	sp, #36	@ 0x24
 8004a04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 030c 	and.w	r3, r3, #12
 8004a16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a18:	4b3b      	ldr	r3, [pc, #236]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f003 0303 	and.w	r3, r3, #3
 8004a20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d005      	beq.n	8004a34 <HAL_RCC_GetSysClockFreq+0x34>
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b0c      	cmp	r3, #12
 8004a2c:	d121      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d11e      	bne.n	8004a72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a34:	4b34      	ldr	r3, [pc, #208]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0308 	and.w	r3, r3, #8
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d107      	bne.n	8004a50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a40:	4b31      	ldr	r3, [pc, #196]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a46:	0a1b      	lsrs	r3, r3, #8
 8004a48:	f003 030f 	and.w	r3, r3, #15
 8004a4c:	61fb      	str	r3, [r7, #28]
 8004a4e:	e005      	b.n	8004a5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a50:	4b2d      	ldr	r3, [pc, #180]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	091b      	lsrs	r3, r3, #4
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004a5c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10d      	bne.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a70:	e00a      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	2b04      	cmp	r3, #4
 8004a76:	d102      	bne.n	8004a7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004a78:	4b25      	ldr	r3, [pc, #148]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a7a:	61bb      	str	r3, [r7, #24]
 8004a7c:	e004      	b.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004a84:	4b23      	ldr	r3, [pc, #140]	@ (8004b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004a86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	2b0c      	cmp	r3, #12
 8004a8c:	d134      	bne.n	8004af8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a90:	68db      	ldr	r3, [r3, #12]
 8004a92:	f003 0303 	and.w	r3, r3, #3
 8004a96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d003      	beq.n	8004aa6 <HAL_RCC_GetSysClockFreq+0xa6>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b03      	cmp	r3, #3
 8004aa2:	d003      	beq.n	8004aac <HAL_RCC_GetSysClockFreq+0xac>
 8004aa4:	e005      	b.n	8004ab2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x110>)
 8004aa8:	617b      	str	r3, [r7, #20]
      break;
 8004aaa:	e005      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004aac:	4b19      	ldr	r3, [pc, #100]	@ (8004b14 <HAL_RCC_GetSysClockFreq+0x114>)
 8004aae:	617b      	str	r3, [r7, #20]
      break;
 8004ab0:	e002      	b.n	8004ab8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	617b      	str	r3, [r7, #20]
      break;
 8004ab6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ab8:	4b13      	ldr	r3, [pc, #76]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	091b      	lsrs	r3, r3, #4
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004ac6:	4b10      	ldr	r3, [pc, #64]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	0a1b      	lsrs	r3, r3, #8
 8004acc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	fb03 f202 	mul.w	r2, r3, r2
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004adc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ade:	4b0a      	ldr	r3, [pc, #40]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	0e5b      	lsrs	r3, r3, #25
 8004ae4:	f003 0303 	and.w	r3, r3, #3
 8004ae8:	3301      	adds	r3, #1
 8004aea:	005b      	lsls	r3, r3, #1
 8004aec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004af8:	69bb      	ldr	r3, [r7, #24]
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3724      	adds	r7, #36	@ 0x24
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr
 8004b06:	bf00      	nop
 8004b08:	40021000 	.word	0x40021000
 8004b0c:	0800a1e4 	.word	0x0800a1e4
 8004b10:	00f42400 	.word	0x00f42400
 8004b14:	007a1200 	.word	0x007a1200

08004b18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b1c:	4b03      	ldr	r3, [pc, #12]	@ (8004b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	46bd      	mov	sp, r7
 8004b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b28:	4770      	bx	lr
 8004b2a:	bf00      	nop
 8004b2c:	20000000 	.word	0x20000000

08004b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004b34:	f7ff fff0 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	0a1b      	lsrs	r3, r3, #8
 8004b40:	f003 0307 	and.w	r3, r3, #7
 8004b44:	4904      	ldr	r1, [pc, #16]	@ (8004b58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b46:	5ccb      	ldrb	r3, [r1, r3]
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40021000 	.word	0x40021000
 8004b58:	0800a1dc 	.word	0x0800a1dc

08004b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004b60:	f7ff ffda 	bl	8004b18 <HAL_RCC_GetHCLKFreq>
 8004b64:	4602      	mov	r2, r0
 8004b66:	4b06      	ldr	r3, [pc, #24]	@ (8004b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	0adb      	lsrs	r3, r3, #11
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	4904      	ldr	r1, [pc, #16]	@ (8004b84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b72:	5ccb      	ldrb	r3, [r1, r3]
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40021000 	.word	0x40021000
 8004b84:	0800a1dc 	.word	0x0800a1dc

08004b88 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	220f      	movs	r2, #15
 8004b96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004b98:	4b12      	ldr	r3, [pc, #72]	@ (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 0203 	and.w	r2, r3, #3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004bbc:	4b09      	ldr	r3, [pc, #36]	@ (8004be4 <HAL_RCC_GetClockConfig+0x5c>)
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	08db      	lsrs	r3, r3, #3
 8004bc2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004bca:	4b07      	ldr	r3, [pc, #28]	@ (8004be8 <HAL_RCC_GetClockConfig+0x60>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0207 	and.w	r2, r3, #7
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	601a      	str	r2, [r3, #0]
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	40021000 	.word	0x40021000
 8004be8:	40022000 	.word	0x40022000

08004bec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b086      	sub	sp, #24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d003      	beq.n	8004c0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c04:	f7ff f9bc 	bl	8003f80 <HAL_PWREx_GetVoltageRange>
 8004c08:	6178      	str	r0, [r7, #20]
 8004c0a:	e014      	b.n	8004c36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c0c:	4b25      	ldr	r3, [pc, #148]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c10:	4a24      	ldr	r2, [pc, #144]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c16:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c18:	4b22      	ldr	r3, [pc, #136]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c24:	f7ff f9ac 	bl	8003f80 <HAL_PWREx_GetVoltageRange>
 8004c28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ca4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c3c:	d10b      	bne.n	8004c56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2b80      	cmp	r3, #128	@ 0x80
 8004c42:	d919      	bls.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2ba0      	cmp	r3, #160	@ 0xa0
 8004c48:	d902      	bls.n	8004c50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	613b      	str	r3, [r7, #16]
 8004c4e:	e013      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c50:	2301      	movs	r3, #1
 8004c52:	613b      	str	r3, [r7, #16]
 8004c54:	e010      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b80      	cmp	r3, #128	@ 0x80
 8004c5a:	d902      	bls.n	8004c62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	613b      	str	r3, [r7, #16]
 8004c60:	e00a      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b80      	cmp	r3, #128	@ 0x80
 8004c66:	d102      	bne.n	8004c6e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c68:	2302      	movs	r3, #2
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	e004      	b.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b70      	cmp	r3, #112	@ 0x70
 8004c72:	d101      	bne.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c74:	2301      	movs	r3, #1
 8004c76:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f023 0207 	bic.w	r2, r3, #7
 8004c80:	4909      	ldr	r1, [pc, #36]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004c88:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0307 	and.w	r3, r3, #7
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d001      	beq.n	8004c9a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e000      	b.n	8004c9c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3718      	adds	r7, #24
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40021000 	.word	0x40021000
 8004ca8:	40022000 	.word	0x40022000

08004cac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cb8:	2300      	movs	r3, #0
 8004cba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d041      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ccc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cd0:	d02a      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004cd2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004cd6:	d824      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cd8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cdc:	d008      	beq.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004ce2:	d81e      	bhi.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d00a      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004ce8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cec:	d010      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004cee:	e018      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004cf0:	4b86      	ldr	r3, [pc, #536]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf2:	68db      	ldr	r3, [r3, #12]
 8004cf4:	4a85      	ldr	r2, [pc, #532]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cfa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004cfc:	e015      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	3304      	adds	r3, #4
 8004d02:	2100      	movs	r1, #0
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 fabb 	bl	8005280 <RCCEx_PLLSAI1_Config>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d0e:	e00c      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	3320      	adds	r3, #32
 8004d14:	2100      	movs	r1, #0
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 fba6 	bl	8005468 <RCCEx_PLLSAI2_Config>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d20:	e003      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d22:	2301      	movs	r3, #1
 8004d24:	74fb      	strb	r3, [r7, #19]
      break;
 8004d26:	e000      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d2a:	7cfb      	ldrb	r3, [r7, #19]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d10b      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d30:	4b76      	ldr	r3, [pc, #472]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d36:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004d3e:	4973      	ldr	r1, [pc, #460]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d46:	e001      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d48:	7cfb      	ldrb	r3, [r7, #19]
 8004d4a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d041      	beq.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d60:	d02a      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004d66:	d824      	bhi.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d68:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d6c:	d008      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d72:	d81e      	bhi.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d00a      	beq.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004d7c:	d010      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d7e:	e018      	b.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d80:	4b62      	ldr	r3, [pc, #392]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	4a61      	ldr	r2, [pc, #388]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d8a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d8c:	e015      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	3304      	adds	r3, #4
 8004d92:	2100      	movs	r1, #0
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fa73 	bl	8005280 <RCCEx_PLLSAI1_Config>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004d9e:	e00c      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3320      	adds	r3, #32
 8004da4:	2100      	movs	r1, #0
 8004da6:	4618      	mov	r0, r3
 8004da8:	f000 fb5e 	bl	8005468 <RCCEx_PLLSAI2_Config>
 8004dac:	4603      	mov	r3, r0
 8004dae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004db0:	e003      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	74fb      	strb	r3, [r7, #19]
      break;
 8004db6:	e000      	b.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004db8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dba:	7cfb      	ldrb	r3, [r7, #19]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10b      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dc0:	4b52      	ldr	r3, [pc, #328]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004dce:	494f      	ldr	r1, [pc, #316]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004dd6:	e001      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd8:	7cfb      	ldrb	r3, [r7, #19]
 8004dda:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 80a0 	beq.w	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dea:	2300      	movs	r3, #0
 8004dec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004dee:	4b47      	ldr	r3, [pc, #284]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004df0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d101      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e000      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004dfe:	2300      	movs	r3, #0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00d      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e04:	4b41      	ldr	r3, [pc, #260]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e08:	4a40      	ldr	r2, [pc, #256]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e10:	4b3e      	ldr	r3, [pc, #248]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e18:	60bb      	str	r3, [r7, #8]
 8004e1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e20:	4b3b      	ldr	r3, [pc, #236]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a3a      	ldr	r2, [pc, #232]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e2c:	f7fd fa52 	bl	80022d4 <HAL_GetTick>
 8004e30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e32:	e009      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e34:	f7fd fa4e 	bl	80022d4 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d902      	bls.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	74fb      	strb	r3, [r7, #19]
        break;
 8004e46:	e005      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e48:	4b31      	ldr	r3, [pc, #196]	@ (8004f10 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0ef      	beq.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d15c      	bne.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e5a:	4b2c      	ldr	r3, [pc, #176]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01f      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e72:	697a      	ldr	r2, [r7, #20]
 8004e74:	429a      	cmp	r2, r3
 8004e76:	d019      	beq.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e78:	4b24      	ldr	r3, [pc, #144]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e82:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e84:	4b21      	ldr	r3, [pc, #132]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8a:	4a20      	ldr	r2, [pc, #128]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004e94:	4b1d      	ldr	r3, [pc, #116]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	4a1c      	ldr	r2, [pc, #112]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ea4:	4a19      	ldr	r2, [pc, #100]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d016      	beq.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eb6:	f7fd fa0d 	bl	80022d4 <HAL_GetTick>
 8004eba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ebc:	e00b      	b.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ebe:	f7fd fa09 	bl	80022d4 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d902      	bls.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	74fb      	strb	r3, [r7, #19]
            break;
 8004ed4:	e006      	b.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0ec      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004ee4:	7cfb      	ldrb	r3, [r7, #19]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10c      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eea:	4b08      	ldr	r3, [pc, #32]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004efa:	4904      	ldr	r1, [pc, #16]	@ (8004f0c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004efc:	4313      	orrs	r3, r2
 8004efe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f02:	e009      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f04:	7cfb      	ldrb	r3, [r7, #19]
 8004f06:	74bb      	strb	r3, [r7, #18]
 8004f08:	e006      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f0a:	bf00      	nop
 8004f0c:	40021000 	.word	0x40021000
 8004f10:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f14:	7cfb      	ldrb	r3, [r7, #19]
 8004f16:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f18:	7c7b      	ldrb	r3, [r7, #17]
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d105      	bne.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f1e:	4b9e      	ldr	r3, [pc, #632]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f22:	4a9d      	ldr	r2, [pc, #628]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f28:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f36:	4b98      	ldr	r3, [pc, #608]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f3c:	f023 0203 	bic.w	r2, r3, #3
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f44:	4994      	ldr	r1, [pc, #592]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0302 	and.w	r3, r3, #2
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f58:	4b8f      	ldr	r3, [pc, #572]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5e:	f023 020c 	bic.w	r2, r3, #12
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f66:	498c      	ldr	r1, [pc, #560]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f7a:	4b87      	ldr	r3, [pc, #540]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f88:	4983      	ldr	r1, [pc, #524]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00a      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004faa:	497b      	ldr	r1, [pc, #492]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fac:	4313      	orrs	r3, r2
 8004fae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fbe:	4b76      	ldr	r3, [pc, #472]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fcc:	4972      	ldr	r1, [pc, #456]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00a      	beq.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fe0:	4b6d      	ldr	r3, [pc, #436]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fe6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fee:	496a      	ldr	r1, [pc, #424]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d00a      	beq.n	8005018 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005002:	4b65      	ldr	r3, [pc, #404]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005008:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005010:	4961      	ldr	r1, [pc, #388]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005012:	4313      	orrs	r3, r2
 8005014:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005020:	2b00      	cmp	r3, #0
 8005022:	d00a      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005024:	4b5c      	ldr	r3, [pc, #368]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005032:	4959      	ldr	r1, [pc, #356]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005034:	4313      	orrs	r3, r2
 8005036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00a      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005046:	4b54      	ldr	r3, [pc, #336]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800504c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005054:	4950      	ldr	r1, [pc, #320]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005056:	4313      	orrs	r3, r2
 8005058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005064:	2b00      	cmp	r3, #0
 8005066:	d00a      	beq.n	800507e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005068:	4b4b      	ldr	r3, [pc, #300]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800506e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005076:	4948      	ldr	r1, [pc, #288]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005078:	4313      	orrs	r3, r2
 800507a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00a      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800508a:	4b43      	ldr	r3, [pc, #268]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800508c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005090:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005098:	493f      	ldr	r1, [pc, #252]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d028      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050ac:	4b3a      	ldr	r3, [pc, #232]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050ba:	4937      	ldr	r1, [pc, #220]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050bc:	4313      	orrs	r3, r2
 80050be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050ca:	d106      	bne.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050cc:	4b32      	ldr	r3, [pc, #200]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	4a31      	ldr	r2, [pc, #196]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050d6:	60d3      	str	r3, [r2, #12]
 80050d8:	e011      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80050e2:	d10c      	bne.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	3304      	adds	r3, #4
 80050e8:	2101      	movs	r1, #1
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 f8c8 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80050f0:	4603      	mov	r3, r0
 80050f2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80050f4:	7cfb      	ldrb	r3, [r7, #19]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80050fa:	7cfb      	ldrb	r3, [r7, #19]
 80050fc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d028      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800510a:	4b23      	ldr	r3, [pc, #140]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800510c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005110:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005118:	491f      	ldr	r1, [pc, #124]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005124:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005128:	d106      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800512a:	4b1b      	ldr	r3, [pc, #108]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	4a1a      	ldr	r2, [pc, #104]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005130:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005134:	60d3      	str	r3, [r2, #12]
 8005136:	e011      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800513c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005140:	d10c      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	3304      	adds	r3, #4
 8005146:	2101      	movs	r1, #1
 8005148:	4618      	mov	r0, r3
 800514a:	f000 f899 	bl	8005280 <RCCEx_PLLSAI1_Config>
 800514e:	4603      	mov	r3, r0
 8005150:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005152:	7cfb      	ldrb	r3, [r7, #19]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005158:	7cfb      	ldrb	r3, [r7, #19]
 800515a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d02b      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005168:	4b0b      	ldr	r3, [pc, #44]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005176:	4908      	ldr	r1, [pc, #32]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005178:	4313      	orrs	r3, r2
 800517a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005182:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005186:	d109      	bne.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005188:	4b03      	ldr	r3, [pc, #12]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	4a02      	ldr	r2, [pc, #8]	@ (8005198 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800518e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005192:	60d3      	str	r3, [r2, #12]
 8005194:	e014      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005196:	bf00      	nop
 8005198:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80051a4:	d10c      	bne.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	3304      	adds	r3, #4
 80051aa:	2101      	movs	r1, #1
 80051ac:	4618      	mov	r0, r3
 80051ae:	f000 f867 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80051b2:	4603      	mov	r3, r0
 80051b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051b6:	7cfb      	ldrb	r3, [r7, #19]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051bc:	7cfb      	ldrb	r3, [r7, #19]
 80051be:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d02f      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051cc:	4b2b      	ldr	r3, [pc, #172]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051da:	4928      	ldr	r1, [pc, #160]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80051e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051ea:	d10d      	bne.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	3304      	adds	r3, #4
 80051f0:	2102      	movs	r1, #2
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 f844 	bl	8005280 <RCCEx_PLLSAI1_Config>
 80051f8:	4603      	mov	r3, r0
 80051fa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051fc:	7cfb      	ldrb	r3, [r7, #19]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d014      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005202:	7cfb      	ldrb	r3, [r7, #19]
 8005204:	74bb      	strb	r3, [r7, #18]
 8005206:	e011      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800520c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005210:	d10c      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	3320      	adds	r3, #32
 8005216:	2102      	movs	r1, #2
 8005218:	4618      	mov	r0, r3
 800521a:	f000 f925 	bl	8005468 <RCCEx_PLLSAI2_Config>
 800521e:	4603      	mov	r3, r0
 8005220:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005222:	7cfb      	ldrb	r3, [r7, #19]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005228:	7cfb      	ldrb	r3, [r7, #19]
 800522a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005238:	4b10      	ldr	r3, [pc, #64]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005246:	490d      	ldr	r1, [pc, #52]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800525a:	4b08      	ldr	r3, [pc, #32]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005260:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800526a:	4904      	ldr	r1, [pc, #16]	@ (800527c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800526c:	4313      	orrs	r3, r2
 800526e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005272:	7cbb      	ldrb	r3, [r7, #18]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3718      	adds	r7, #24
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	40021000 	.word	0x40021000

08005280 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800528e:	4b75      	ldr	r3, [pc, #468]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	f003 0303 	and.w	r3, r3, #3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d018      	beq.n	80052cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800529a:	4b72      	ldr	r3, [pc, #456]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f003 0203 	and.w	r2, r3, #3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d10d      	bne.n	80052c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
       ||
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d009      	beq.n	80052c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052b2:	4b6c      	ldr	r3, [pc, #432]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	091b      	lsrs	r3, r3, #4
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
       ||
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d047      	beq.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	73fb      	strb	r3, [r7, #15]
 80052ca:	e044      	b.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b03      	cmp	r3, #3
 80052d2:	d018      	beq.n	8005306 <RCCEx_PLLSAI1_Config+0x86>
 80052d4:	2b03      	cmp	r3, #3
 80052d6:	d825      	bhi.n	8005324 <RCCEx_PLLSAI1_Config+0xa4>
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d002      	beq.n	80052e2 <RCCEx_PLLSAI1_Config+0x62>
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d009      	beq.n	80052f4 <RCCEx_PLLSAI1_Config+0x74>
 80052e0:	e020      	b.n	8005324 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052e2:	4b60      	ldr	r3, [pc, #384]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d11d      	bne.n	800532a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80052f2:	e01a      	b.n	800532a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80052f4:	4b5b      	ldr	r3, [pc, #364]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d116      	bne.n	800532e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005304:	e013      	b.n	800532e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005306:	4b57      	ldr	r3, [pc, #348]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10f      	bne.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005312:	4b54      	ldr	r3, [pc, #336]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d109      	bne.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005322:	e006      	b.n	8005332 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	73fb      	strb	r3, [r7, #15]
      break;
 8005328:	e004      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800532a:	bf00      	nop
 800532c:	e002      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800532e:	bf00      	nop
 8005330:	e000      	b.n	8005334 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005332:	bf00      	nop
    }

    if(status == HAL_OK)
 8005334:	7bfb      	ldrb	r3, [r7, #15]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10d      	bne.n	8005356 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800533a:	4b4a      	ldr	r3, [pc, #296]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6819      	ldr	r1, [r3, #0]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	3b01      	subs	r3, #1
 800534c:	011b      	lsls	r3, r3, #4
 800534e:	430b      	orrs	r3, r1
 8005350:	4944      	ldr	r1, [pc, #272]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005352:	4313      	orrs	r3, r2
 8005354:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005356:	7bfb      	ldrb	r3, [r7, #15]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d17d      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800535c:	4b41      	ldr	r3, [pc, #260]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a40      	ldr	r2, [pc, #256]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005366:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005368:	f7fc ffb4 	bl	80022d4 <HAL_GetTick>
 800536c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800536e:	e009      	b.n	8005384 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005370:	f7fc ffb0 	bl	80022d4 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d902      	bls.n	8005384 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	73fb      	strb	r3, [r7, #15]
        break;
 8005382:	e005      	b.n	8005390 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005384:	4b37      	ldr	r3, [pc, #220]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1ef      	bne.n	8005370 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d160      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d111      	bne.n	80053c0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800539c:	4b31      	ldr	r3, [pc, #196]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80053a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a8:	687a      	ldr	r2, [r7, #4]
 80053aa:	6892      	ldr	r2, [r2, #8]
 80053ac:	0211      	lsls	r1, r2, #8
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	68d2      	ldr	r2, [r2, #12]
 80053b2:	0912      	lsrs	r2, r2, #4
 80053b4:	0452      	lsls	r2, r2, #17
 80053b6:	430a      	orrs	r2, r1
 80053b8:	492a      	ldr	r1, [pc, #168]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	610b      	str	r3, [r1, #16]
 80053be:	e027      	b.n	8005410 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d112      	bne.n	80053ec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053c6:	4b27      	ldr	r3, [pc, #156]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80053ce:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6892      	ldr	r2, [r2, #8]
 80053d6:	0211      	lsls	r1, r2, #8
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	6912      	ldr	r2, [r2, #16]
 80053dc:	0852      	lsrs	r2, r2, #1
 80053de:	3a01      	subs	r2, #1
 80053e0:	0552      	lsls	r2, r2, #21
 80053e2:	430a      	orrs	r2, r1
 80053e4:	491f      	ldr	r1, [pc, #124]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	610b      	str	r3, [r1, #16]
 80053ea:	e011      	b.n	8005410 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80053f4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80053f8:	687a      	ldr	r2, [r7, #4]
 80053fa:	6892      	ldr	r2, [r2, #8]
 80053fc:	0211      	lsls	r1, r2, #8
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	6952      	ldr	r2, [r2, #20]
 8005402:	0852      	lsrs	r2, r2, #1
 8005404:	3a01      	subs	r2, #1
 8005406:	0652      	lsls	r2, r2, #25
 8005408:	430a      	orrs	r2, r1
 800540a:	4916      	ldr	r1, [pc, #88]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800540c:	4313      	orrs	r3, r2
 800540e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005410:	4b14      	ldr	r3, [pc, #80]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a13      	ldr	r2, [pc, #76]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005416:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800541a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800541c:	f7fc ff5a 	bl	80022d4 <HAL_GetTick>
 8005420:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005422:	e009      	b.n	8005438 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005424:	f7fc ff56 	bl	80022d4 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d902      	bls.n	8005438 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	73fb      	strb	r3, [r7, #15]
          break;
 8005436:	e005      	b.n	8005444 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005438:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0ef      	beq.n	8005424 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005444:	7bfb      	ldrb	r3, [r7, #15]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800544a:	4b06      	ldr	r3, [pc, #24]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 800544c:	691a      	ldr	r2, [r3, #16]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	699b      	ldr	r3, [r3, #24]
 8005452:	4904      	ldr	r1, [pc, #16]	@ (8005464 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005454:	4313      	orrs	r3, r2
 8005456:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005458:	7bfb      	ldrb	r3, [r7, #15]
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000

08005468 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005472:	2300      	movs	r3, #0
 8005474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005476:	4b6a      	ldr	r3, [pc, #424]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	f003 0303 	and.w	r3, r3, #3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d018      	beq.n	80054b4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005482:	4b67      	ldr	r3, [pc, #412]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f003 0203 	and.w	r2, r3, #3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	429a      	cmp	r2, r3
 8005490:	d10d      	bne.n	80054ae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
       ||
 8005496:	2b00      	cmp	r3, #0
 8005498:	d009      	beq.n	80054ae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800549a:	4b61      	ldr	r3, [pc, #388]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	091b      	lsrs	r3, r3, #4
 80054a0:	f003 0307 	and.w	r3, r3, #7
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	685b      	ldr	r3, [r3, #4]
       ||
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d047      	beq.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	73fb      	strb	r3, [r7, #15]
 80054b2:	e044      	b.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b03      	cmp	r3, #3
 80054ba:	d018      	beq.n	80054ee <RCCEx_PLLSAI2_Config+0x86>
 80054bc:	2b03      	cmp	r3, #3
 80054be:	d825      	bhi.n	800550c <RCCEx_PLLSAI2_Config+0xa4>
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d002      	beq.n	80054ca <RCCEx_PLLSAI2_Config+0x62>
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d009      	beq.n	80054dc <RCCEx_PLLSAI2_Config+0x74>
 80054c8:	e020      	b.n	800550c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054ca:	4b55      	ldr	r3, [pc, #340]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0302 	and.w	r3, r3, #2
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d11d      	bne.n	8005512 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054da:	e01a      	b.n	8005512 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054dc:	4b50      	ldr	r3, [pc, #320]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d116      	bne.n	8005516 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ec:	e013      	b.n	8005516 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10f      	bne.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054fa:	4b49      	ldr	r3, [pc, #292]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005502:	2b00      	cmp	r3, #0
 8005504:	d109      	bne.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800550a:	e006      	b.n	800551a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	73fb      	strb	r3, [r7, #15]
      break;
 8005510:	e004      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005512:	bf00      	nop
 8005514:	e002      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005516:	bf00      	nop
 8005518:	e000      	b.n	800551c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800551a:	bf00      	nop
    }

    if(status == HAL_OK)
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10d      	bne.n	800553e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005522:	4b3f      	ldr	r3, [pc, #252]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6819      	ldr	r1, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	3b01      	subs	r3, #1
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	430b      	orrs	r3, r1
 8005538:	4939      	ldr	r1, [pc, #228]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553a:	4313      	orrs	r3, r2
 800553c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d167      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005544:	4b36      	ldr	r3, [pc, #216]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a35      	ldr	r2, [pc, #212]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800554a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800554e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005550:	f7fc fec0 	bl	80022d4 <HAL_GetTick>
 8005554:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005556:	e009      	b.n	800556c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005558:	f7fc febc 	bl	80022d4 <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d902      	bls.n	800556c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	73fb      	strb	r3, [r7, #15]
        break;
 800556a:	e005      	b.n	8005578 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800556c:	4b2c      	ldr	r3, [pc, #176]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d1ef      	bne.n	8005558 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d14a      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d111      	bne.n	80055a8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005584:	4b26      	ldr	r3, [pc, #152]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005586:	695b      	ldr	r3, [r3, #20]
 8005588:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800558c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6892      	ldr	r2, [r2, #8]
 8005594:	0211      	lsls	r1, r2, #8
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	68d2      	ldr	r2, [r2, #12]
 800559a:	0912      	lsrs	r2, r2, #4
 800559c:	0452      	lsls	r2, r2, #17
 800559e:	430a      	orrs	r2, r1
 80055a0:	491f      	ldr	r1, [pc, #124]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	614b      	str	r3, [r1, #20]
 80055a6:	e011      	b.n	80055cc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80055b0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6892      	ldr	r2, [r2, #8]
 80055b8:	0211      	lsls	r1, r2, #8
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6912      	ldr	r2, [r2, #16]
 80055be:	0852      	lsrs	r2, r2, #1
 80055c0:	3a01      	subs	r2, #1
 80055c2:	0652      	lsls	r2, r2, #25
 80055c4:	430a      	orrs	r2, r1
 80055c6:	4916      	ldr	r1, [pc, #88]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055cc:	4b14      	ldr	r3, [pc, #80]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a13      	ldr	r2, [pc, #76]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055d8:	f7fc fe7c 	bl	80022d4 <HAL_GetTick>
 80055dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055de:	e009      	b.n	80055f4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055e0:	f7fc fe78 	bl	80022d4 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d902      	bls.n	80055f4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	73fb      	strb	r3, [r7, #15]
          break;
 80055f2:	e005      	b.n	8005600 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055f4:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d0ef      	beq.n	80055e0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005600:	7bfb      	ldrb	r3, [r7, #15]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005606:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005608:	695a      	ldr	r2, [r3, #20]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	4904      	ldr	r1, [pc, #16]	@ (8005620 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005610:	4313      	orrs	r3, r2
 8005612:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005614:	7bfb      	ldrb	r3, [r7, #15]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40021000 	.word	0x40021000

08005624 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e095      	b.n	8005762 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800563a:	2b00      	cmp	r3, #0
 800563c:	d108      	bne.n	8005650 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005646:	d009      	beq.n	800565c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	61da      	str	r2, [r3, #28]
 800564e:	e005      	b.n	800565c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d106      	bne.n	800567c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7fc f8be 	bl	80017f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2202      	movs	r2, #2
 8005680:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005692:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800569c:	d902      	bls.n	80056a4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800569e:	2300      	movs	r3, #0
 80056a0:	60fb      	str	r3, [r7, #12]
 80056a2:	e002      	b.n	80056aa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056a8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056b2:	d007      	beq.n	80056c4 <HAL_SPI_Init+0xa0>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056bc:	d002      	beq.n	80056c4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056d4:	431a      	orrs	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691b      	ldr	r3, [r3, #16]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	431a      	orrs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	695b      	ldr	r3, [r3, #20]
 80056e4:	f003 0301 	and.w	r3, r3, #1
 80056e8:	431a      	orrs	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699b      	ldr	r3, [r3, #24]
 80056ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056f2:	431a      	orrs	r2, r3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	69db      	ldr	r3, [r3, #28]
 80056f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056fc:	431a      	orrs	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005706:	ea42 0103 	orr.w	r1, r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800570e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	0c1b      	lsrs	r3, r3, #16
 8005720:	f003 0204 	and.w	r2, r3, #4
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	f003 0310 	and.w	r3, r3, #16
 800572c:	431a      	orrs	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005732:	f003 0308 	and.w	r3, r3, #8
 8005736:	431a      	orrs	r2, r3
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005740:	ea42 0103 	orr.w	r1, r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	430a      	orrs	r2, r1
 8005750:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3710      	adds	r7, #16
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}

0800576a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800576a:	b580      	push	{r7, lr}
 800576c:	b082      	sub	sp, #8
 800576e:	af00      	add	r7, sp, #0
 8005770:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d101      	bne.n	800577c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e049      	b.n	8005810 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005782:	b2db      	uxtb	r3, r3
 8005784:	2b00      	cmp	r3, #0
 8005786:	d106      	bne.n	8005796 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f7fc fbc1 	bl	8001f18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2202      	movs	r2, #2
 800579a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	3304      	adds	r3, #4
 80057a6:	4619      	mov	r1, r3
 80057a8:	4610      	mov	r0, r2
 80057aa:	f000 fcb9 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b01      	cmp	r3, #1
 800582a:	d001      	beq.n	8005830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e04f      	b.n	80058d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f042 0201 	orr.w	r2, r2, #1
 8005846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a23      	ldr	r2, [pc, #140]	@ (80058dc <HAL_TIM_Base_Start_IT+0xc4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d01d      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585a:	d018      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a1f      	ldr	r2, [pc, #124]	@ (80058e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d013      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a1e      	ldr	r2, [pc, #120]	@ (80058e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d00e      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a1c      	ldr	r2, [pc, #112]	@ (80058e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d009      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1b      	ldr	r2, [pc, #108]	@ (80058ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d004      	beq.n	800588e <HAL_TIM_Base_Start_IT+0x76>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a19      	ldr	r2, [pc, #100]	@ (80058f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d115      	bne.n	80058ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	4b17      	ldr	r3, [pc, #92]	@ (80058f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005896:	4013      	ands	r3, r2
 8005898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b06      	cmp	r3, #6
 800589e:	d015      	beq.n	80058cc <HAL_TIM_Base_Start_IT+0xb4>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058a6:	d011      	beq.n	80058cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0201 	orr.w	r2, r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b8:	e008      	b.n	80058cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f042 0201 	orr.w	r2, r2, #1
 80058c8:	601a      	str	r2, [r3, #0]
 80058ca:	e000      	b.n	80058ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr
 80058dc:	40012c00 	.word	0x40012c00
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40000800 	.word	0x40000800
 80058e8:	40000c00 	.word	0x40000c00
 80058ec:	40013400 	.word	0x40013400
 80058f0:	40014000 	.word	0x40014000
 80058f4:	00010007 	.word	0x00010007

080058f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2b00      	cmp	r3, #0
 8005904:	d101      	bne.n	800590a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005906:	2301      	movs	r3, #1
 8005908:	e049      	b.n	800599e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d106      	bne.n	8005924 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f841 	bl	80059a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2202      	movs	r2, #2
 8005928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3304      	adds	r3, #4
 8005934:	4619      	mov	r1, r3
 8005936:	4610      	mov	r0, r2
 8005938:	f000 fbf2 	bl	8006120 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3708      	adds	r7, #8
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80059ba:	b580      	push	{r7, lr}
 80059bc:	b086      	sub	sp, #24
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]
 80059c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d101      	bne.n	80059ce <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e097      	b.n	8005afe <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d106      	bne.n	80059e8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7fc fa58 	bl	8001e98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2202      	movs	r2, #2
 80059ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	6812      	ldr	r2, [r2, #0]
 80059fa:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80059fe:	f023 0307 	bic.w	r3, r3, #7
 8005a02:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	3304      	adds	r3, #4
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f000 fb86 	bl	8006120 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a3c:	f023 0303 	bic.w	r3, r3, #3
 8005a40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	021b      	lsls	r3, r3, #8
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	693a      	ldr	r2, [r7, #16]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005a5a:	f023 030c 	bic.w	r3, r3, #12
 8005a5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a6a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	68da      	ldr	r2, [r3, #12]
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	69db      	ldr	r3, [r3, #28]
 8005a74:	021b      	lsls	r3, r3, #8
 8005a76:	4313      	orrs	r3, r2
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	011a      	lsls	r2, r3, #4
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	6a1b      	ldr	r3, [r3, #32]
 8005a88:	031b      	lsls	r3, r3, #12
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a98:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005aa0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	4313      	orrs	r3, r2
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	697a      	ldr	r2, [r7, #20]
 8005aba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	693a      	ldr	r2, [r7, #16]
 8005ac2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3718      	adds	r7, #24
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b084      	sub	sp, #16
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691b      	ldr	r3, [r3, #16]
 8005b1c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d020      	beq.n	8005b6a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d01b      	beq.n	8005b6a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f06f 0202 	mvn.w	r2, #2
 8005b3a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	f003 0303 	and.w	r3, r3, #3
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 fac6 	bl	80060e2 <HAL_TIM_IC_CaptureCallback>
 8005b56:	e005      	b.n	8005b64 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 fab8 	bl	80060ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f000 fac9 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2200      	movs	r2, #0
 8005b68:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d020      	beq.n	8005bb6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f003 0304 	and.w	r3, r3, #4
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d01b      	beq.n	8005bb6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f06f 0204 	mvn.w	r2, #4
 8005b86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d003      	beq.n	8005ba4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 faa0 	bl	80060e2 <HAL_TIM_IC_CaptureCallback>
 8005ba2:	e005      	b.n	8005bb0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f000 fa92 	bl	80060ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 faa3 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	f003 0308 	and.w	r3, r3, #8
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d020      	beq.n	8005c02 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d01b      	beq.n	8005c02 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f06f 0208 	mvn.w	r2, #8
 8005bd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2204      	movs	r2, #4
 8005bd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	f003 0303 	and.w	r3, r3, #3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d003      	beq.n	8005bf0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fa7a 	bl	80060e2 <HAL_TIM_IC_CaptureCallback>
 8005bee:	e005      	b.n	8005bfc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bf0:	6878      	ldr	r0, [r7, #4]
 8005bf2:	f000 fa6c 	bl	80060ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fa7d 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f003 0310 	and.w	r3, r3, #16
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d020      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d01b      	beq.n	8005c4e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f06f 0210 	mvn.w	r2, #16
 8005c1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2208      	movs	r2, #8
 8005c24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	69db      	ldr	r3, [r3, #28]
 8005c2c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d003      	beq.n	8005c3c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fa54 	bl	80060e2 <HAL_TIM_IC_CaptureCallback>
 8005c3a:	e005      	b.n	8005c48 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fa46 	bl	80060ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 fa57 	bl	80060f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c4e:	68bb      	ldr	r3, [r7, #8]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00c      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d007      	beq.n	8005c72 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f06f 0201 	mvn.w	r2, #1
 8005c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7fb fc6b 	bl	8001548 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d104      	bne.n	8005c86 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00c      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d007      	beq.n	8005ca0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 fee8 	bl	8006a70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ca0:	68bb      	ldr	r3, [r7, #8]
 8005ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d00c      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 fee0 	bl	8006a84 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00c      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 fa11 	bl	800610a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	f003 0320 	and.w	r3, r3, #32
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00c      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f003 0320 	and.w	r3, r3, #32
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d007      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f06f 0220 	mvn.w	r2, #32
 8005d04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 fea8 	bl	8006a5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d101      	bne.n	8005d32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e0ff      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b14      	cmp	r3, #20
 8005d3e:	f200 80f0 	bhi.w	8005f22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d42:	a201      	add	r2, pc, #4	@ (adr r2, 8005d48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d48:	08005d9d 	.word	0x08005d9d
 8005d4c:	08005f23 	.word	0x08005f23
 8005d50:	08005f23 	.word	0x08005f23
 8005d54:	08005f23 	.word	0x08005f23
 8005d58:	08005ddd 	.word	0x08005ddd
 8005d5c:	08005f23 	.word	0x08005f23
 8005d60:	08005f23 	.word	0x08005f23
 8005d64:	08005f23 	.word	0x08005f23
 8005d68:	08005e1f 	.word	0x08005e1f
 8005d6c:	08005f23 	.word	0x08005f23
 8005d70:	08005f23 	.word	0x08005f23
 8005d74:	08005f23 	.word	0x08005f23
 8005d78:	08005e5f 	.word	0x08005e5f
 8005d7c:	08005f23 	.word	0x08005f23
 8005d80:	08005f23 	.word	0x08005f23
 8005d84:	08005f23 	.word	0x08005f23
 8005d88:	08005ea1 	.word	0x08005ea1
 8005d8c:	08005f23 	.word	0x08005f23
 8005d90:	08005f23 	.word	0x08005f23
 8005d94:	08005f23 	.word	0x08005f23
 8005d98:	08005ee1 	.word	0x08005ee1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 fa62 	bl	800626c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	699a      	ldr	r2, [r3, #24]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0208 	orr.w	r2, r2, #8
 8005db6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f022 0204 	bic.w	r2, r2, #4
 8005dc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6999      	ldr	r1, [r3, #24]
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	691a      	ldr	r2, [r3, #16]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	619a      	str	r2, [r3, #24]
      break;
 8005dda:	e0a5      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68b9      	ldr	r1, [r7, #8]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 fad2 	bl	800638c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699a      	ldr	r2, [r3, #24]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6999      	ldr	r1, [r3, #24]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	021a      	lsls	r2, r3, #8
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	619a      	str	r2, [r3, #24]
      break;
 8005e1c:	e084      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 fb3b 	bl	80064a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69da      	ldr	r2, [r3, #28]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f042 0208 	orr.w	r2, r2, #8
 8005e38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0204 	bic.w	r2, r2, #4
 8005e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69d9      	ldr	r1, [r3, #28]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	61da      	str	r2, [r3, #28]
      break;
 8005e5c:	e064      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68b9      	ldr	r1, [r7, #8]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 fba3 	bl	80065b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	69da      	ldr	r2, [r3, #28]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69d9      	ldr	r1, [r3, #28]
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	021a      	lsls	r2, r3, #8
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	61da      	str	r2, [r3, #28]
      break;
 8005e9e:	e043      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68b9      	ldr	r1, [r7, #8]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fbec 	bl	8006684 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0208 	orr.w	r2, r2, #8
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0204 	bic.w	r2, r2, #4
 8005eca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	691a      	ldr	r2, [r3, #16]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ede:	e023      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68b9      	ldr	r1, [r7, #8]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 fc30 	bl	800674c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005efa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	021a      	lsls	r2, r3, #8
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005f20:	e002      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	75fb      	strb	r3, [r7, #23]
      break;
 8005f26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop

08005f3c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b084      	sub	sp, #16
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f46:	2300      	movs	r3, #0
 8005f48:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_TIM_ConfigClockSource+0x1c>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e0b6      	b.n	80060c6 <HAL_TIM_ConfigClockSource+0x18a>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2202      	movs	r2, #2
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f76:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005f7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68ba      	ldr	r2, [r7, #8]
 8005f8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f94:	d03e      	beq.n	8006014 <HAL_TIM_ConfigClockSource+0xd8>
 8005f96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f9a:	f200 8087 	bhi.w	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005f9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fa2:	f000 8086 	beq.w	80060b2 <HAL_TIM_ConfigClockSource+0x176>
 8005fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005faa:	d87f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fac:	2b70      	cmp	r3, #112	@ 0x70
 8005fae:	d01a      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0xaa>
 8005fb0:	2b70      	cmp	r3, #112	@ 0x70
 8005fb2:	d87b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fb4:	2b60      	cmp	r3, #96	@ 0x60
 8005fb6:	d050      	beq.n	800605a <HAL_TIM_ConfigClockSource+0x11e>
 8005fb8:	2b60      	cmp	r3, #96	@ 0x60
 8005fba:	d877      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fbc:	2b50      	cmp	r3, #80	@ 0x50
 8005fbe:	d03c      	beq.n	800603a <HAL_TIM_ConfigClockSource+0xfe>
 8005fc0:	2b50      	cmp	r3, #80	@ 0x50
 8005fc2:	d873      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fc4:	2b40      	cmp	r3, #64	@ 0x40
 8005fc6:	d058      	beq.n	800607a <HAL_TIM_ConfigClockSource+0x13e>
 8005fc8:	2b40      	cmp	r3, #64	@ 0x40
 8005fca:	d86f      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fcc:	2b30      	cmp	r3, #48	@ 0x30
 8005fce:	d064      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15e>
 8005fd0:	2b30      	cmp	r3, #48	@ 0x30
 8005fd2:	d86b      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fd4:	2b20      	cmp	r3, #32
 8005fd6:	d060      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15e>
 8005fd8:	2b20      	cmp	r3, #32
 8005fda:	d867      	bhi.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d05c      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15e>
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d05a      	beq.n	800609a <HAL_TIM_ConfigClockSource+0x15e>
 8005fe4:	e062      	b.n	80060ac <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ff6:	f000 fc89 	bl	800690c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68ba      	ldr	r2, [r7, #8]
 8006010:	609a      	str	r2, [r3, #8]
      break;
 8006012:	e04f      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006024:	f000 fc72 	bl	800690c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	689a      	ldr	r2, [r3, #8]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006036:	609a      	str	r2, [r3, #8]
      break;
 8006038:	e03c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006046:	461a      	mov	r2, r3
 8006048:	f000 fbe6 	bl	8006818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2150      	movs	r1, #80	@ 0x50
 8006052:	4618      	mov	r0, r3
 8006054:	f000 fc3f 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 8006058:	e02c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006066:	461a      	mov	r2, r3
 8006068:	f000 fc05 	bl	8006876 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	2160      	movs	r1, #96	@ 0x60
 8006072:	4618      	mov	r0, r3
 8006074:	f000 fc2f 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 8006078:	e01c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006086:	461a      	mov	r2, r3
 8006088:	f000 fbc6 	bl	8006818 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2140      	movs	r1, #64	@ 0x40
 8006092:	4618      	mov	r0, r3
 8006094:	f000 fc1f 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 8006098:	e00c      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4619      	mov	r1, r3
 80060a4:	4610      	mov	r0, r2
 80060a6:	f000 fc16 	bl	80068d6 <TIM_ITRx_SetConfig>
      break;
 80060aa:	e003      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	73fb      	strb	r3, [r7, #15]
      break;
 80060b0:	e000      	b.n	80060b4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80060b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2201      	movs	r2, #1
 80060b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060ce:	b480      	push	{r7}
 80060d0:	b083      	sub	sp, #12
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr

080060e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060e2:	b480      	push	{r7}
 80060e4:	b083      	sub	sp, #12
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060ea:	bf00      	nop
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr

080060f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060f6:	b480      	push	{r7}
 80060f8:	b083      	sub	sp, #12
 80060fa:	af00      	add	r7, sp, #0
 80060fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
	...

08006120 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006120:	b480      	push	{r7}
 8006122:	b085      	sub	sp, #20
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a46      	ldr	r2, [pc, #280]	@ (800624c <TIM_Base_SetConfig+0x12c>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d013      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800613e:	d00f      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a43      	ldr	r2, [pc, #268]	@ (8006250 <TIM_Base_SetConfig+0x130>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d00b      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	4a42      	ldr	r2, [pc, #264]	@ (8006254 <TIM_Base_SetConfig+0x134>)
 800614c:	4293      	cmp	r3, r2
 800614e:	d007      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	4a41      	ldr	r2, [pc, #260]	@ (8006258 <TIM_Base_SetConfig+0x138>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d003      	beq.n	8006160 <TIM_Base_SetConfig+0x40>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a40      	ldr	r2, [pc, #256]	@ (800625c <TIM_Base_SetConfig+0x13c>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d108      	bne.n	8006172 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006166:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	4a35      	ldr	r2, [pc, #212]	@ (800624c <TIM_Base_SetConfig+0x12c>)
 8006176:	4293      	cmp	r3, r2
 8006178:	d01f      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006180:	d01b      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a32      	ldr	r2, [pc, #200]	@ (8006250 <TIM_Base_SetConfig+0x130>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d017      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a31      	ldr	r2, [pc, #196]	@ (8006254 <TIM_Base_SetConfig+0x134>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d013      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	4a30      	ldr	r2, [pc, #192]	@ (8006258 <TIM_Base_SetConfig+0x138>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d00f      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a2f      	ldr	r2, [pc, #188]	@ (800625c <TIM_Base_SetConfig+0x13c>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d00b      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a2e      	ldr	r2, [pc, #184]	@ (8006260 <TIM_Base_SetConfig+0x140>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d007      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a2d      	ldr	r2, [pc, #180]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d003      	beq.n	80061ba <TIM_Base_SetConfig+0x9a>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a2c      	ldr	r2, [pc, #176]	@ (8006268 <TIM_Base_SetConfig+0x148>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d108      	bne.n	80061cc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	68db      	ldr	r3, [r3, #12]
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	689a      	ldr	r2, [r3, #8]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	4a16      	ldr	r2, [pc, #88]	@ (800624c <TIM_Base_SetConfig+0x12c>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d00f      	beq.n	8006218 <TIM_Base_SetConfig+0xf8>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	4a18      	ldr	r2, [pc, #96]	@ (800625c <TIM_Base_SetConfig+0x13c>)
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d00b      	beq.n	8006218 <TIM_Base_SetConfig+0xf8>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	4a17      	ldr	r2, [pc, #92]	@ (8006260 <TIM_Base_SetConfig+0x140>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d007      	beq.n	8006218 <TIM_Base_SetConfig+0xf8>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4a16      	ldr	r2, [pc, #88]	@ (8006264 <TIM_Base_SetConfig+0x144>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d003      	beq.n	8006218 <TIM_Base_SetConfig+0xf8>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	4a15      	ldr	r2, [pc, #84]	@ (8006268 <TIM_Base_SetConfig+0x148>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d103      	bne.n	8006220 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	691a      	ldr	r2, [r3, #16]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b01      	cmp	r3, #1
 8006230:	d105      	bne.n	800623e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f023 0201 	bic.w	r2, r3, #1
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	611a      	str	r2, [r3, #16]
  }
}
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	40012c00 	.word	0x40012c00
 8006250:	40000400 	.word	0x40000400
 8006254:	40000800 	.word	0x40000800
 8006258:	40000c00 	.word	0x40000c00
 800625c:	40013400 	.word	0x40013400
 8006260:	40014000 	.word	0x40014000
 8006264:	40014400 	.word	0x40014400
 8006268:	40014800 	.word	0x40014800

0800626c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a1b      	ldr	r3, [r3, #32]
 800627a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6a1b      	ldr	r3, [r3, #32]
 8006280:	f023 0201 	bic.w	r2, r3, #1
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800629a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800629e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f023 0303 	bic.w	r3, r3, #3
 80062a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f023 0302 	bic.w	r3, r3, #2
 80062b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	697a      	ldr	r2, [r7, #20]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	4a2c      	ldr	r2, [pc, #176]	@ (8006378 <TIM_OC1_SetConfig+0x10c>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d00f      	beq.n	80062ec <TIM_OC1_SetConfig+0x80>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	4a2b      	ldr	r2, [pc, #172]	@ (800637c <TIM_OC1_SetConfig+0x110>)
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d00b      	beq.n	80062ec <TIM_OC1_SetConfig+0x80>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	4a2a      	ldr	r2, [pc, #168]	@ (8006380 <TIM_OC1_SetConfig+0x114>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d007      	beq.n	80062ec <TIM_OC1_SetConfig+0x80>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	4a29      	ldr	r2, [pc, #164]	@ (8006384 <TIM_OC1_SetConfig+0x118>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d003      	beq.n	80062ec <TIM_OC1_SetConfig+0x80>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a28      	ldr	r2, [pc, #160]	@ (8006388 <TIM_OC1_SetConfig+0x11c>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d10c      	bne.n	8006306 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	f023 0308 	bic.w	r3, r3, #8
 80062f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f023 0304 	bic.w	r3, r3, #4
 8006304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a1b      	ldr	r2, [pc, #108]	@ (8006378 <TIM_OC1_SetConfig+0x10c>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d00f      	beq.n	800632e <TIM_OC1_SetConfig+0xc2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	4a1a      	ldr	r2, [pc, #104]	@ (800637c <TIM_OC1_SetConfig+0x110>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d00b      	beq.n	800632e <TIM_OC1_SetConfig+0xc2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a19      	ldr	r2, [pc, #100]	@ (8006380 <TIM_OC1_SetConfig+0x114>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d007      	beq.n	800632e <TIM_OC1_SetConfig+0xc2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a18      	ldr	r2, [pc, #96]	@ (8006384 <TIM_OC1_SetConfig+0x118>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d003      	beq.n	800632e <TIM_OC1_SetConfig+0xc2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a17      	ldr	r2, [pc, #92]	@ (8006388 <TIM_OC1_SetConfig+0x11c>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d111      	bne.n	8006352 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006334:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800633c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	693a      	ldr	r2, [r7, #16]
 8006356:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	697a      	ldr	r2, [r7, #20]
 800636a:	621a      	str	r2, [r3, #32]
}
 800636c:	bf00      	nop
 800636e:	371c      	adds	r7, #28
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr
 8006378:	40012c00 	.word	0x40012c00
 800637c:	40013400 	.word	0x40013400
 8006380:	40014000 	.word	0x40014000
 8006384:	40014400 	.word	0x40014400
 8006388:	40014800 	.word	0x40014800

0800638c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800638c:	b480      	push	{r7}
 800638e:	b087      	sub	sp, #28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	f023 0210 	bic.w	r2, r3, #16
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	021b      	lsls	r3, r3, #8
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f023 0320 	bic.w	r3, r3, #32
 80063da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	011b      	lsls	r3, r3, #4
 80063e2:	697a      	ldr	r2, [r7, #20]
 80063e4:	4313      	orrs	r3, r2
 80063e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a28      	ldr	r2, [pc, #160]	@ (800648c <TIM_OC2_SetConfig+0x100>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d003      	beq.n	80063f8 <TIM_OC2_SetConfig+0x6c>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a27      	ldr	r2, [pc, #156]	@ (8006490 <TIM_OC2_SetConfig+0x104>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d10d      	bne.n	8006414 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	011b      	lsls	r3, r3, #4
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	4313      	orrs	r3, r2
 800640a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006412:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a1d      	ldr	r2, [pc, #116]	@ (800648c <TIM_OC2_SetConfig+0x100>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d00f      	beq.n	800643c <TIM_OC2_SetConfig+0xb0>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a1c      	ldr	r2, [pc, #112]	@ (8006490 <TIM_OC2_SetConfig+0x104>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d00b      	beq.n	800643c <TIM_OC2_SetConfig+0xb0>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a1b      	ldr	r2, [pc, #108]	@ (8006494 <TIM_OC2_SetConfig+0x108>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d007      	beq.n	800643c <TIM_OC2_SetConfig+0xb0>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a1a      	ldr	r2, [pc, #104]	@ (8006498 <TIM_OC2_SetConfig+0x10c>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d003      	beq.n	800643c <TIM_OC2_SetConfig+0xb0>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	4a19      	ldr	r2, [pc, #100]	@ (800649c <TIM_OC2_SetConfig+0x110>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d113      	bne.n	8006464 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800643c:	693b      	ldr	r3, [r7, #16]
 800643e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006442:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800644a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	695b      	ldr	r3, [r3, #20]
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	693a      	ldr	r2, [r7, #16]
 8006454:	4313      	orrs	r3, r2
 8006456:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	699b      	ldr	r3, [r3, #24]
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40012c00 	.word	0x40012c00
 8006490:	40013400 	.word	0x40013400
 8006494:	40014000 	.word	0x40014000
 8006498:	40014400 	.word	0x40014400
 800649c:	40014800 	.word	0x40014800

080064a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	69db      	ldr	r3, [r3, #28]
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f023 0303 	bic.w	r3, r3, #3
 80064da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	021b      	lsls	r3, r3, #8
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a27      	ldr	r2, [pc, #156]	@ (800659c <TIM_OC3_SetConfig+0xfc>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d003      	beq.n	800650a <TIM_OC3_SetConfig+0x6a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a26      	ldr	r2, [pc, #152]	@ (80065a0 <TIM_OC3_SetConfig+0x100>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d10d      	bne.n	8006526 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006510:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	021b      	lsls	r3, r3, #8
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	4313      	orrs	r3, r2
 800651c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a1c      	ldr	r2, [pc, #112]	@ (800659c <TIM_OC3_SetConfig+0xfc>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00f      	beq.n	800654e <TIM_OC3_SetConfig+0xae>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a1b      	ldr	r2, [pc, #108]	@ (80065a0 <TIM_OC3_SetConfig+0x100>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d00b      	beq.n	800654e <TIM_OC3_SetConfig+0xae>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a1a      	ldr	r2, [pc, #104]	@ (80065a4 <TIM_OC3_SetConfig+0x104>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d007      	beq.n	800654e <TIM_OC3_SetConfig+0xae>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a19      	ldr	r2, [pc, #100]	@ (80065a8 <TIM_OC3_SetConfig+0x108>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d003      	beq.n	800654e <TIM_OC3_SetConfig+0xae>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a18      	ldr	r2, [pc, #96]	@ (80065ac <TIM_OC3_SetConfig+0x10c>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d113      	bne.n	8006576 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800654e:	693b      	ldr	r3, [r7, #16]
 8006550:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800655c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	011b      	lsls	r3, r3, #4
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	4313      	orrs	r3, r2
 8006568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	011b      	lsls	r3, r3, #4
 8006570:	693a      	ldr	r2, [r7, #16]
 8006572:	4313      	orrs	r3, r2
 8006574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	693a      	ldr	r2, [r7, #16]
 800657a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	621a      	str	r2, [r3, #32]
}
 8006590:	bf00      	nop
 8006592:	371c      	adds	r7, #28
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40013400 	.word	0x40013400
 80065a4:	40014000 	.word	0x40014000
 80065a8:	40014400 	.word	0x40014400
 80065ac:	40014800 	.word	0x40014800

080065b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	021b      	lsls	r3, r3, #8
 80065f2:	68fa      	ldr	r2, [r7, #12]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	031b      	lsls	r3, r3, #12
 8006606:	693a      	ldr	r2, [r7, #16]
 8006608:	4313      	orrs	r3, r2
 800660a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a18      	ldr	r2, [pc, #96]	@ (8006670 <TIM_OC4_SetConfig+0xc0>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d00f      	beq.n	8006634 <TIM_OC4_SetConfig+0x84>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a17      	ldr	r2, [pc, #92]	@ (8006674 <TIM_OC4_SetConfig+0xc4>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d00b      	beq.n	8006634 <TIM_OC4_SetConfig+0x84>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a16      	ldr	r2, [pc, #88]	@ (8006678 <TIM_OC4_SetConfig+0xc8>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d007      	beq.n	8006634 <TIM_OC4_SetConfig+0x84>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	4a15      	ldr	r2, [pc, #84]	@ (800667c <TIM_OC4_SetConfig+0xcc>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d003      	beq.n	8006634 <TIM_OC4_SetConfig+0x84>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a14      	ldr	r2, [pc, #80]	@ (8006680 <TIM_OC4_SetConfig+0xd0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d109      	bne.n	8006648 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800663a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	019b      	lsls	r3, r3, #6
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	4313      	orrs	r3, r2
 8006646:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	621a      	str	r2, [r3, #32]
}
 8006662:	bf00      	nop
 8006664:	371c      	adds	r7, #28
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40012c00 	.word	0x40012c00
 8006674:	40013400 	.word	0x40013400
 8006678:	40014000 	.word	0x40014000
 800667c:	40014400 	.word	0x40014400
 8006680:	40014800 	.word	0x40014800

08006684 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006684:	b480      	push	{r7}
 8006686:	b087      	sub	sp, #28
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a1b      	ldr	r3, [r3, #32]
 8006698:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	4313      	orrs	r3, r2
 80066c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80066c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	041b      	lsls	r3, r3, #16
 80066d0:	693a      	ldr	r2, [r7, #16]
 80066d2:	4313      	orrs	r3, r2
 80066d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a17      	ldr	r2, [pc, #92]	@ (8006738 <TIM_OC5_SetConfig+0xb4>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d00f      	beq.n	80066fe <TIM_OC5_SetConfig+0x7a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a16      	ldr	r2, [pc, #88]	@ (800673c <TIM_OC5_SetConfig+0xb8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d00b      	beq.n	80066fe <TIM_OC5_SetConfig+0x7a>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a15      	ldr	r2, [pc, #84]	@ (8006740 <TIM_OC5_SetConfig+0xbc>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d007      	beq.n	80066fe <TIM_OC5_SetConfig+0x7a>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a14      	ldr	r2, [pc, #80]	@ (8006744 <TIM_OC5_SetConfig+0xc0>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d003      	beq.n	80066fe <TIM_OC5_SetConfig+0x7a>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a13      	ldr	r2, [pc, #76]	@ (8006748 <TIM_OC5_SetConfig+0xc4>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d109      	bne.n	8006712 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006704:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	021b      	lsls	r3, r3, #8
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	4313      	orrs	r3, r2
 8006710:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	68fa      	ldr	r2, [r7, #12]
 800671c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	685a      	ldr	r2, [r3, #4]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	621a      	str	r2, [r3, #32]
}
 800672c:	bf00      	nop
 800672e:	371c      	adds	r7, #28
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr
 8006738:	40012c00 	.word	0x40012c00
 800673c:	40013400 	.word	0x40013400
 8006740:	40014000 	.word	0x40014000
 8006744:	40014400 	.word	0x40014400
 8006748:	40014800 	.word	0x40014800

0800674c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800677a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800677e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	021b      	lsls	r3, r3, #8
 8006786:	68fa      	ldr	r2, [r7, #12]
 8006788:	4313      	orrs	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006792:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	051b      	lsls	r3, r3, #20
 800679a:	693a      	ldr	r2, [r7, #16]
 800679c:	4313      	orrs	r3, r2
 800679e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4a18      	ldr	r2, [pc, #96]	@ (8006804 <TIM_OC6_SetConfig+0xb8>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d00f      	beq.n	80067c8 <TIM_OC6_SetConfig+0x7c>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	4a17      	ldr	r2, [pc, #92]	@ (8006808 <TIM_OC6_SetConfig+0xbc>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d00b      	beq.n	80067c8 <TIM_OC6_SetConfig+0x7c>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	4a16      	ldr	r2, [pc, #88]	@ (800680c <TIM_OC6_SetConfig+0xc0>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d007      	beq.n	80067c8 <TIM_OC6_SetConfig+0x7c>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a15      	ldr	r2, [pc, #84]	@ (8006810 <TIM_OC6_SetConfig+0xc4>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d003      	beq.n	80067c8 <TIM_OC6_SetConfig+0x7c>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	4a14      	ldr	r2, [pc, #80]	@ (8006814 <TIM_OC6_SetConfig+0xc8>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d109      	bne.n	80067dc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067c8:	697b      	ldr	r3, [r7, #20]
 80067ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	695b      	ldr	r3, [r3, #20]
 80067d4:	029b      	lsls	r3, r3, #10
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4313      	orrs	r3, r2
 80067da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685a      	ldr	r2, [r3, #4]
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	621a      	str	r2, [r3, #32]
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	40012c00 	.word	0x40012c00
 8006808:	40013400 	.word	0x40013400
 800680c:	40014000 	.word	0x40014000
 8006810:	40014400 	.word	0x40014400
 8006814:	40014800 	.word	0x40014800

08006818 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006818:	b480      	push	{r7}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6a1b      	ldr	r3, [r3, #32]
 8006828:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6a1b      	ldr	r3, [r3, #32]
 800682e:	f023 0201 	bic.w	r2, r3, #1
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	699b      	ldr	r3, [r3, #24]
 800683a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006842:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4313      	orrs	r3, r2
 800684c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	f023 030a 	bic.w	r3, r3, #10
 8006854:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006856:	697a      	ldr	r2, [r7, #20]
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	4313      	orrs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	697a      	ldr	r2, [r7, #20]
 8006868:	621a      	str	r2, [r3, #32]
}
 800686a:	bf00      	nop
 800686c:	371c      	adds	r7, #28
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr

08006876 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006876:	b480      	push	{r7}
 8006878:	b087      	sub	sp, #28
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	6a1b      	ldr	r3, [r3, #32]
 8006886:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6a1b      	ldr	r3, [r3, #32]
 800688c:	f023 0210 	bic.w	r2, r3, #16
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	031b      	lsls	r3, r3, #12
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	011b      	lsls	r3, r3, #4
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	697a      	ldr	r2, [r7, #20]
 80068c8:	621a      	str	r2, [r3, #32]
}
 80068ca:	bf00      	nop
 80068cc:	371c      	adds	r7, #28
 80068ce:	46bd      	mov	sp, r7
 80068d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d4:	4770      	bx	lr

080068d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068d6:	b480      	push	{r7}
 80068d8:	b085      	sub	sp, #20
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	689b      	ldr	r3, [r3, #8]
 80068e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	f043 0307 	orr.w	r3, r3, #7
 80068f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	609a      	str	r2, [r3, #8]
}
 8006900:	bf00      	nop
 8006902:	3714      	adds	r7, #20
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800690c:	b480      	push	{r7}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006926:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	021a      	lsls	r2, r3, #8
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	431a      	orrs	r2, r3
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4313      	orrs	r3, r2
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	4313      	orrs	r3, r2
 8006938:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	609a      	str	r2, [r3, #8]
}
 8006940:	bf00      	nop
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr

0800694c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800694c:	b480      	push	{r7}
 800694e:	b085      	sub	sp, #20
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800695c:	2b01      	cmp	r3, #1
 800695e:	d101      	bne.n	8006964 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006960:	2302      	movs	r3, #2
 8006962:	e068      	b.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2202      	movs	r2, #2
 8006970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a2e      	ldr	r2, [pc, #184]	@ (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d004      	beq.n	8006998 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a2d      	ldr	r2, [pc, #180]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d108      	bne.n	80069aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800699e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	4313      	orrs	r3, r2
 80069a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68fa      	ldr	r2, [r7, #12]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68fa      	ldr	r2, [r7, #12]
 80069c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a1e      	ldr	r2, [pc, #120]	@ (8006a44 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d01d      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d6:	d018      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a1b      	ldr	r2, [pc, #108]	@ (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d013      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a1a      	ldr	r2, [pc, #104]	@ (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d00e      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a18      	ldr	r2, [pc, #96]	@ (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d009      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a13      	ldr	r2, [pc, #76]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d004      	beq.n	8006a0a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a14      	ldr	r2, [pc, #80]	@ (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d10c      	bne.n	8006a24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	68ba      	ldr	r2, [r7, #8]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68ba      	ldr	r2, [r7, #8]
 8006a22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	3714      	adds	r7, #20
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop
 8006a44:	40012c00 	.word	0x40012c00
 8006a48:	40013400 	.word	0x40013400
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	40000800 	.word	0x40000800
 8006a54:	40000c00 	.word	0x40000c00
 8006a58:	40014000 	.word	0x40014000

08006a5c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b082      	sub	sp, #8
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d101      	bne.n	8006aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e040      	b.n	8006b2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d106      	bne.n	8006ac0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f7fb fafc 	bl	80020b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2224      	movs	r2, #36	@ 0x24
 8006ac4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f022 0201 	bic.w	r2, r2, #1
 8006ad4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d002      	beq.n	8006ae4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f000 fc32 	bl	8007348 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 f977 	bl	8006dd8 <UART_SetConfig>
 8006aea:	4603      	mov	r3, r0
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d101      	bne.n	8006af4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e01b      	b.n	8006b2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685a      	ldr	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689a      	ldr	r2, [r3, #8]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f042 0201 	orr.w	r2, r2, #1
 8006b22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fcb1 	bl	800748c <UART_CheckIdleState>
 8006b2a:	4603      	mov	r3, r0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b08a      	sub	sp, #40	@ 0x28
 8006b38:	af02      	add	r7, sp, #8
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	4613      	mov	r3, r2
 8006b42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	d177      	bne.n	8006c3c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_UART_Transmit+0x24>
 8006b52:	88fb      	ldrh	r3, [r7, #6]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d101      	bne.n	8006b5c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e070      	b.n	8006c3e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	2221      	movs	r2, #33	@ 0x21
 8006b68:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006b6a:	f7fb fbb3 	bl	80022d4 <HAL_GetTick>
 8006b6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	88fa      	ldrh	r2, [r7, #6]
 8006b74:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	88fa      	ldrh	r2, [r7, #6]
 8006b7c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b88:	d108      	bne.n	8006b9c <HAL_UART_Transmit+0x68>
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d104      	bne.n	8006b9c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	61bb      	str	r3, [r7, #24]
 8006b9a:	e003      	b.n	8006ba4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ba4:	e02f      	b.n	8006c06 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	2200      	movs	r2, #0
 8006bae:	2180      	movs	r1, #128	@ 0x80
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f000 fd13 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d004      	beq.n	8006bc6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e03b      	b.n	8006c3e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10b      	bne.n	8006be4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	881a      	ldrh	r2, [r3, #0]
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006bd8:	b292      	uxth	r2, r2
 8006bda:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006bdc:	69bb      	ldr	r3, [r7, #24]
 8006bde:	3302      	adds	r3, #2
 8006be0:	61bb      	str	r3, [r7, #24]
 8006be2:	e007      	b.n	8006bf4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006be4:	69fb      	ldr	r3, [r7, #28]
 8006be6:	781a      	ldrb	r2, [r3, #0]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	3b01      	subs	r3, #1
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006c0c:	b29b      	uxth	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d1c9      	bne.n	8006ba6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	2140      	movs	r1, #64	@ 0x40
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f000 fcdd 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d004      	beq.n	8006c32 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006c2e:	2303      	movs	r3, #3
 8006c30:	e005      	b.n	8006c3e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2220      	movs	r2, #32
 8006c36:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	e000      	b.n	8006c3e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006c3c:	2302      	movs	r3, #2
  }
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3720      	adds	r7, #32
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b08a      	sub	sp, #40	@ 0x28
 8006c4a:	af02      	add	r7, sp, #8
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	603b      	str	r3, [r7, #0]
 8006c52:	4613      	mov	r3, r2
 8006c54:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c5c:	2b20      	cmp	r3, #32
 8006c5e:	f040 80b6 	bne.w	8006dce <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <HAL_UART_Receive+0x28>
 8006c68:	88fb      	ldrh	r3, [r7, #6]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e0ae      	b.n	8006dd0 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2222      	movs	r2, #34	@ 0x22
 8006c7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c88:	f7fb fb24 	bl	80022d4 <HAL_GetTick>
 8006c8c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	88fa      	ldrh	r2, [r7, #6]
 8006c92:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	88fa      	ldrh	r2, [r7, #6]
 8006c9a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ca6:	d10e      	bne.n	8006cc6 <HAL_UART_Receive+0x80>
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d105      	bne.n	8006cbc <HAL_UART_Receive+0x76>
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006cb6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006cba:	e02d      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	22ff      	movs	r2, #255	@ 0xff
 8006cc0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006cc4:	e028      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10d      	bne.n	8006cea <HAL_UART_Receive+0xa4>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d104      	bne.n	8006ce0 <HAL_UART_Receive+0x9a>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	22ff      	movs	r2, #255	@ 0xff
 8006cda:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006cde:	e01b      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	227f      	movs	r2, #127	@ 0x7f
 8006ce4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006ce8:	e016      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cf2:	d10d      	bne.n	8006d10 <HAL_UART_Receive+0xca>
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d104      	bne.n	8006d06 <HAL_UART_Receive+0xc0>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	227f      	movs	r2, #127	@ 0x7f
 8006d00:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d04:	e008      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	223f      	movs	r2, #63	@ 0x3f
 8006d0a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d0e:	e003      	b.n	8006d18 <HAL_UART_Receive+0xd2>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006d1e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d28:	d108      	bne.n	8006d3c <HAL_UART_Receive+0xf6>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	61bb      	str	r3, [r7, #24]
 8006d3a:	e003      	b.n	8006d44 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006d44:	e037      	b.n	8006db6 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2120      	movs	r1, #32
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 fc43 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d005      	beq.n	8006d68 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e033      	b.n	8006dd0 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8006d68:	69fb      	ldr	r3, [r7, #28]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d10c      	bne.n	8006d88 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	8a7b      	ldrh	r3, [r7, #18]
 8006d78:	4013      	ands	r3, r2
 8006d7a:	b29a      	uxth	r2, r3
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006d80:	69bb      	ldr	r3, [r7, #24]
 8006d82:	3302      	adds	r3, #2
 8006d84:	61bb      	str	r3, [r7, #24]
 8006d86:	e00d      	b.n	8006da4 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	8a7b      	ldrh	r3, [r7, #18]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	4013      	ands	r3, r2
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	3301      	adds	r3, #1
 8006da2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	3b01      	subs	r3, #1
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d1c1      	bne.n	8006d46 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2220      	movs	r2, #32
 8006dc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	e000      	b.n	8006dd0 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8006dce:	2302      	movs	r3, #2
  }
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3720      	adds	r7, #32
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006dd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ddc:	b08a      	sub	sp, #40	@ 0x28
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006de2:	2300      	movs	r3, #0
 8006de4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	689a      	ldr	r2, [r3, #8]
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	431a      	orrs	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	69db      	ldr	r3, [r3, #28]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	4ba4      	ldr	r3, [pc, #656]	@ (8007098 <UART_SetConfig+0x2c0>)
 8006e08:	4013      	ands	r3, r2
 8006e0a:	68fa      	ldr	r2, [r7, #12]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e10:	430b      	orrs	r3, r1
 8006e12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	68da      	ldr	r2, [r3, #12]
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	430a      	orrs	r2, r1
 8006e28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a99      	ldr	r2, [pc, #612]	@ (800709c <UART_SetConfig+0x2c4>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d004      	beq.n	8006e44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e40:	4313      	orrs	r3, r2
 8006e42:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	689b      	ldr	r3, [r3, #8]
 8006e4a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e54:	430a      	orrs	r2, r1
 8006e56:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a90      	ldr	r2, [pc, #576]	@ (80070a0 <UART_SetConfig+0x2c8>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d126      	bne.n	8006eb0 <UART_SetConfig+0xd8>
 8006e62:	4b90      	ldr	r3, [pc, #576]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8006e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e68:	f003 0303 	and.w	r3, r3, #3
 8006e6c:	2b03      	cmp	r3, #3
 8006e6e:	d81b      	bhi.n	8006ea8 <UART_SetConfig+0xd0>
 8006e70:	a201      	add	r2, pc, #4	@ (adr r2, 8006e78 <UART_SetConfig+0xa0>)
 8006e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e76:	bf00      	nop
 8006e78:	08006e89 	.word	0x08006e89
 8006e7c:	08006e99 	.word	0x08006e99
 8006e80:	08006e91 	.word	0x08006e91
 8006e84:	08006ea1 	.word	0x08006ea1
 8006e88:	2301      	movs	r3, #1
 8006e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e8e:	e116      	b.n	80070be <UART_SetConfig+0x2e6>
 8006e90:	2302      	movs	r3, #2
 8006e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e96:	e112      	b.n	80070be <UART_SetConfig+0x2e6>
 8006e98:	2304      	movs	r3, #4
 8006e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e9e:	e10e      	b.n	80070be <UART_SetConfig+0x2e6>
 8006ea0:	2308      	movs	r3, #8
 8006ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ea6:	e10a      	b.n	80070be <UART_SetConfig+0x2e6>
 8006ea8:	2310      	movs	r3, #16
 8006eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eae:	e106      	b.n	80070be <UART_SetConfig+0x2e6>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a7c      	ldr	r2, [pc, #496]	@ (80070a8 <UART_SetConfig+0x2d0>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d138      	bne.n	8006f2c <UART_SetConfig+0x154>
 8006eba:	4b7a      	ldr	r3, [pc, #488]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8006ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ec0:	f003 030c 	and.w	r3, r3, #12
 8006ec4:	2b0c      	cmp	r3, #12
 8006ec6:	d82d      	bhi.n	8006f24 <UART_SetConfig+0x14c>
 8006ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ed0 <UART_SetConfig+0xf8>)
 8006eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ece:	bf00      	nop
 8006ed0:	08006f05 	.word	0x08006f05
 8006ed4:	08006f25 	.word	0x08006f25
 8006ed8:	08006f25 	.word	0x08006f25
 8006edc:	08006f25 	.word	0x08006f25
 8006ee0:	08006f15 	.word	0x08006f15
 8006ee4:	08006f25 	.word	0x08006f25
 8006ee8:	08006f25 	.word	0x08006f25
 8006eec:	08006f25 	.word	0x08006f25
 8006ef0:	08006f0d 	.word	0x08006f0d
 8006ef4:	08006f25 	.word	0x08006f25
 8006ef8:	08006f25 	.word	0x08006f25
 8006efc:	08006f25 	.word	0x08006f25
 8006f00:	08006f1d 	.word	0x08006f1d
 8006f04:	2300      	movs	r3, #0
 8006f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f0a:	e0d8      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f12:	e0d4      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f14:	2304      	movs	r3, #4
 8006f16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f1a:	e0d0      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f1c:	2308      	movs	r3, #8
 8006f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f22:	e0cc      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f24:	2310      	movs	r3, #16
 8006f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f2a:	e0c8      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a5e      	ldr	r2, [pc, #376]	@ (80070ac <UART_SetConfig+0x2d4>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d125      	bne.n	8006f82 <UART_SetConfig+0x1aa>
 8006f36:	4b5b      	ldr	r3, [pc, #364]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8006f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f3c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006f40:	2b30      	cmp	r3, #48	@ 0x30
 8006f42:	d016      	beq.n	8006f72 <UART_SetConfig+0x19a>
 8006f44:	2b30      	cmp	r3, #48	@ 0x30
 8006f46:	d818      	bhi.n	8006f7a <UART_SetConfig+0x1a2>
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	d00a      	beq.n	8006f62 <UART_SetConfig+0x18a>
 8006f4c:	2b20      	cmp	r3, #32
 8006f4e:	d814      	bhi.n	8006f7a <UART_SetConfig+0x1a2>
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d002      	beq.n	8006f5a <UART_SetConfig+0x182>
 8006f54:	2b10      	cmp	r3, #16
 8006f56:	d008      	beq.n	8006f6a <UART_SetConfig+0x192>
 8006f58:	e00f      	b.n	8006f7a <UART_SetConfig+0x1a2>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f60:	e0ad      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f62:	2302      	movs	r3, #2
 8006f64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f68:	e0a9      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f6a:	2304      	movs	r3, #4
 8006f6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f70:	e0a5      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f72:	2308      	movs	r3, #8
 8006f74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f78:	e0a1      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f7a:	2310      	movs	r3, #16
 8006f7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f80:	e09d      	b.n	80070be <UART_SetConfig+0x2e6>
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a4a      	ldr	r2, [pc, #296]	@ (80070b0 <UART_SetConfig+0x2d8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d125      	bne.n	8006fd8 <UART_SetConfig+0x200>
 8006f8c:	4b45      	ldr	r3, [pc, #276]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8006f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006f96:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f98:	d016      	beq.n	8006fc8 <UART_SetConfig+0x1f0>
 8006f9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006f9c:	d818      	bhi.n	8006fd0 <UART_SetConfig+0x1f8>
 8006f9e:	2b80      	cmp	r3, #128	@ 0x80
 8006fa0:	d00a      	beq.n	8006fb8 <UART_SetConfig+0x1e0>
 8006fa2:	2b80      	cmp	r3, #128	@ 0x80
 8006fa4:	d814      	bhi.n	8006fd0 <UART_SetConfig+0x1f8>
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d002      	beq.n	8006fb0 <UART_SetConfig+0x1d8>
 8006faa:	2b40      	cmp	r3, #64	@ 0x40
 8006fac:	d008      	beq.n	8006fc0 <UART_SetConfig+0x1e8>
 8006fae:	e00f      	b.n	8006fd0 <UART_SetConfig+0x1f8>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fb6:	e082      	b.n	80070be <UART_SetConfig+0x2e6>
 8006fb8:	2302      	movs	r3, #2
 8006fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fbe:	e07e      	b.n	80070be <UART_SetConfig+0x2e6>
 8006fc0:	2304      	movs	r3, #4
 8006fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fc6:	e07a      	b.n	80070be <UART_SetConfig+0x2e6>
 8006fc8:	2308      	movs	r3, #8
 8006fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fce:	e076      	b.n	80070be <UART_SetConfig+0x2e6>
 8006fd0:	2310      	movs	r3, #16
 8006fd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006fd6:	e072      	b.n	80070be <UART_SetConfig+0x2e6>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a35      	ldr	r2, [pc, #212]	@ (80070b4 <UART_SetConfig+0x2dc>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d12a      	bne.n	8007038 <UART_SetConfig+0x260>
 8006fe2:	4b30      	ldr	r3, [pc, #192]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8006fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ff0:	d01a      	beq.n	8007028 <UART_SetConfig+0x250>
 8006ff2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ff6:	d81b      	bhi.n	8007030 <UART_SetConfig+0x258>
 8006ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006ffc:	d00c      	beq.n	8007018 <UART_SetConfig+0x240>
 8006ffe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007002:	d815      	bhi.n	8007030 <UART_SetConfig+0x258>
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <UART_SetConfig+0x238>
 8007008:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800700c:	d008      	beq.n	8007020 <UART_SetConfig+0x248>
 800700e:	e00f      	b.n	8007030 <UART_SetConfig+0x258>
 8007010:	2300      	movs	r3, #0
 8007012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007016:	e052      	b.n	80070be <UART_SetConfig+0x2e6>
 8007018:	2302      	movs	r3, #2
 800701a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800701e:	e04e      	b.n	80070be <UART_SetConfig+0x2e6>
 8007020:	2304      	movs	r3, #4
 8007022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007026:	e04a      	b.n	80070be <UART_SetConfig+0x2e6>
 8007028:	2308      	movs	r3, #8
 800702a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800702e:	e046      	b.n	80070be <UART_SetConfig+0x2e6>
 8007030:	2310      	movs	r3, #16
 8007032:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007036:	e042      	b.n	80070be <UART_SetConfig+0x2e6>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a17      	ldr	r2, [pc, #92]	@ (800709c <UART_SetConfig+0x2c4>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d13a      	bne.n	80070b8 <UART_SetConfig+0x2e0>
 8007042:	4b18      	ldr	r3, [pc, #96]	@ (80070a4 <UART_SetConfig+0x2cc>)
 8007044:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007048:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800704c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007050:	d01a      	beq.n	8007088 <UART_SetConfig+0x2b0>
 8007052:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007056:	d81b      	bhi.n	8007090 <UART_SetConfig+0x2b8>
 8007058:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800705c:	d00c      	beq.n	8007078 <UART_SetConfig+0x2a0>
 800705e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007062:	d815      	bhi.n	8007090 <UART_SetConfig+0x2b8>
 8007064:	2b00      	cmp	r3, #0
 8007066:	d003      	beq.n	8007070 <UART_SetConfig+0x298>
 8007068:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800706c:	d008      	beq.n	8007080 <UART_SetConfig+0x2a8>
 800706e:	e00f      	b.n	8007090 <UART_SetConfig+0x2b8>
 8007070:	2300      	movs	r3, #0
 8007072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007076:	e022      	b.n	80070be <UART_SetConfig+0x2e6>
 8007078:	2302      	movs	r3, #2
 800707a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800707e:	e01e      	b.n	80070be <UART_SetConfig+0x2e6>
 8007080:	2304      	movs	r3, #4
 8007082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007086:	e01a      	b.n	80070be <UART_SetConfig+0x2e6>
 8007088:	2308      	movs	r3, #8
 800708a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800708e:	e016      	b.n	80070be <UART_SetConfig+0x2e6>
 8007090:	2310      	movs	r3, #16
 8007092:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007096:	e012      	b.n	80070be <UART_SetConfig+0x2e6>
 8007098:	efff69f3 	.word	0xefff69f3
 800709c:	40008000 	.word	0x40008000
 80070a0:	40013800 	.word	0x40013800
 80070a4:	40021000 	.word	0x40021000
 80070a8:	40004400 	.word	0x40004400
 80070ac:	40004800 	.word	0x40004800
 80070b0:	40004c00 	.word	0x40004c00
 80070b4:	40005000 	.word	0x40005000
 80070b8:	2310      	movs	r3, #16
 80070ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a9f      	ldr	r2, [pc, #636]	@ (8007340 <UART_SetConfig+0x568>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d17a      	bne.n	80071be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80070c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070cc:	2b08      	cmp	r3, #8
 80070ce:	d824      	bhi.n	800711a <UART_SetConfig+0x342>
 80070d0:	a201      	add	r2, pc, #4	@ (adr r2, 80070d8 <UART_SetConfig+0x300>)
 80070d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d6:	bf00      	nop
 80070d8:	080070fd 	.word	0x080070fd
 80070dc:	0800711b 	.word	0x0800711b
 80070e0:	08007105 	.word	0x08007105
 80070e4:	0800711b 	.word	0x0800711b
 80070e8:	0800710b 	.word	0x0800710b
 80070ec:	0800711b 	.word	0x0800711b
 80070f0:	0800711b 	.word	0x0800711b
 80070f4:	0800711b 	.word	0x0800711b
 80070f8:	08007113 	.word	0x08007113
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070fc:	f7fd fd18 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8007100:	61f8      	str	r0, [r7, #28]
        break;
 8007102:	e010      	b.n	8007126 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007104:	4b8f      	ldr	r3, [pc, #572]	@ (8007344 <UART_SetConfig+0x56c>)
 8007106:	61fb      	str	r3, [r7, #28]
        break;
 8007108:	e00d      	b.n	8007126 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800710a:	f7fd fc79 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 800710e:	61f8      	str	r0, [r7, #28]
        break;
 8007110:	e009      	b.n	8007126 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007112:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007116:	61fb      	str	r3, [r7, #28]
        break;
 8007118:	e005      	b.n	8007126 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800711a:	2300      	movs	r3, #0
 800711c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007124:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 80fb 	beq.w	8007324 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	685a      	ldr	r2, [r3, #4]
 8007132:	4613      	mov	r3, r2
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	4413      	add	r3, r2
 8007138:	69fa      	ldr	r2, [r7, #28]
 800713a:	429a      	cmp	r2, r3
 800713c:	d305      	bcc.n	800714a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007144:	69fa      	ldr	r2, [r7, #28]
 8007146:	429a      	cmp	r2, r3
 8007148:	d903      	bls.n	8007152 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007150:	e0e8      	b.n	8007324 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007152:	69fb      	ldr	r3, [r7, #28]
 8007154:	2200      	movs	r2, #0
 8007156:	461c      	mov	r4, r3
 8007158:	4615      	mov	r5, r2
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	f04f 0300 	mov.w	r3, #0
 8007162:	022b      	lsls	r3, r5, #8
 8007164:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007168:	0222      	lsls	r2, r4, #8
 800716a:	68f9      	ldr	r1, [r7, #12]
 800716c:	6849      	ldr	r1, [r1, #4]
 800716e:	0849      	lsrs	r1, r1, #1
 8007170:	2000      	movs	r0, #0
 8007172:	4688      	mov	r8, r1
 8007174:	4681      	mov	r9, r0
 8007176:	eb12 0a08 	adds.w	sl, r2, r8
 800717a:	eb43 0b09 	adc.w	fp, r3, r9
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	603b      	str	r3, [r7, #0]
 8007186:	607a      	str	r2, [r7, #4]
 8007188:	e9d7 2300 	ldrd	r2, r3, [r7]
 800718c:	4650      	mov	r0, sl
 800718e:	4659      	mov	r1, fp
 8007190:	f7f9 fd5a 	bl	8000c48 <__aeabi_uldivmod>
 8007194:	4602      	mov	r2, r0
 8007196:	460b      	mov	r3, r1
 8007198:	4613      	mov	r3, r2
 800719a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80071a2:	d308      	bcc.n	80071b6 <UART_SetConfig+0x3de>
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071aa:	d204      	bcs.n	80071b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	69ba      	ldr	r2, [r7, #24]
 80071b2:	60da      	str	r2, [r3, #12]
 80071b4:	e0b6      	b.n	8007324 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80071bc:	e0b2      	b.n	8007324 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071c6:	d15e      	bne.n	8007286 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80071c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80071cc:	2b08      	cmp	r3, #8
 80071ce:	d828      	bhi.n	8007222 <UART_SetConfig+0x44a>
 80071d0:	a201      	add	r2, pc, #4	@ (adr r2, 80071d8 <UART_SetConfig+0x400>)
 80071d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d6:	bf00      	nop
 80071d8:	080071fd 	.word	0x080071fd
 80071dc:	08007205 	.word	0x08007205
 80071e0:	0800720d 	.word	0x0800720d
 80071e4:	08007223 	.word	0x08007223
 80071e8:	08007213 	.word	0x08007213
 80071ec:	08007223 	.word	0x08007223
 80071f0:	08007223 	.word	0x08007223
 80071f4:	08007223 	.word	0x08007223
 80071f8:	0800721b 	.word	0x0800721b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071fc:	f7fd fc98 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 8007200:	61f8      	str	r0, [r7, #28]
        break;
 8007202:	e014      	b.n	800722e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007204:	f7fd fcaa 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 8007208:	61f8      	str	r0, [r7, #28]
        break;
 800720a:	e010      	b.n	800722e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800720c:	4b4d      	ldr	r3, [pc, #308]	@ (8007344 <UART_SetConfig+0x56c>)
 800720e:	61fb      	str	r3, [r7, #28]
        break;
 8007210:	e00d      	b.n	800722e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007212:	f7fd fbf5 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 8007216:	61f8      	str	r0, [r7, #28]
        break;
 8007218:	e009      	b.n	800722e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800721a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800721e:	61fb      	str	r3, [r7, #28]
        break;
 8007220:	e005      	b.n	800722e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8007222:	2300      	movs	r3, #0
 8007224:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800722c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d077      	beq.n	8007324 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	005a      	lsls	r2, r3, #1
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	085b      	lsrs	r3, r3, #1
 800723e:	441a      	add	r2, r3
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	fbb2 f3f3 	udiv	r3, r2, r3
 8007248:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800724a:	69bb      	ldr	r3, [r7, #24]
 800724c:	2b0f      	cmp	r3, #15
 800724e:	d916      	bls.n	800727e <UART_SetConfig+0x4a6>
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007256:	d212      	bcs.n	800727e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007258:	69bb      	ldr	r3, [r7, #24]
 800725a:	b29b      	uxth	r3, r3
 800725c:	f023 030f 	bic.w	r3, r3, #15
 8007260:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	085b      	lsrs	r3, r3, #1
 8007266:	b29b      	uxth	r3, r3
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	b29a      	uxth	r2, r3
 800726e:	8afb      	ldrh	r3, [r7, #22]
 8007270:	4313      	orrs	r3, r2
 8007272:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	8afa      	ldrh	r2, [r7, #22]
 800727a:	60da      	str	r2, [r3, #12]
 800727c:	e052      	b.n	8007324 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007284:	e04e      	b.n	8007324 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007286:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800728a:	2b08      	cmp	r3, #8
 800728c:	d827      	bhi.n	80072de <UART_SetConfig+0x506>
 800728e:	a201      	add	r2, pc, #4	@ (adr r2, 8007294 <UART_SetConfig+0x4bc>)
 8007290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007294:	080072b9 	.word	0x080072b9
 8007298:	080072c1 	.word	0x080072c1
 800729c:	080072c9 	.word	0x080072c9
 80072a0:	080072df 	.word	0x080072df
 80072a4:	080072cf 	.word	0x080072cf
 80072a8:	080072df 	.word	0x080072df
 80072ac:	080072df 	.word	0x080072df
 80072b0:	080072df 	.word	0x080072df
 80072b4:	080072d7 	.word	0x080072d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072b8:	f7fd fc3a 	bl	8004b30 <HAL_RCC_GetPCLK1Freq>
 80072bc:	61f8      	str	r0, [r7, #28]
        break;
 80072be:	e014      	b.n	80072ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072c0:	f7fd fc4c 	bl	8004b5c <HAL_RCC_GetPCLK2Freq>
 80072c4:	61f8      	str	r0, [r7, #28]
        break;
 80072c6:	e010      	b.n	80072ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072c8:	4b1e      	ldr	r3, [pc, #120]	@ (8007344 <UART_SetConfig+0x56c>)
 80072ca:	61fb      	str	r3, [r7, #28]
        break;
 80072cc:	e00d      	b.n	80072ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072ce:	f7fd fb97 	bl	8004a00 <HAL_RCC_GetSysClockFreq>
 80072d2:	61f8      	str	r0, [r7, #28]
        break;
 80072d4:	e009      	b.n	80072ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072da:	61fb      	str	r3, [r7, #28]
        break;
 80072dc:	e005      	b.n	80072ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80072de:	2300      	movs	r3, #0
 80072e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072e8:	bf00      	nop
    }

    if (pclk != 0U)
 80072ea:	69fb      	ldr	r3, [r7, #28]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d019      	beq.n	8007324 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	085a      	lsrs	r2, r3, #1
 80072f6:	69fb      	ldr	r3, [r7, #28]
 80072f8:	441a      	add	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007302:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	2b0f      	cmp	r3, #15
 8007308:	d909      	bls.n	800731e <UART_SetConfig+0x546>
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007310:	d205      	bcs.n	800731e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	b29a      	uxth	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	60da      	str	r2, [r3, #12]
 800731c:	e002      	b.n	8007324 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2200      	movs	r2, #0
 800732e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007330:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007334:	4618      	mov	r0, r3
 8007336:	3728      	adds	r7, #40	@ 0x28
 8007338:	46bd      	mov	sp, r7
 800733a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800733e:	bf00      	nop
 8007340:	40008000 	.word	0x40008000
 8007344:	00f42400 	.word	0x00f42400

08007348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007354:	f003 0308 	and.w	r3, r3, #8
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00a      	beq.n	8007372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	430a      	orrs	r2, r1
 8007370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00a      	beq.n	8007394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685b      	ldr	r3, [r3, #4]
 8007384:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	430a      	orrs	r2, r1
 8007392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007398:	f003 0302 	and.w	r3, r3, #2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d00a      	beq.n	80073b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	430a      	orrs	r2, r1
 80073b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ba:	f003 0304 	and.w	r3, r3, #4
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d00a      	beq.n	80073d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073dc:	f003 0310 	and.w	r3, r3, #16
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d00a      	beq.n	80073fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689b      	ldr	r3, [r3, #8]
 80073ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073fe:	f003 0320 	and.w	r3, r3, #32
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00a      	beq.n	800741c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007424:	2b00      	cmp	r3, #0
 8007426:	d01a      	beq.n	800745e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	430a      	orrs	r2, r1
 800743c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007446:	d10a      	bne.n	800745e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	430a      	orrs	r2, r1
 800745c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00a      	beq.n	8007480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	430a      	orrs	r2, r1
 800747e:	605a      	str	r2, [r3, #4]
  }
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr

0800748c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b098      	sub	sp, #96	@ 0x60
 8007490:	af02      	add	r7, sp, #8
 8007492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800749c:	f7fa ff1a 	bl	80022d4 <HAL_GetTick>
 80074a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0308 	and.w	r3, r3, #8
 80074ac:	2b08      	cmp	r3, #8
 80074ae:	d12e      	bne.n	800750e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074b8:	2200      	movs	r2, #0
 80074ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 f88c 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d021      	beq.n	800750e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d2:	e853 3f00 	ldrex	r3, [r3]
 80074d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074de:	653b      	str	r3, [r7, #80]	@ 0x50
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	461a      	mov	r2, r3
 80074e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80074ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074f0:	e841 2300 	strex	r3, r2, [r1]
 80074f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1e6      	bne.n	80074ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800750a:	2303      	movs	r3, #3
 800750c:	e062      	b.n	80075d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 0304 	and.w	r3, r3, #4
 8007518:	2b04      	cmp	r3, #4
 800751a:	d149      	bne.n	80075b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800751c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007520:	9300      	str	r3, [sp, #0]
 8007522:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007524:	2200      	movs	r2, #0
 8007526:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f856 	bl	80075dc <UART_WaitOnFlagUntilTimeout>
 8007530:	4603      	mov	r3, r0
 8007532:	2b00      	cmp	r3, #0
 8007534:	d03c      	beq.n	80075b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	623b      	str	r3, [r7, #32]
   return(result);
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800754a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	461a      	mov	r2, r3
 8007552:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007554:	633b      	str	r3, [r7, #48]	@ 0x30
 8007556:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800755a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e6      	bne.n	8007536 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3308      	adds	r3, #8
 800756e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	e853 3f00 	ldrex	r3, [r3]
 8007576:	60fb      	str	r3, [r7, #12]
   return(result);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f023 0301 	bic.w	r3, r3, #1
 800757e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3308      	adds	r3, #8
 8007586:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007588:	61fa      	str	r2, [r7, #28]
 800758a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758c:	69b9      	ldr	r1, [r7, #24]
 800758e:	69fa      	ldr	r2, [r7, #28]
 8007590:	e841 2300 	strex	r3, r2, [r1]
 8007594:	617b      	str	r3, [r7, #20]
   return(result);
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1e5      	bne.n	8007568 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2220      	movs	r2, #32
 80075a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e011      	b.n	80075d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2220      	movs	r2, #32
 80075b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2220      	movs	r2, #32
 80075ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2200      	movs	r2, #0
 80075c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3758      	adds	r7, #88	@ 0x58
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	603b      	str	r3, [r7, #0]
 80075e8:	4613      	mov	r3, r2
 80075ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ec:	e04f      	b.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f4:	d04b      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075f6:	f7fa fe6d 	bl	80022d4 <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	69ba      	ldr	r2, [r7, #24]
 8007602:	429a      	cmp	r2, r3
 8007604:	d302      	bcc.n	800760c <UART_WaitOnFlagUntilTimeout+0x30>
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d101      	bne.n	8007610 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800760c:	2303      	movs	r3, #3
 800760e:	e04e      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 0304 	and.w	r3, r3, #4
 800761a:	2b00      	cmp	r3, #0
 800761c:	d037      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b80      	cmp	r3, #128	@ 0x80
 8007622:	d034      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b40      	cmp	r3, #64	@ 0x40
 8007628:	d031      	beq.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	69db      	ldr	r3, [r3, #28]
 8007630:	f003 0308 	and.w	r3, r3, #8
 8007634:	2b08      	cmp	r3, #8
 8007636:	d110      	bne.n	800765a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2208      	movs	r2, #8
 800763e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007640:	68f8      	ldr	r0, [r7, #12]
 8007642:	f000 f838 	bl	80076b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2208      	movs	r2, #8
 800764a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e029      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	69db      	ldr	r3, [r3, #28]
 8007660:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007664:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007668:	d111      	bne.n	800768e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007672:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007674:	68f8      	ldr	r0, [r7, #12]
 8007676:	f000 f81e 	bl	80076b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	2220      	movs	r2, #32
 800767e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	2200      	movs	r2, #0
 8007686:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800768a:	2303      	movs	r3, #3
 800768c:	e00f      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	69da      	ldr	r2, [r3, #28]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	4013      	ands	r3, r2
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	429a      	cmp	r2, r3
 800769c:	bf0c      	ite	eq
 800769e:	2301      	moveq	r3, #1
 80076a0:	2300      	movne	r3, #0
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	461a      	mov	r2, r3
 80076a6:	79fb      	ldrb	r3, [r7, #7]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d0a0      	beq.n	80075ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076b6:	b480      	push	{r7}
 80076b8:	b095      	sub	sp, #84	@ 0x54
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	461a      	mov	r2, r3
 80076da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80076de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076e4:	e841 2300 	strex	r3, r2, [r1]
 80076e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d1e6      	bne.n	80076be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3308      	adds	r3, #8
 80076f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f8:	6a3b      	ldr	r3, [r7, #32]
 80076fa:	e853 3f00 	ldrex	r3, [r3]
 80076fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f023 0301 	bic.w	r3, r3, #1
 8007706:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3308      	adds	r3, #8
 800770e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007710:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007712:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007714:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007716:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007718:	e841 2300 	strex	r3, r2, [r1]
 800771c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800771e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007720:	2b00      	cmp	r3, #0
 8007722:	d1e5      	bne.n	80076f0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007728:	2b01      	cmp	r3, #1
 800772a:	d118      	bne.n	800775e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	60bb      	str	r3, [r7, #8]
   return(result);
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	f023 0310 	bic.w	r3, r3, #16
 8007740:	647b      	str	r3, [r7, #68]	@ 0x44
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	461a      	mov	r2, r3
 8007748:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800774a:	61bb      	str	r3, [r7, #24]
 800774c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	6979      	ldr	r1, [r7, #20]
 8007750:	69ba      	ldr	r2, [r7, #24]
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	613b      	str	r3, [r7, #16]
   return(result);
 8007758:	693b      	ldr	r3, [r7, #16]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e6      	bne.n	800772c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2220      	movs	r2, #32
 8007762:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007772:	bf00      	nop
 8007774:	3754      	adds	r7, #84	@ 0x54
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr
	...

08007780 <srand>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4b10      	ldr	r3, [pc, #64]	@ (80077c4 <srand+0x44>)
 8007784:	681d      	ldr	r5, [r3, #0]
 8007786:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8007788:	4604      	mov	r4, r0
 800778a:	b9b3      	cbnz	r3, 80077ba <srand+0x3a>
 800778c:	2018      	movs	r0, #24
 800778e:	f001 fd09 	bl	80091a4 <malloc>
 8007792:	4602      	mov	r2, r0
 8007794:	6328      	str	r0, [r5, #48]	@ 0x30
 8007796:	b920      	cbnz	r0, 80077a2 <srand+0x22>
 8007798:	4b0b      	ldr	r3, [pc, #44]	@ (80077c8 <srand+0x48>)
 800779a:	480c      	ldr	r0, [pc, #48]	@ (80077cc <srand+0x4c>)
 800779c:	2146      	movs	r1, #70	@ 0x46
 800779e:	f000 fe4b 	bl	8008438 <__assert_func>
 80077a2:	490b      	ldr	r1, [pc, #44]	@ (80077d0 <srand+0x50>)
 80077a4:	4b0b      	ldr	r3, [pc, #44]	@ (80077d4 <srand+0x54>)
 80077a6:	e9c0 1300 	strd	r1, r3, [r0]
 80077aa:	4b0b      	ldr	r3, [pc, #44]	@ (80077d8 <srand+0x58>)
 80077ac:	6083      	str	r3, [r0, #8]
 80077ae:	230b      	movs	r3, #11
 80077b0:	8183      	strh	r3, [r0, #12]
 80077b2:	2100      	movs	r1, #0
 80077b4:	2001      	movs	r0, #1
 80077b6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80077ba:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80077bc:	2200      	movs	r2, #0
 80077be:	611c      	str	r4, [r3, #16]
 80077c0:	615a      	str	r2, [r3, #20]
 80077c2:	bd38      	pop	{r3, r4, r5, pc}
 80077c4:	20000018 	.word	0x20000018
 80077c8:	0800a214 	.word	0x0800a214
 80077cc:	0800a22b 	.word	0x0800a22b
 80077d0:	abcd330e 	.word	0xabcd330e
 80077d4:	e66d1234 	.word	0xe66d1234
 80077d8:	0005deec 	.word	0x0005deec

080077dc <rand>:
 80077dc:	4b16      	ldr	r3, [pc, #88]	@ (8007838 <rand+0x5c>)
 80077de:	b510      	push	{r4, lr}
 80077e0:	681c      	ldr	r4, [r3, #0]
 80077e2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80077e4:	b9b3      	cbnz	r3, 8007814 <rand+0x38>
 80077e6:	2018      	movs	r0, #24
 80077e8:	f001 fcdc 	bl	80091a4 <malloc>
 80077ec:	4602      	mov	r2, r0
 80077ee:	6320      	str	r0, [r4, #48]	@ 0x30
 80077f0:	b920      	cbnz	r0, 80077fc <rand+0x20>
 80077f2:	4b12      	ldr	r3, [pc, #72]	@ (800783c <rand+0x60>)
 80077f4:	4812      	ldr	r0, [pc, #72]	@ (8007840 <rand+0x64>)
 80077f6:	2152      	movs	r1, #82	@ 0x52
 80077f8:	f000 fe1e 	bl	8008438 <__assert_func>
 80077fc:	4911      	ldr	r1, [pc, #68]	@ (8007844 <rand+0x68>)
 80077fe:	4b12      	ldr	r3, [pc, #72]	@ (8007848 <rand+0x6c>)
 8007800:	e9c0 1300 	strd	r1, r3, [r0]
 8007804:	4b11      	ldr	r3, [pc, #68]	@ (800784c <rand+0x70>)
 8007806:	6083      	str	r3, [r0, #8]
 8007808:	230b      	movs	r3, #11
 800780a:	8183      	strh	r3, [r0, #12]
 800780c:	2100      	movs	r1, #0
 800780e:	2001      	movs	r0, #1
 8007810:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007814:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007816:	480e      	ldr	r0, [pc, #56]	@ (8007850 <rand+0x74>)
 8007818:	690b      	ldr	r3, [r1, #16]
 800781a:	694c      	ldr	r4, [r1, #20]
 800781c:	4a0d      	ldr	r2, [pc, #52]	@ (8007854 <rand+0x78>)
 800781e:	4358      	muls	r0, r3
 8007820:	fb02 0004 	mla	r0, r2, r4, r0
 8007824:	fba3 3202 	umull	r3, r2, r3, r2
 8007828:	3301      	adds	r3, #1
 800782a:	eb40 0002 	adc.w	r0, r0, r2
 800782e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007832:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007836:	bd10      	pop	{r4, pc}
 8007838:	20000018 	.word	0x20000018
 800783c:	0800a214 	.word	0x0800a214
 8007840:	0800a22b 	.word	0x0800a22b
 8007844:	abcd330e 	.word	0xabcd330e
 8007848:	e66d1234 	.word	0xe66d1234
 800784c:	0005deec 	.word	0x0005deec
 8007850:	5851f42d 	.word	0x5851f42d
 8007854:	4c957f2d 	.word	0x4c957f2d

08007858 <__cvt>:
 8007858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800785c:	ec57 6b10 	vmov	r6, r7, d0
 8007860:	2f00      	cmp	r7, #0
 8007862:	460c      	mov	r4, r1
 8007864:	4619      	mov	r1, r3
 8007866:	463b      	mov	r3, r7
 8007868:	bfbb      	ittet	lt
 800786a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800786e:	461f      	movlt	r7, r3
 8007870:	2300      	movge	r3, #0
 8007872:	232d      	movlt	r3, #45	@ 0x2d
 8007874:	700b      	strb	r3, [r1, #0]
 8007876:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007878:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800787c:	4691      	mov	r9, r2
 800787e:	f023 0820 	bic.w	r8, r3, #32
 8007882:	bfbc      	itt	lt
 8007884:	4632      	movlt	r2, r6
 8007886:	4616      	movlt	r6, r2
 8007888:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800788c:	d005      	beq.n	800789a <__cvt+0x42>
 800788e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007892:	d100      	bne.n	8007896 <__cvt+0x3e>
 8007894:	3401      	adds	r4, #1
 8007896:	2102      	movs	r1, #2
 8007898:	e000      	b.n	800789c <__cvt+0x44>
 800789a:	2103      	movs	r1, #3
 800789c:	ab03      	add	r3, sp, #12
 800789e:	9301      	str	r3, [sp, #4]
 80078a0:	ab02      	add	r3, sp, #8
 80078a2:	9300      	str	r3, [sp, #0]
 80078a4:	ec47 6b10 	vmov	d0, r6, r7
 80078a8:	4653      	mov	r3, sl
 80078aa:	4622      	mov	r2, r4
 80078ac:	f000 fe6c 	bl	8008588 <_dtoa_r>
 80078b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80078b4:	4605      	mov	r5, r0
 80078b6:	d119      	bne.n	80078ec <__cvt+0x94>
 80078b8:	f019 0f01 	tst.w	r9, #1
 80078bc:	d00e      	beq.n	80078dc <__cvt+0x84>
 80078be:	eb00 0904 	add.w	r9, r0, r4
 80078c2:	2200      	movs	r2, #0
 80078c4:	2300      	movs	r3, #0
 80078c6:	4630      	mov	r0, r6
 80078c8:	4639      	mov	r1, r7
 80078ca:	f7f9 f8fd 	bl	8000ac8 <__aeabi_dcmpeq>
 80078ce:	b108      	cbz	r0, 80078d4 <__cvt+0x7c>
 80078d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80078d4:	2230      	movs	r2, #48	@ 0x30
 80078d6:	9b03      	ldr	r3, [sp, #12]
 80078d8:	454b      	cmp	r3, r9
 80078da:	d31e      	bcc.n	800791a <__cvt+0xc2>
 80078dc:	9b03      	ldr	r3, [sp, #12]
 80078de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078e0:	1b5b      	subs	r3, r3, r5
 80078e2:	4628      	mov	r0, r5
 80078e4:	6013      	str	r3, [r2, #0]
 80078e6:	b004      	add	sp, #16
 80078e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80078f0:	eb00 0904 	add.w	r9, r0, r4
 80078f4:	d1e5      	bne.n	80078c2 <__cvt+0x6a>
 80078f6:	7803      	ldrb	r3, [r0, #0]
 80078f8:	2b30      	cmp	r3, #48	@ 0x30
 80078fa:	d10a      	bne.n	8007912 <__cvt+0xba>
 80078fc:	2200      	movs	r2, #0
 80078fe:	2300      	movs	r3, #0
 8007900:	4630      	mov	r0, r6
 8007902:	4639      	mov	r1, r7
 8007904:	f7f9 f8e0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007908:	b918      	cbnz	r0, 8007912 <__cvt+0xba>
 800790a:	f1c4 0401 	rsb	r4, r4, #1
 800790e:	f8ca 4000 	str.w	r4, [sl]
 8007912:	f8da 3000 	ldr.w	r3, [sl]
 8007916:	4499      	add	r9, r3
 8007918:	e7d3      	b.n	80078c2 <__cvt+0x6a>
 800791a:	1c59      	adds	r1, r3, #1
 800791c:	9103      	str	r1, [sp, #12]
 800791e:	701a      	strb	r2, [r3, #0]
 8007920:	e7d9      	b.n	80078d6 <__cvt+0x7e>

08007922 <__exponent>:
 8007922:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007924:	2900      	cmp	r1, #0
 8007926:	bfba      	itte	lt
 8007928:	4249      	neglt	r1, r1
 800792a:	232d      	movlt	r3, #45	@ 0x2d
 800792c:	232b      	movge	r3, #43	@ 0x2b
 800792e:	2909      	cmp	r1, #9
 8007930:	7002      	strb	r2, [r0, #0]
 8007932:	7043      	strb	r3, [r0, #1]
 8007934:	dd29      	ble.n	800798a <__exponent+0x68>
 8007936:	f10d 0307 	add.w	r3, sp, #7
 800793a:	461d      	mov	r5, r3
 800793c:	270a      	movs	r7, #10
 800793e:	461a      	mov	r2, r3
 8007940:	fbb1 f6f7 	udiv	r6, r1, r7
 8007944:	fb07 1416 	mls	r4, r7, r6, r1
 8007948:	3430      	adds	r4, #48	@ 0x30
 800794a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800794e:	460c      	mov	r4, r1
 8007950:	2c63      	cmp	r4, #99	@ 0x63
 8007952:	f103 33ff 	add.w	r3, r3, #4294967295
 8007956:	4631      	mov	r1, r6
 8007958:	dcf1      	bgt.n	800793e <__exponent+0x1c>
 800795a:	3130      	adds	r1, #48	@ 0x30
 800795c:	1e94      	subs	r4, r2, #2
 800795e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007962:	1c41      	adds	r1, r0, #1
 8007964:	4623      	mov	r3, r4
 8007966:	42ab      	cmp	r3, r5
 8007968:	d30a      	bcc.n	8007980 <__exponent+0x5e>
 800796a:	f10d 0309 	add.w	r3, sp, #9
 800796e:	1a9b      	subs	r3, r3, r2
 8007970:	42ac      	cmp	r4, r5
 8007972:	bf88      	it	hi
 8007974:	2300      	movhi	r3, #0
 8007976:	3302      	adds	r3, #2
 8007978:	4403      	add	r3, r0
 800797a:	1a18      	subs	r0, r3, r0
 800797c:	b003      	add	sp, #12
 800797e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007980:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007984:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007988:	e7ed      	b.n	8007966 <__exponent+0x44>
 800798a:	2330      	movs	r3, #48	@ 0x30
 800798c:	3130      	adds	r1, #48	@ 0x30
 800798e:	7083      	strb	r3, [r0, #2]
 8007990:	70c1      	strb	r1, [r0, #3]
 8007992:	1d03      	adds	r3, r0, #4
 8007994:	e7f1      	b.n	800797a <__exponent+0x58>
	...

08007998 <_printf_float>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	b08d      	sub	sp, #52	@ 0x34
 800799e:	460c      	mov	r4, r1
 80079a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079a4:	4616      	mov	r6, r2
 80079a6:	461f      	mov	r7, r3
 80079a8:	4605      	mov	r5, r0
 80079aa:	f000 fccd 	bl	8008348 <_localeconv_r>
 80079ae:	6803      	ldr	r3, [r0, #0]
 80079b0:	9304      	str	r3, [sp, #16]
 80079b2:	4618      	mov	r0, r3
 80079b4:	f7f8 fc5c 	bl	8000270 <strlen>
 80079b8:	2300      	movs	r3, #0
 80079ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80079bc:	f8d8 3000 	ldr.w	r3, [r8]
 80079c0:	9005      	str	r0, [sp, #20]
 80079c2:	3307      	adds	r3, #7
 80079c4:	f023 0307 	bic.w	r3, r3, #7
 80079c8:	f103 0208 	add.w	r2, r3, #8
 80079cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80079d0:	f8d4 b000 	ldr.w	fp, [r4]
 80079d4:	f8c8 2000 	str.w	r2, [r8]
 80079d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80079e0:	9307      	str	r3, [sp, #28]
 80079e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80079e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80079ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079ee:	4b9c      	ldr	r3, [pc, #624]	@ (8007c60 <_printf_float+0x2c8>)
 80079f0:	f04f 32ff 	mov.w	r2, #4294967295
 80079f4:	f7f9 f89a 	bl	8000b2c <__aeabi_dcmpun>
 80079f8:	bb70      	cbnz	r0, 8007a58 <_printf_float+0xc0>
 80079fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079fe:	4b98      	ldr	r3, [pc, #608]	@ (8007c60 <_printf_float+0x2c8>)
 8007a00:	f04f 32ff 	mov.w	r2, #4294967295
 8007a04:	f7f9 f874 	bl	8000af0 <__aeabi_dcmple>
 8007a08:	bb30      	cbnz	r0, 8007a58 <_printf_float+0xc0>
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	4640      	mov	r0, r8
 8007a10:	4649      	mov	r1, r9
 8007a12:	f7f9 f863 	bl	8000adc <__aeabi_dcmplt>
 8007a16:	b110      	cbz	r0, 8007a1e <_printf_float+0x86>
 8007a18:	232d      	movs	r3, #45	@ 0x2d
 8007a1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a1e:	4a91      	ldr	r2, [pc, #580]	@ (8007c64 <_printf_float+0x2cc>)
 8007a20:	4b91      	ldr	r3, [pc, #580]	@ (8007c68 <_printf_float+0x2d0>)
 8007a22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a26:	bf94      	ite	ls
 8007a28:	4690      	movls	r8, r2
 8007a2a:	4698      	movhi	r8, r3
 8007a2c:	2303      	movs	r3, #3
 8007a2e:	6123      	str	r3, [r4, #16]
 8007a30:	f02b 0304 	bic.w	r3, fp, #4
 8007a34:	6023      	str	r3, [r4, #0]
 8007a36:	f04f 0900 	mov.w	r9, #0
 8007a3a:	9700      	str	r7, [sp, #0]
 8007a3c:	4633      	mov	r3, r6
 8007a3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a40:	4621      	mov	r1, r4
 8007a42:	4628      	mov	r0, r5
 8007a44:	f000 f9d2 	bl	8007dec <_printf_common>
 8007a48:	3001      	adds	r0, #1
 8007a4a:	f040 808d 	bne.w	8007b68 <_printf_float+0x1d0>
 8007a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a52:	b00d      	add	sp, #52	@ 0x34
 8007a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a58:	4642      	mov	r2, r8
 8007a5a:	464b      	mov	r3, r9
 8007a5c:	4640      	mov	r0, r8
 8007a5e:	4649      	mov	r1, r9
 8007a60:	f7f9 f864 	bl	8000b2c <__aeabi_dcmpun>
 8007a64:	b140      	cbz	r0, 8007a78 <_printf_float+0xe0>
 8007a66:	464b      	mov	r3, r9
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	bfbc      	itt	lt
 8007a6c:	232d      	movlt	r3, #45	@ 0x2d
 8007a6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a72:	4a7e      	ldr	r2, [pc, #504]	@ (8007c6c <_printf_float+0x2d4>)
 8007a74:	4b7e      	ldr	r3, [pc, #504]	@ (8007c70 <_printf_float+0x2d8>)
 8007a76:	e7d4      	b.n	8007a22 <_printf_float+0x8a>
 8007a78:	6863      	ldr	r3, [r4, #4]
 8007a7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007a7e:	9206      	str	r2, [sp, #24]
 8007a80:	1c5a      	adds	r2, r3, #1
 8007a82:	d13b      	bne.n	8007afc <_printf_float+0x164>
 8007a84:	2306      	movs	r3, #6
 8007a86:	6063      	str	r3, [r4, #4]
 8007a88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	6022      	str	r2, [r4, #0]
 8007a90:	9303      	str	r3, [sp, #12]
 8007a92:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007a98:	ab09      	add	r3, sp, #36	@ 0x24
 8007a9a:	9300      	str	r3, [sp, #0]
 8007a9c:	6861      	ldr	r1, [r4, #4]
 8007a9e:	ec49 8b10 	vmov	d0, r8, r9
 8007aa2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f7ff fed6 	bl	8007858 <__cvt>
 8007aac:	9b06      	ldr	r3, [sp, #24]
 8007aae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007ab0:	2b47      	cmp	r3, #71	@ 0x47
 8007ab2:	4680      	mov	r8, r0
 8007ab4:	d129      	bne.n	8007b0a <_printf_float+0x172>
 8007ab6:	1cc8      	adds	r0, r1, #3
 8007ab8:	db02      	blt.n	8007ac0 <_printf_float+0x128>
 8007aba:	6863      	ldr	r3, [r4, #4]
 8007abc:	4299      	cmp	r1, r3
 8007abe:	dd41      	ble.n	8007b44 <_printf_float+0x1ac>
 8007ac0:	f1aa 0a02 	sub.w	sl, sl, #2
 8007ac4:	fa5f fa8a 	uxtb.w	sl, sl
 8007ac8:	3901      	subs	r1, #1
 8007aca:	4652      	mov	r2, sl
 8007acc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007ad0:	9109      	str	r1, [sp, #36]	@ 0x24
 8007ad2:	f7ff ff26 	bl	8007922 <__exponent>
 8007ad6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ad8:	1813      	adds	r3, r2, r0
 8007ada:	2a01      	cmp	r2, #1
 8007adc:	4681      	mov	r9, r0
 8007ade:	6123      	str	r3, [r4, #16]
 8007ae0:	dc02      	bgt.n	8007ae8 <_printf_float+0x150>
 8007ae2:	6822      	ldr	r2, [r4, #0]
 8007ae4:	07d2      	lsls	r2, r2, #31
 8007ae6:	d501      	bpl.n	8007aec <_printf_float+0x154>
 8007ae8:	3301      	adds	r3, #1
 8007aea:	6123      	str	r3, [r4, #16]
 8007aec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d0a2      	beq.n	8007a3a <_printf_float+0xa2>
 8007af4:	232d      	movs	r3, #45	@ 0x2d
 8007af6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007afa:	e79e      	b.n	8007a3a <_printf_float+0xa2>
 8007afc:	9a06      	ldr	r2, [sp, #24]
 8007afe:	2a47      	cmp	r2, #71	@ 0x47
 8007b00:	d1c2      	bne.n	8007a88 <_printf_float+0xf0>
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1c0      	bne.n	8007a88 <_printf_float+0xf0>
 8007b06:	2301      	movs	r3, #1
 8007b08:	e7bd      	b.n	8007a86 <_printf_float+0xee>
 8007b0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b0e:	d9db      	bls.n	8007ac8 <_printf_float+0x130>
 8007b10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007b14:	d118      	bne.n	8007b48 <_printf_float+0x1b0>
 8007b16:	2900      	cmp	r1, #0
 8007b18:	6863      	ldr	r3, [r4, #4]
 8007b1a:	dd0b      	ble.n	8007b34 <_printf_float+0x19c>
 8007b1c:	6121      	str	r1, [r4, #16]
 8007b1e:	b913      	cbnz	r3, 8007b26 <_printf_float+0x18e>
 8007b20:	6822      	ldr	r2, [r4, #0]
 8007b22:	07d0      	lsls	r0, r2, #31
 8007b24:	d502      	bpl.n	8007b2c <_printf_float+0x194>
 8007b26:	3301      	adds	r3, #1
 8007b28:	440b      	add	r3, r1
 8007b2a:	6123      	str	r3, [r4, #16]
 8007b2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b2e:	f04f 0900 	mov.w	r9, #0
 8007b32:	e7db      	b.n	8007aec <_printf_float+0x154>
 8007b34:	b913      	cbnz	r3, 8007b3c <_printf_float+0x1a4>
 8007b36:	6822      	ldr	r2, [r4, #0]
 8007b38:	07d2      	lsls	r2, r2, #31
 8007b3a:	d501      	bpl.n	8007b40 <_printf_float+0x1a8>
 8007b3c:	3302      	adds	r3, #2
 8007b3e:	e7f4      	b.n	8007b2a <_printf_float+0x192>
 8007b40:	2301      	movs	r3, #1
 8007b42:	e7f2      	b.n	8007b2a <_printf_float+0x192>
 8007b44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007b48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b4a:	4299      	cmp	r1, r3
 8007b4c:	db05      	blt.n	8007b5a <_printf_float+0x1c2>
 8007b4e:	6823      	ldr	r3, [r4, #0]
 8007b50:	6121      	str	r1, [r4, #16]
 8007b52:	07d8      	lsls	r0, r3, #31
 8007b54:	d5ea      	bpl.n	8007b2c <_printf_float+0x194>
 8007b56:	1c4b      	adds	r3, r1, #1
 8007b58:	e7e7      	b.n	8007b2a <_printf_float+0x192>
 8007b5a:	2900      	cmp	r1, #0
 8007b5c:	bfd4      	ite	le
 8007b5e:	f1c1 0202 	rsble	r2, r1, #2
 8007b62:	2201      	movgt	r2, #1
 8007b64:	4413      	add	r3, r2
 8007b66:	e7e0      	b.n	8007b2a <_printf_float+0x192>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	055a      	lsls	r2, r3, #21
 8007b6c:	d407      	bmi.n	8007b7e <_printf_float+0x1e6>
 8007b6e:	6923      	ldr	r3, [r4, #16]
 8007b70:	4642      	mov	r2, r8
 8007b72:	4631      	mov	r1, r6
 8007b74:	4628      	mov	r0, r5
 8007b76:	47b8      	blx	r7
 8007b78:	3001      	adds	r0, #1
 8007b7a:	d12b      	bne.n	8007bd4 <_printf_float+0x23c>
 8007b7c:	e767      	b.n	8007a4e <_printf_float+0xb6>
 8007b7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007b82:	f240 80dd 	bls.w	8007d40 <_printf_float+0x3a8>
 8007b86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	f7f8 ff9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	d033      	beq.n	8007bfe <_printf_float+0x266>
 8007b96:	4a37      	ldr	r2, [pc, #220]	@ (8007c74 <_printf_float+0x2dc>)
 8007b98:	2301      	movs	r3, #1
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	47b8      	blx	r7
 8007ba0:	3001      	adds	r0, #1
 8007ba2:	f43f af54 	beq.w	8007a4e <_printf_float+0xb6>
 8007ba6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007baa:	4543      	cmp	r3, r8
 8007bac:	db02      	blt.n	8007bb4 <_printf_float+0x21c>
 8007bae:	6823      	ldr	r3, [r4, #0]
 8007bb0:	07d8      	lsls	r0, r3, #31
 8007bb2:	d50f      	bpl.n	8007bd4 <_printf_float+0x23c>
 8007bb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bb8:	4631      	mov	r1, r6
 8007bba:	4628      	mov	r0, r5
 8007bbc:	47b8      	blx	r7
 8007bbe:	3001      	adds	r0, #1
 8007bc0:	f43f af45 	beq.w	8007a4e <_printf_float+0xb6>
 8007bc4:	f04f 0900 	mov.w	r9, #0
 8007bc8:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bcc:	f104 0a1a 	add.w	sl, r4, #26
 8007bd0:	45c8      	cmp	r8, r9
 8007bd2:	dc09      	bgt.n	8007be8 <_printf_float+0x250>
 8007bd4:	6823      	ldr	r3, [r4, #0]
 8007bd6:	079b      	lsls	r3, r3, #30
 8007bd8:	f100 8103 	bmi.w	8007de2 <_printf_float+0x44a>
 8007bdc:	68e0      	ldr	r0, [r4, #12]
 8007bde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007be0:	4298      	cmp	r0, r3
 8007be2:	bfb8      	it	lt
 8007be4:	4618      	movlt	r0, r3
 8007be6:	e734      	b.n	8007a52 <_printf_float+0xba>
 8007be8:	2301      	movs	r3, #1
 8007bea:	4652      	mov	r2, sl
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	f43f af2b 	beq.w	8007a4e <_printf_float+0xb6>
 8007bf8:	f109 0901 	add.w	r9, r9, #1
 8007bfc:	e7e8      	b.n	8007bd0 <_printf_float+0x238>
 8007bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	dc39      	bgt.n	8007c78 <_printf_float+0x2e0>
 8007c04:	4a1b      	ldr	r2, [pc, #108]	@ (8007c74 <_printf_float+0x2dc>)
 8007c06:	2301      	movs	r3, #1
 8007c08:	4631      	mov	r1, r6
 8007c0a:	4628      	mov	r0, r5
 8007c0c:	47b8      	blx	r7
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f43f af1d 	beq.w	8007a4e <_printf_float+0xb6>
 8007c14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007c18:	ea59 0303 	orrs.w	r3, r9, r3
 8007c1c:	d102      	bne.n	8007c24 <_printf_float+0x28c>
 8007c1e:	6823      	ldr	r3, [r4, #0]
 8007c20:	07d9      	lsls	r1, r3, #31
 8007c22:	d5d7      	bpl.n	8007bd4 <_printf_float+0x23c>
 8007c24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c28:	4631      	mov	r1, r6
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	47b8      	blx	r7
 8007c2e:	3001      	adds	r0, #1
 8007c30:	f43f af0d 	beq.w	8007a4e <_printf_float+0xb6>
 8007c34:	f04f 0a00 	mov.w	sl, #0
 8007c38:	f104 0b1a 	add.w	fp, r4, #26
 8007c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3e:	425b      	negs	r3, r3
 8007c40:	4553      	cmp	r3, sl
 8007c42:	dc01      	bgt.n	8007c48 <_printf_float+0x2b0>
 8007c44:	464b      	mov	r3, r9
 8007c46:	e793      	b.n	8007b70 <_printf_float+0x1d8>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	465a      	mov	r2, fp
 8007c4c:	4631      	mov	r1, r6
 8007c4e:	4628      	mov	r0, r5
 8007c50:	47b8      	blx	r7
 8007c52:	3001      	adds	r0, #1
 8007c54:	f43f aefb 	beq.w	8007a4e <_printf_float+0xb6>
 8007c58:	f10a 0a01 	add.w	sl, sl, #1
 8007c5c:	e7ee      	b.n	8007c3c <_printf_float+0x2a4>
 8007c5e:	bf00      	nop
 8007c60:	7fefffff 	.word	0x7fefffff
 8007c64:	0800a283 	.word	0x0800a283
 8007c68:	0800a287 	.word	0x0800a287
 8007c6c:	0800a28b 	.word	0x0800a28b
 8007c70:	0800a28f 	.word	0x0800a28f
 8007c74:	0800a293 	.word	0x0800a293
 8007c78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c7e:	4553      	cmp	r3, sl
 8007c80:	bfa8      	it	ge
 8007c82:	4653      	movge	r3, sl
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	4699      	mov	r9, r3
 8007c88:	dc36      	bgt.n	8007cf8 <_printf_float+0x360>
 8007c8a:	f04f 0b00 	mov.w	fp, #0
 8007c8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c92:	f104 021a 	add.w	r2, r4, #26
 8007c96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c98:	9306      	str	r3, [sp, #24]
 8007c9a:	eba3 0309 	sub.w	r3, r3, r9
 8007c9e:	455b      	cmp	r3, fp
 8007ca0:	dc31      	bgt.n	8007d06 <_printf_float+0x36e>
 8007ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ca4:	459a      	cmp	sl, r3
 8007ca6:	dc3a      	bgt.n	8007d1e <_printf_float+0x386>
 8007ca8:	6823      	ldr	r3, [r4, #0]
 8007caa:	07da      	lsls	r2, r3, #31
 8007cac:	d437      	bmi.n	8007d1e <_printf_float+0x386>
 8007cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb0:	ebaa 0903 	sub.w	r9, sl, r3
 8007cb4:	9b06      	ldr	r3, [sp, #24]
 8007cb6:	ebaa 0303 	sub.w	r3, sl, r3
 8007cba:	4599      	cmp	r9, r3
 8007cbc:	bfa8      	it	ge
 8007cbe:	4699      	movge	r9, r3
 8007cc0:	f1b9 0f00 	cmp.w	r9, #0
 8007cc4:	dc33      	bgt.n	8007d2e <_printf_float+0x396>
 8007cc6:	f04f 0800 	mov.w	r8, #0
 8007cca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cce:	f104 0b1a 	add.w	fp, r4, #26
 8007cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd4:	ebaa 0303 	sub.w	r3, sl, r3
 8007cd8:	eba3 0309 	sub.w	r3, r3, r9
 8007cdc:	4543      	cmp	r3, r8
 8007cde:	f77f af79 	ble.w	8007bd4 <_printf_float+0x23c>
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	465a      	mov	r2, fp
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	47b8      	blx	r7
 8007cec:	3001      	adds	r0, #1
 8007cee:	f43f aeae 	beq.w	8007a4e <_printf_float+0xb6>
 8007cf2:	f108 0801 	add.w	r8, r8, #1
 8007cf6:	e7ec      	b.n	8007cd2 <_printf_float+0x33a>
 8007cf8:	4642      	mov	r2, r8
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	4628      	mov	r0, r5
 8007cfe:	47b8      	blx	r7
 8007d00:	3001      	adds	r0, #1
 8007d02:	d1c2      	bne.n	8007c8a <_printf_float+0x2f2>
 8007d04:	e6a3      	b.n	8007a4e <_printf_float+0xb6>
 8007d06:	2301      	movs	r3, #1
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4628      	mov	r0, r5
 8007d0c:	9206      	str	r2, [sp, #24]
 8007d0e:	47b8      	blx	r7
 8007d10:	3001      	adds	r0, #1
 8007d12:	f43f ae9c 	beq.w	8007a4e <_printf_float+0xb6>
 8007d16:	9a06      	ldr	r2, [sp, #24]
 8007d18:	f10b 0b01 	add.w	fp, fp, #1
 8007d1c:	e7bb      	b.n	8007c96 <_printf_float+0x2fe>
 8007d1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d22:	4631      	mov	r1, r6
 8007d24:	4628      	mov	r0, r5
 8007d26:	47b8      	blx	r7
 8007d28:	3001      	adds	r0, #1
 8007d2a:	d1c0      	bne.n	8007cae <_printf_float+0x316>
 8007d2c:	e68f      	b.n	8007a4e <_printf_float+0xb6>
 8007d2e:	9a06      	ldr	r2, [sp, #24]
 8007d30:	464b      	mov	r3, r9
 8007d32:	4442      	add	r2, r8
 8007d34:	4631      	mov	r1, r6
 8007d36:	4628      	mov	r0, r5
 8007d38:	47b8      	blx	r7
 8007d3a:	3001      	adds	r0, #1
 8007d3c:	d1c3      	bne.n	8007cc6 <_printf_float+0x32e>
 8007d3e:	e686      	b.n	8007a4e <_printf_float+0xb6>
 8007d40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d44:	f1ba 0f01 	cmp.w	sl, #1
 8007d48:	dc01      	bgt.n	8007d4e <_printf_float+0x3b6>
 8007d4a:	07db      	lsls	r3, r3, #31
 8007d4c:	d536      	bpl.n	8007dbc <_printf_float+0x424>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	4642      	mov	r2, r8
 8007d52:	4631      	mov	r1, r6
 8007d54:	4628      	mov	r0, r5
 8007d56:	47b8      	blx	r7
 8007d58:	3001      	adds	r0, #1
 8007d5a:	f43f ae78 	beq.w	8007a4e <_printf_float+0xb6>
 8007d5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d62:	4631      	mov	r1, r6
 8007d64:	4628      	mov	r0, r5
 8007d66:	47b8      	blx	r7
 8007d68:	3001      	adds	r0, #1
 8007d6a:	f43f ae70 	beq.w	8007a4e <_printf_float+0xb6>
 8007d6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007d72:	2200      	movs	r2, #0
 8007d74:	2300      	movs	r3, #0
 8007d76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d7a:	f7f8 fea5 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d7e:	b9c0      	cbnz	r0, 8007db2 <_printf_float+0x41a>
 8007d80:	4653      	mov	r3, sl
 8007d82:	f108 0201 	add.w	r2, r8, #1
 8007d86:	4631      	mov	r1, r6
 8007d88:	4628      	mov	r0, r5
 8007d8a:	47b8      	blx	r7
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d10c      	bne.n	8007daa <_printf_float+0x412>
 8007d90:	e65d      	b.n	8007a4e <_printf_float+0xb6>
 8007d92:	2301      	movs	r3, #1
 8007d94:	465a      	mov	r2, fp
 8007d96:	4631      	mov	r1, r6
 8007d98:	4628      	mov	r0, r5
 8007d9a:	47b8      	blx	r7
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	f43f ae56 	beq.w	8007a4e <_printf_float+0xb6>
 8007da2:	f108 0801 	add.w	r8, r8, #1
 8007da6:	45d0      	cmp	r8, sl
 8007da8:	dbf3      	blt.n	8007d92 <_printf_float+0x3fa>
 8007daa:	464b      	mov	r3, r9
 8007dac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007db0:	e6df      	b.n	8007b72 <_printf_float+0x1da>
 8007db2:	f04f 0800 	mov.w	r8, #0
 8007db6:	f104 0b1a 	add.w	fp, r4, #26
 8007dba:	e7f4      	b.n	8007da6 <_printf_float+0x40e>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	4642      	mov	r2, r8
 8007dc0:	e7e1      	b.n	8007d86 <_printf_float+0x3ee>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	464a      	mov	r2, r9
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b8      	blx	r7
 8007dcc:	3001      	adds	r0, #1
 8007dce:	f43f ae3e 	beq.w	8007a4e <_printf_float+0xb6>
 8007dd2:	f108 0801 	add.w	r8, r8, #1
 8007dd6:	68e3      	ldr	r3, [r4, #12]
 8007dd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dda:	1a5b      	subs	r3, r3, r1
 8007ddc:	4543      	cmp	r3, r8
 8007dde:	dcf0      	bgt.n	8007dc2 <_printf_float+0x42a>
 8007de0:	e6fc      	b.n	8007bdc <_printf_float+0x244>
 8007de2:	f04f 0800 	mov.w	r8, #0
 8007de6:	f104 0919 	add.w	r9, r4, #25
 8007dea:	e7f4      	b.n	8007dd6 <_printf_float+0x43e>

08007dec <_printf_common>:
 8007dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007df0:	4616      	mov	r6, r2
 8007df2:	4698      	mov	r8, r3
 8007df4:	688a      	ldr	r2, [r1, #8]
 8007df6:	690b      	ldr	r3, [r1, #16]
 8007df8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	bfb8      	it	lt
 8007e00:	4613      	movlt	r3, r2
 8007e02:	6033      	str	r3, [r6, #0]
 8007e04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007e08:	4607      	mov	r7, r0
 8007e0a:	460c      	mov	r4, r1
 8007e0c:	b10a      	cbz	r2, 8007e12 <_printf_common+0x26>
 8007e0e:	3301      	adds	r3, #1
 8007e10:	6033      	str	r3, [r6, #0]
 8007e12:	6823      	ldr	r3, [r4, #0]
 8007e14:	0699      	lsls	r1, r3, #26
 8007e16:	bf42      	ittt	mi
 8007e18:	6833      	ldrmi	r3, [r6, #0]
 8007e1a:	3302      	addmi	r3, #2
 8007e1c:	6033      	strmi	r3, [r6, #0]
 8007e1e:	6825      	ldr	r5, [r4, #0]
 8007e20:	f015 0506 	ands.w	r5, r5, #6
 8007e24:	d106      	bne.n	8007e34 <_printf_common+0x48>
 8007e26:	f104 0a19 	add.w	sl, r4, #25
 8007e2a:	68e3      	ldr	r3, [r4, #12]
 8007e2c:	6832      	ldr	r2, [r6, #0]
 8007e2e:	1a9b      	subs	r3, r3, r2
 8007e30:	42ab      	cmp	r3, r5
 8007e32:	dc26      	bgt.n	8007e82 <_printf_common+0x96>
 8007e34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e38:	6822      	ldr	r2, [r4, #0]
 8007e3a:	3b00      	subs	r3, #0
 8007e3c:	bf18      	it	ne
 8007e3e:	2301      	movne	r3, #1
 8007e40:	0692      	lsls	r2, r2, #26
 8007e42:	d42b      	bmi.n	8007e9c <_printf_common+0xb0>
 8007e44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4638      	mov	r0, r7
 8007e4c:	47c8      	blx	r9
 8007e4e:	3001      	adds	r0, #1
 8007e50:	d01e      	beq.n	8007e90 <_printf_common+0xa4>
 8007e52:	6823      	ldr	r3, [r4, #0]
 8007e54:	6922      	ldr	r2, [r4, #16]
 8007e56:	f003 0306 	and.w	r3, r3, #6
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	bf02      	ittt	eq
 8007e5e:	68e5      	ldreq	r5, [r4, #12]
 8007e60:	6833      	ldreq	r3, [r6, #0]
 8007e62:	1aed      	subeq	r5, r5, r3
 8007e64:	68a3      	ldr	r3, [r4, #8]
 8007e66:	bf0c      	ite	eq
 8007e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e6c:	2500      	movne	r5, #0
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	bfc4      	itt	gt
 8007e72:	1a9b      	subgt	r3, r3, r2
 8007e74:	18ed      	addgt	r5, r5, r3
 8007e76:	2600      	movs	r6, #0
 8007e78:	341a      	adds	r4, #26
 8007e7a:	42b5      	cmp	r5, r6
 8007e7c:	d11a      	bne.n	8007eb4 <_printf_common+0xc8>
 8007e7e:	2000      	movs	r0, #0
 8007e80:	e008      	b.n	8007e94 <_printf_common+0xa8>
 8007e82:	2301      	movs	r3, #1
 8007e84:	4652      	mov	r2, sl
 8007e86:	4641      	mov	r1, r8
 8007e88:	4638      	mov	r0, r7
 8007e8a:	47c8      	blx	r9
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d103      	bne.n	8007e98 <_printf_common+0xac>
 8007e90:	f04f 30ff 	mov.w	r0, #4294967295
 8007e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e98:	3501      	adds	r5, #1
 8007e9a:	e7c6      	b.n	8007e2a <_printf_common+0x3e>
 8007e9c:	18e1      	adds	r1, r4, r3
 8007e9e:	1c5a      	adds	r2, r3, #1
 8007ea0:	2030      	movs	r0, #48	@ 0x30
 8007ea2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ea6:	4422      	add	r2, r4
 8007ea8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007eac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007eb0:	3302      	adds	r3, #2
 8007eb2:	e7c7      	b.n	8007e44 <_printf_common+0x58>
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	4622      	mov	r2, r4
 8007eb8:	4641      	mov	r1, r8
 8007eba:	4638      	mov	r0, r7
 8007ebc:	47c8      	blx	r9
 8007ebe:	3001      	adds	r0, #1
 8007ec0:	d0e6      	beq.n	8007e90 <_printf_common+0xa4>
 8007ec2:	3601      	adds	r6, #1
 8007ec4:	e7d9      	b.n	8007e7a <_printf_common+0x8e>
	...

08007ec8 <_printf_i>:
 8007ec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ecc:	7e0f      	ldrb	r7, [r1, #24]
 8007ece:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ed0:	2f78      	cmp	r7, #120	@ 0x78
 8007ed2:	4691      	mov	r9, r2
 8007ed4:	4680      	mov	r8, r0
 8007ed6:	460c      	mov	r4, r1
 8007ed8:	469a      	mov	sl, r3
 8007eda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ede:	d807      	bhi.n	8007ef0 <_printf_i+0x28>
 8007ee0:	2f62      	cmp	r7, #98	@ 0x62
 8007ee2:	d80a      	bhi.n	8007efa <_printf_i+0x32>
 8007ee4:	2f00      	cmp	r7, #0
 8007ee6:	f000 80d2 	beq.w	800808e <_printf_i+0x1c6>
 8007eea:	2f58      	cmp	r7, #88	@ 0x58
 8007eec:	f000 80b9 	beq.w	8008062 <_printf_i+0x19a>
 8007ef0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ef4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ef8:	e03a      	b.n	8007f70 <_printf_i+0xa8>
 8007efa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007efe:	2b15      	cmp	r3, #21
 8007f00:	d8f6      	bhi.n	8007ef0 <_printf_i+0x28>
 8007f02:	a101      	add	r1, pc, #4	@ (adr r1, 8007f08 <_printf_i+0x40>)
 8007f04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007f08:	08007f61 	.word	0x08007f61
 8007f0c:	08007f75 	.word	0x08007f75
 8007f10:	08007ef1 	.word	0x08007ef1
 8007f14:	08007ef1 	.word	0x08007ef1
 8007f18:	08007ef1 	.word	0x08007ef1
 8007f1c:	08007ef1 	.word	0x08007ef1
 8007f20:	08007f75 	.word	0x08007f75
 8007f24:	08007ef1 	.word	0x08007ef1
 8007f28:	08007ef1 	.word	0x08007ef1
 8007f2c:	08007ef1 	.word	0x08007ef1
 8007f30:	08007ef1 	.word	0x08007ef1
 8007f34:	08008075 	.word	0x08008075
 8007f38:	08007f9f 	.word	0x08007f9f
 8007f3c:	0800802f 	.word	0x0800802f
 8007f40:	08007ef1 	.word	0x08007ef1
 8007f44:	08007ef1 	.word	0x08007ef1
 8007f48:	08008097 	.word	0x08008097
 8007f4c:	08007ef1 	.word	0x08007ef1
 8007f50:	08007f9f 	.word	0x08007f9f
 8007f54:	08007ef1 	.word	0x08007ef1
 8007f58:	08007ef1 	.word	0x08007ef1
 8007f5c:	08008037 	.word	0x08008037
 8007f60:	6833      	ldr	r3, [r6, #0]
 8007f62:	1d1a      	adds	r2, r3, #4
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6032      	str	r2, [r6, #0]
 8007f68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f70:	2301      	movs	r3, #1
 8007f72:	e09d      	b.n	80080b0 <_printf_i+0x1e8>
 8007f74:	6833      	ldr	r3, [r6, #0]
 8007f76:	6820      	ldr	r0, [r4, #0]
 8007f78:	1d19      	adds	r1, r3, #4
 8007f7a:	6031      	str	r1, [r6, #0]
 8007f7c:	0606      	lsls	r6, r0, #24
 8007f7e:	d501      	bpl.n	8007f84 <_printf_i+0xbc>
 8007f80:	681d      	ldr	r5, [r3, #0]
 8007f82:	e003      	b.n	8007f8c <_printf_i+0xc4>
 8007f84:	0645      	lsls	r5, r0, #25
 8007f86:	d5fb      	bpl.n	8007f80 <_printf_i+0xb8>
 8007f88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f8c:	2d00      	cmp	r5, #0
 8007f8e:	da03      	bge.n	8007f98 <_printf_i+0xd0>
 8007f90:	232d      	movs	r3, #45	@ 0x2d
 8007f92:	426d      	negs	r5, r5
 8007f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f98:	4859      	ldr	r0, [pc, #356]	@ (8008100 <_printf_i+0x238>)
 8007f9a:	230a      	movs	r3, #10
 8007f9c:	e011      	b.n	8007fc2 <_printf_i+0xfa>
 8007f9e:	6821      	ldr	r1, [r4, #0]
 8007fa0:	6833      	ldr	r3, [r6, #0]
 8007fa2:	0608      	lsls	r0, r1, #24
 8007fa4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007fa8:	d402      	bmi.n	8007fb0 <_printf_i+0xe8>
 8007faa:	0649      	lsls	r1, r1, #25
 8007fac:	bf48      	it	mi
 8007fae:	b2ad      	uxthmi	r5, r5
 8007fb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007fb2:	4853      	ldr	r0, [pc, #332]	@ (8008100 <_printf_i+0x238>)
 8007fb4:	6033      	str	r3, [r6, #0]
 8007fb6:	bf14      	ite	ne
 8007fb8:	230a      	movne	r3, #10
 8007fba:	2308      	moveq	r3, #8
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fc2:	6866      	ldr	r6, [r4, #4]
 8007fc4:	60a6      	str	r6, [r4, #8]
 8007fc6:	2e00      	cmp	r6, #0
 8007fc8:	bfa2      	ittt	ge
 8007fca:	6821      	ldrge	r1, [r4, #0]
 8007fcc:	f021 0104 	bicge.w	r1, r1, #4
 8007fd0:	6021      	strge	r1, [r4, #0]
 8007fd2:	b90d      	cbnz	r5, 8007fd8 <_printf_i+0x110>
 8007fd4:	2e00      	cmp	r6, #0
 8007fd6:	d04b      	beq.n	8008070 <_printf_i+0x1a8>
 8007fd8:	4616      	mov	r6, r2
 8007fda:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fde:	fb03 5711 	mls	r7, r3, r1, r5
 8007fe2:	5dc7      	ldrb	r7, [r0, r7]
 8007fe4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fe8:	462f      	mov	r7, r5
 8007fea:	42bb      	cmp	r3, r7
 8007fec:	460d      	mov	r5, r1
 8007fee:	d9f4      	bls.n	8007fda <_printf_i+0x112>
 8007ff0:	2b08      	cmp	r3, #8
 8007ff2:	d10b      	bne.n	800800c <_printf_i+0x144>
 8007ff4:	6823      	ldr	r3, [r4, #0]
 8007ff6:	07df      	lsls	r7, r3, #31
 8007ff8:	d508      	bpl.n	800800c <_printf_i+0x144>
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	6861      	ldr	r1, [r4, #4]
 8007ffe:	4299      	cmp	r1, r3
 8008000:	bfde      	ittt	le
 8008002:	2330      	movle	r3, #48	@ 0x30
 8008004:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008008:	f106 36ff 	addle.w	r6, r6, #4294967295
 800800c:	1b92      	subs	r2, r2, r6
 800800e:	6122      	str	r2, [r4, #16]
 8008010:	f8cd a000 	str.w	sl, [sp]
 8008014:	464b      	mov	r3, r9
 8008016:	aa03      	add	r2, sp, #12
 8008018:	4621      	mov	r1, r4
 800801a:	4640      	mov	r0, r8
 800801c:	f7ff fee6 	bl	8007dec <_printf_common>
 8008020:	3001      	adds	r0, #1
 8008022:	d14a      	bne.n	80080ba <_printf_i+0x1f2>
 8008024:	f04f 30ff 	mov.w	r0, #4294967295
 8008028:	b004      	add	sp, #16
 800802a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800802e:	6823      	ldr	r3, [r4, #0]
 8008030:	f043 0320 	orr.w	r3, r3, #32
 8008034:	6023      	str	r3, [r4, #0]
 8008036:	4833      	ldr	r0, [pc, #204]	@ (8008104 <_printf_i+0x23c>)
 8008038:	2778      	movs	r7, #120	@ 0x78
 800803a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800803e:	6823      	ldr	r3, [r4, #0]
 8008040:	6831      	ldr	r1, [r6, #0]
 8008042:	061f      	lsls	r7, r3, #24
 8008044:	f851 5b04 	ldr.w	r5, [r1], #4
 8008048:	d402      	bmi.n	8008050 <_printf_i+0x188>
 800804a:	065f      	lsls	r7, r3, #25
 800804c:	bf48      	it	mi
 800804e:	b2ad      	uxthmi	r5, r5
 8008050:	6031      	str	r1, [r6, #0]
 8008052:	07d9      	lsls	r1, r3, #31
 8008054:	bf44      	itt	mi
 8008056:	f043 0320 	orrmi.w	r3, r3, #32
 800805a:	6023      	strmi	r3, [r4, #0]
 800805c:	b11d      	cbz	r5, 8008066 <_printf_i+0x19e>
 800805e:	2310      	movs	r3, #16
 8008060:	e7ac      	b.n	8007fbc <_printf_i+0xf4>
 8008062:	4827      	ldr	r0, [pc, #156]	@ (8008100 <_printf_i+0x238>)
 8008064:	e7e9      	b.n	800803a <_printf_i+0x172>
 8008066:	6823      	ldr	r3, [r4, #0]
 8008068:	f023 0320 	bic.w	r3, r3, #32
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	e7f6      	b.n	800805e <_printf_i+0x196>
 8008070:	4616      	mov	r6, r2
 8008072:	e7bd      	b.n	8007ff0 <_printf_i+0x128>
 8008074:	6833      	ldr	r3, [r6, #0]
 8008076:	6825      	ldr	r5, [r4, #0]
 8008078:	6961      	ldr	r1, [r4, #20]
 800807a:	1d18      	adds	r0, r3, #4
 800807c:	6030      	str	r0, [r6, #0]
 800807e:	062e      	lsls	r6, r5, #24
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	d501      	bpl.n	8008088 <_printf_i+0x1c0>
 8008084:	6019      	str	r1, [r3, #0]
 8008086:	e002      	b.n	800808e <_printf_i+0x1c6>
 8008088:	0668      	lsls	r0, r5, #25
 800808a:	d5fb      	bpl.n	8008084 <_printf_i+0x1bc>
 800808c:	8019      	strh	r1, [r3, #0]
 800808e:	2300      	movs	r3, #0
 8008090:	6123      	str	r3, [r4, #16]
 8008092:	4616      	mov	r6, r2
 8008094:	e7bc      	b.n	8008010 <_printf_i+0x148>
 8008096:	6833      	ldr	r3, [r6, #0]
 8008098:	1d1a      	adds	r2, r3, #4
 800809a:	6032      	str	r2, [r6, #0]
 800809c:	681e      	ldr	r6, [r3, #0]
 800809e:	6862      	ldr	r2, [r4, #4]
 80080a0:	2100      	movs	r1, #0
 80080a2:	4630      	mov	r0, r6
 80080a4:	f7f8 f894 	bl	80001d0 <memchr>
 80080a8:	b108      	cbz	r0, 80080ae <_printf_i+0x1e6>
 80080aa:	1b80      	subs	r0, r0, r6
 80080ac:	6060      	str	r0, [r4, #4]
 80080ae:	6863      	ldr	r3, [r4, #4]
 80080b0:	6123      	str	r3, [r4, #16]
 80080b2:	2300      	movs	r3, #0
 80080b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080b8:	e7aa      	b.n	8008010 <_printf_i+0x148>
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	4632      	mov	r2, r6
 80080be:	4649      	mov	r1, r9
 80080c0:	4640      	mov	r0, r8
 80080c2:	47d0      	blx	sl
 80080c4:	3001      	adds	r0, #1
 80080c6:	d0ad      	beq.n	8008024 <_printf_i+0x15c>
 80080c8:	6823      	ldr	r3, [r4, #0]
 80080ca:	079b      	lsls	r3, r3, #30
 80080cc:	d413      	bmi.n	80080f6 <_printf_i+0x22e>
 80080ce:	68e0      	ldr	r0, [r4, #12]
 80080d0:	9b03      	ldr	r3, [sp, #12]
 80080d2:	4298      	cmp	r0, r3
 80080d4:	bfb8      	it	lt
 80080d6:	4618      	movlt	r0, r3
 80080d8:	e7a6      	b.n	8008028 <_printf_i+0x160>
 80080da:	2301      	movs	r3, #1
 80080dc:	4632      	mov	r2, r6
 80080de:	4649      	mov	r1, r9
 80080e0:	4640      	mov	r0, r8
 80080e2:	47d0      	blx	sl
 80080e4:	3001      	adds	r0, #1
 80080e6:	d09d      	beq.n	8008024 <_printf_i+0x15c>
 80080e8:	3501      	adds	r5, #1
 80080ea:	68e3      	ldr	r3, [r4, #12]
 80080ec:	9903      	ldr	r1, [sp, #12]
 80080ee:	1a5b      	subs	r3, r3, r1
 80080f0:	42ab      	cmp	r3, r5
 80080f2:	dcf2      	bgt.n	80080da <_printf_i+0x212>
 80080f4:	e7eb      	b.n	80080ce <_printf_i+0x206>
 80080f6:	2500      	movs	r5, #0
 80080f8:	f104 0619 	add.w	r6, r4, #25
 80080fc:	e7f5      	b.n	80080ea <_printf_i+0x222>
 80080fe:	bf00      	nop
 8008100:	0800a295 	.word	0x0800a295
 8008104:	0800a2a6 	.word	0x0800a2a6

08008108 <std>:
 8008108:	2300      	movs	r3, #0
 800810a:	b510      	push	{r4, lr}
 800810c:	4604      	mov	r4, r0
 800810e:	e9c0 3300 	strd	r3, r3, [r0]
 8008112:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008116:	6083      	str	r3, [r0, #8]
 8008118:	8181      	strh	r1, [r0, #12]
 800811a:	6643      	str	r3, [r0, #100]	@ 0x64
 800811c:	81c2      	strh	r2, [r0, #14]
 800811e:	6183      	str	r3, [r0, #24]
 8008120:	4619      	mov	r1, r3
 8008122:	2208      	movs	r2, #8
 8008124:	305c      	adds	r0, #92	@ 0x5c
 8008126:	f000 f906 	bl	8008336 <memset>
 800812a:	4b0d      	ldr	r3, [pc, #52]	@ (8008160 <std+0x58>)
 800812c:	6263      	str	r3, [r4, #36]	@ 0x24
 800812e:	4b0d      	ldr	r3, [pc, #52]	@ (8008164 <std+0x5c>)
 8008130:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008132:	4b0d      	ldr	r3, [pc, #52]	@ (8008168 <std+0x60>)
 8008134:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008136:	4b0d      	ldr	r3, [pc, #52]	@ (800816c <std+0x64>)
 8008138:	6323      	str	r3, [r4, #48]	@ 0x30
 800813a:	4b0d      	ldr	r3, [pc, #52]	@ (8008170 <std+0x68>)
 800813c:	6224      	str	r4, [r4, #32]
 800813e:	429c      	cmp	r4, r3
 8008140:	d006      	beq.n	8008150 <std+0x48>
 8008142:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008146:	4294      	cmp	r4, r2
 8008148:	d002      	beq.n	8008150 <std+0x48>
 800814a:	33d0      	adds	r3, #208	@ 0xd0
 800814c:	429c      	cmp	r4, r3
 800814e:	d105      	bne.n	800815c <std+0x54>
 8008150:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008158:	f000 b96a 	b.w	8008430 <__retarget_lock_init_recursive>
 800815c:	bd10      	pop	{r4, pc}
 800815e:	bf00      	nop
 8008160:	080082b1 	.word	0x080082b1
 8008164:	080082d3 	.word	0x080082d3
 8008168:	0800830b 	.word	0x0800830b
 800816c:	0800832f 	.word	0x0800832f
 8008170:	200005a4 	.word	0x200005a4

08008174 <stdio_exit_handler>:
 8008174:	4a02      	ldr	r2, [pc, #8]	@ (8008180 <stdio_exit_handler+0xc>)
 8008176:	4903      	ldr	r1, [pc, #12]	@ (8008184 <stdio_exit_handler+0x10>)
 8008178:	4803      	ldr	r0, [pc, #12]	@ (8008188 <stdio_exit_handler+0x14>)
 800817a:	f000 b869 	b.w	8008250 <_fwalk_sglue>
 800817e:	bf00      	nop
 8008180:	2000000c 	.word	0x2000000c
 8008184:	08009da1 	.word	0x08009da1
 8008188:	2000001c 	.word	0x2000001c

0800818c <cleanup_stdio>:
 800818c:	6841      	ldr	r1, [r0, #4]
 800818e:	4b0c      	ldr	r3, [pc, #48]	@ (80081c0 <cleanup_stdio+0x34>)
 8008190:	4299      	cmp	r1, r3
 8008192:	b510      	push	{r4, lr}
 8008194:	4604      	mov	r4, r0
 8008196:	d001      	beq.n	800819c <cleanup_stdio+0x10>
 8008198:	f001 fe02 	bl	8009da0 <_fflush_r>
 800819c:	68a1      	ldr	r1, [r4, #8]
 800819e:	4b09      	ldr	r3, [pc, #36]	@ (80081c4 <cleanup_stdio+0x38>)
 80081a0:	4299      	cmp	r1, r3
 80081a2:	d002      	beq.n	80081aa <cleanup_stdio+0x1e>
 80081a4:	4620      	mov	r0, r4
 80081a6:	f001 fdfb 	bl	8009da0 <_fflush_r>
 80081aa:	68e1      	ldr	r1, [r4, #12]
 80081ac:	4b06      	ldr	r3, [pc, #24]	@ (80081c8 <cleanup_stdio+0x3c>)
 80081ae:	4299      	cmp	r1, r3
 80081b0:	d004      	beq.n	80081bc <cleanup_stdio+0x30>
 80081b2:	4620      	mov	r0, r4
 80081b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081b8:	f001 bdf2 	b.w	8009da0 <_fflush_r>
 80081bc:	bd10      	pop	{r4, pc}
 80081be:	bf00      	nop
 80081c0:	200005a4 	.word	0x200005a4
 80081c4:	2000060c 	.word	0x2000060c
 80081c8:	20000674 	.word	0x20000674

080081cc <global_stdio_init.part.0>:
 80081cc:	b510      	push	{r4, lr}
 80081ce:	4b0b      	ldr	r3, [pc, #44]	@ (80081fc <global_stdio_init.part.0+0x30>)
 80081d0:	4c0b      	ldr	r4, [pc, #44]	@ (8008200 <global_stdio_init.part.0+0x34>)
 80081d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008204 <global_stdio_init.part.0+0x38>)
 80081d4:	601a      	str	r2, [r3, #0]
 80081d6:	4620      	mov	r0, r4
 80081d8:	2200      	movs	r2, #0
 80081da:	2104      	movs	r1, #4
 80081dc:	f7ff ff94 	bl	8008108 <std>
 80081e0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80081e4:	2201      	movs	r2, #1
 80081e6:	2109      	movs	r1, #9
 80081e8:	f7ff ff8e 	bl	8008108 <std>
 80081ec:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80081f0:	2202      	movs	r2, #2
 80081f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081f6:	2112      	movs	r1, #18
 80081f8:	f7ff bf86 	b.w	8008108 <std>
 80081fc:	200006dc 	.word	0x200006dc
 8008200:	200005a4 	.word	0x200005a4
 8008204:	08008175 	.word	0x08008175

08008208 <__sfp_lock_acquire>:
 8008208:	4801      	ldr	r0, [pc, #4]	@ (8008210 <__sfp_lock_acquire+0x8>)
 800820a:	f000 b912 	b.w	8008432 <__retarget_lock_acquire_recursive>
 800820e:	bf00      	nop
 8008210:	200006e5 	.word	0x200006e5

08008214 <__sfp_lock_release>:
 8008214:	4801      	ldr	r0, [pc, #4]	@ (800821c <__sfp_lock_release+0x8>)
 8008216:	f000 b90d 	b.w	8008434 <__retarget_lock_release_recursive>
 800821a:	bf00      	nop
 800821c:	200006e5 	.word	0x200006e5

08008220 <__sinit>:
 8008220:	b510      	push	{r4, lr}
 8008222:	4604      	mov	r4, r0
 8008224:	f7ff fff0 	bl	8008208 <__sfp_lock_acquire>
 8008228:	6a23      	ldr	r3, [r4, #32]
 800822a:	b11b      	cbz	r3, 8008234 <__sinit+0x14>
 800822c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008230:	f7ff bff0 	b.w	8008214 <__sfp_lock_release>
 8008234:	4b04      	ldr	r3, [pc, #16]	@ (8008248 <__sinit+0x28>)
 8008236:	6223      	str	r3, [r4, #32]
 8008238:	4b04      	ldr	r3, [pc, #16]	@ (800824c <__sinit+0x2c>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d1f5      	bne.n	800822c <__sinit+0xc>
 8008240:	f7ff ffc4 	bl	80081cc <global_stdio_init.part.0>
 8008244:	e7f2      	b.n	800822c <__sinit+0xc>
 8008246:	bf00      	nop
 8008248:	0800818d 	.word	0x0800818d
 800824c:	200006dc 	.word	0x200006dc

08008250 <_fwalk_sglue>:
 8008250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008254:	4607      	mov	r7, r0
 8008256:	4688      	mov	r8, r1
 8008258:	4614      	mov	r4, r2
 800825a:	2600      	movs	r6, #0
 800825c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008260:	f1b9 0901 	subs.w	r9, r9, #1
 8008264:	d505      	bpl.n	8008272 <_fwalk_sglue+0x22>
 8008266:	6824      	ldr	r4, [r4, #0]
 8008268:	2c00      	cmp	r4, #0
 800826a:	d1f7      	bne.n	800825c <_fwalk_sglue+0xc>
 800826c:	4630      	mov	r0, r6
 800826e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008272:	89ab      	ldrh	r3, [r5, #12]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d907      	bls.n	8008288 <_fwalk_sglue+0x38>
 8008278:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800827c:	3301      	adds	r3, #1
 800827e:	d003      	beq.n	8008288 <_fwalk_sglue+0x38>
 8008280:	4629      	mov	r1, r5
 8008282:	4638      	mov	r0, r7
 8008284:	47c0      	blx	r8
 8008286:	4306      	orrs	r6, r0
 8008288:	3568      	adds	r5, #104	@ 0x68
 800828a:	e7e9      	b.n	8008260 <_fwalk_sglue+0x10>

0800828c <iprintf>:
 800828c:	b40f      	push	{r0, r1, r2, r3}
 800828e:	b507      	push	{r0, r1, r2, lr}
 8008290:	4906      	ldr	r1, [pc, #24]	@ (80082ac <iprintf+0x20>)
 8008292:	ab04      	add	r3, sp, #16
 8008294:	6808      	ldr	r0, [r1, #0]
 8008296:	f853 2b04 	ldr.w	r2, [r3], #4
 800829a:	6881      	ldr	r1, [r0, #8]
 800829c:	9301      	str	r3, [sp, #4]
 800829e:	f001 fbe3 	bl	8009a68 <_vfiprintf_r>
 80082a2:	b003      	add	sp, #12
 80082a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80082a8:	b004      	add	sp, #16
 80082aa:	4770      	bx	lr
 80082ac:	20000018 	.word	0x20000018

080082b0 <__sread>:
 80082b0:	b510      	push	{r4, lr}
 80082b2:	460c      	mov	r4, r1
 80082b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082b8:	f000 f86c 	bl	8008394 <_read_r>
 80082bc:	2800      	cmp	r0, #0
 80082be:	bfab      	itete	ge
 80082c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80082c2:	89a3      	ldrhlt	r3, [r4, #12]
 80082c4:	181b      	addge	r3, r3, r0
 80082c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80082ca:	bfac      	ite	ge
 80082cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80082ce:	81a3      	strhlt	r3, [r4, #12]
 80082d0:	bd10      	pop	{r4, pc}

080082d2 <__swrite>:
 80082d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082d6:	461f      	mov	r7, r3
 80082d8:	898b      	ldrh	r3, [r1, #12]
 80082da:	05db      	lsls	r3, r3, #23
 80082dc:	4605      	mov	r5, r0
 80082de:	460c      	mov	r4, r1
 80082e0:	4616      	mov	r6, r2
 80082e2:	d505      	bpl.n	80082f0 <__swrite+0x1e>
 80082e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e8:	2302      	movs	r3, #2
 80082ea:	2200      	movs	r2, #0
 80082ec:	f000 f840 	bl	8008370 <_lseek_r>
 80082f0:	89a3      	ldrh	r3, [r4, #12]
 80082f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082fa:	81a3      	strh	r3, [r4, #12]
 80082fc:	4632      	mov	r2, r6
 80082fe:	463b      	mov	r3, r7
 8008300:	4628      	mov	r0, r5
 8008302:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008306:	f000 b857 	b.w	80083b8 <_write_r>

0800830a <__sseek>:
 800830a:	b510      	push	{r4, lr}
 800830c:	460c      	mov	r4, r1
 800830e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008312:	f000 f82d 	bl	8008370 <_lseek_r>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	bf15      	itete	ne
 800831c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800831e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008322:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008326:	81a3      	strheq	r3, [r4, #12]
 8008328:	bf18      	it	ne
 800832a:	81a3      	strhne	r3, [r4, #12]
 800832c:	bd10      	pop	{r4, pc}

0800832e <__sclose>:
 800832e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008332:	f000 b80d 	b.w	8008350 <_close_r>

08008336 <memset>:
 8008336:	4402      	add	r2, r0
 8008338:	4603      	mov	r3, r0
 800833a:	4293      	cmp	r3, r2
 800833c:	d100      	bne.n	8008340 <memset+0xa>
 800833e:	4770      	bx	lr
 8008340:	f803 1b01 	strb.w	r1, [r3], #1
 8008344:	e7f9      	b.n	800833a <memset+0x4>
	...

08008348 <_localeconv_r>:
 8008348:	4800      	ldr	r0, [pc, #0]	@ (800834c <_localeconv_r+0x4>)
 800834a:	4770      	bx	lr
 800834c:	20000158 	.word	0x20000158

08008350 <_close_r>:
 8008350:	b538      	push	{r3, r4, r5, lr}
 8008352:	4d06      	ldr	r5, [pc, #24]	@ (800836c <_close_r+0x1c>)
 8008354:	2300      	movs	r3, #0
 8008356:	4604      	mov	r4, r0
 8008358:	4608      	mov	r0, r1
 800835a:	602b      	str	r3, [r5, #0]
 800835c:	f7f9 fc06 	bl	8001b6c <_close>
 8008360:	1c43      	adds	r3, r0, #1
 8008362:	d102      	bne.n	800836a <_close_r+0x1a>
 8008364:	682b      	ldr	r3, [r5, #0]
 8008366:	b103      	cbz	r3, 800836a <_close_r+0x1a>
 8008368:	6023      	str	r3, [r4, #0]
 800836a:	bd38      	pop	{r3, r4, r5, pc}
 800836c:	200006e0 	.word	0x200006e0

08008370 <_lseek_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4d07      	ldr	r5, [pc, #28]	@ (8008390 <_lseek_r+0x20>)
 8008374:	4604      	mov	r4, r0
 8008376:	4608      	mov	r0, r1
 8008378:	4611      	mov	r1, r2
 800837a:	2200      	movs	r2, #0
 800837c:	602a      	str	r2, [r5, #0]
 800837e:	461a      	mov	r2, r3
 8008380:	f7f9 fc1b 	bl	8001bba <_lseek>
 8008384:	1c43      	adds	r3, r0, #1
 8008386:	d102      	bne.n	800838e <_lseek_r+0x1e>
 8008388:	682b      	ldr	r3, [r5, #0]
 800838a:	b103      	cbz	r3, 800838e <_lseek_r+0x1e>
 800838c:	6023      	str	r3, [r4, #0]
 800838e:	bd38      	pop	{r3, r4, r5, pc}
 8008390:	200006e0 	.word	0x200006e0

08008394 <_read_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d07      	ldr	r5, [pc, #28]	@ (80083b4 <_read_r+0x20>)
 8008398:	4604      	mov	r4, r0
 800839a:	4608      	mov	r0, r1
 800839c:	4611      	mov	r1, r2
 800839e:	2200      	movs	r2, #0
 80083a0:	602a      	str	r2, [r5, #0]
 80083a2:	461a      	mov	r2, r3
 80083a4:	f7f9 fba9 	bl	8001afa <_read>
 80083a8:	1c43      	adds	r3, r0, #1
 80083aa:	d102      	bne.n	80083b2 <_read_r+0x1e>
 80083ac:	682b      	ldr	r3, [r5, #0]
 80083ae:	b103      	cbz	r3, 80083b2 <_read_r+0x1e>
 80083b0:	6023      	str	r3, [r4, #0]
 80083b2:	bd38      	pop	{r3, r4, r5, pc}
 80083b4:	200006e0 	.word	0x200006e0

080083b8 <_write_r>:
 80083b8:	b538      	push	{r3, r4, r5, lr}
 80083ba:	4d07      	ldr	r5, [pc, #28]	@ (80083d8 <_write_r+0x20>)
 80083bc:	4604      	mov	r4, r0
 80083be:	4608      	mov	r0, r1
 80083c0:	4611      	mov	r1, r2
 80083c2:	2200      	movs	r2, #0
 80083c4:	602a      	str	r2, [r5, #0]
 80083c6:	461a      	mov	r2, r3
 80083c8:	f7f9 fbb4 	bl	8001b34 <_write>
 80083cc:	1c43      	adds	r3, r0, #1
 80083ce:	d102      	bne.n	80083d6 <_write_r+0x1e>
 80083d0:	682b      	ldr	r3, [r5, #0]
 80083d2:	b103      	cbz	r3, 80083d6 <_write_r+0x1e>
 80083d4:	6023      	str	r3, [r4, #0]
 80083d6:	bd38      	pop	{r3, r4, r5, pc}
 80083d8:	200006e0 	.word	0x200006e0

080083dc <__errno>:
 80083dc:	4b01      	ldr	r3, [pc, #4]	@ (80083e4 <__errno+0x8>)
 80083de:	6818      	ldr	r0, [r3, #0]
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	20000018 	.word	0x20000018

080083e8 <__libc_init_array>:
 80083e8:	b570      	push	{r4, r5, r6, lr}
 80083ea:	4d0d      	ldr	r5, [pc, #52]	@ (8008420 <__libc_init_array+0x38>)
 80083ec:	4c0d      	ldr	r4, [pc, #52]	@ (8008424 <__libc_init_array+0x3c>)
 80083ee:	1b64      	subs	r4, r4, r5
 80083f0:	10a4      	asrs	r4, r4, #2
 80083f2:	2600      	movs	r6, #0
 80083f4:	42a6      	cmp	r6, r4
 80083f6:	d109      	bne.n	800840c <__libc_init_array+0x24>
 80083f8:	4d0b      	ldr	r5, [pc, #44]	@ (8008428 <__libc_init_array+0x40>)
 80083fa:	4c0c      	ldr	r4, [pc, #48]	@ (800842c <__libc_init_array+0x44>)
 80083fc:	f001 febe 	bl	800a17c <_init>
 8008400:	1b64      	subs	r4, r4, r5
 8008402:	10a4      	asrs	r4, r4, #2
 8008404:	2600      	movs	r6, #0
 8008406:	42a6      	cmp	r6, r4
 8008408:	d105      	bne.n	8008416 <__libc_init_array+0x2e>
 800840a:	bd70      	pop	{r4, r5, r6, pc}
 800840c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008410:	4798      	blx	r3
 8008412:	3601      	adds	r6, #1
 8008414:	e7ee      	b.n	80083f4 <__libc_init_array+0xc>
 8008416:	f855 3b04 	ldr.w	r3, [r5], #4
 800841a:	4798      	blx	r3
 800841c:	3601      	adds	r6, #1
 800841e:	e7f2      	b.n	8008406 <__libc_init_array+0x1e>
 8008420:	0800a5e4 	.word	0x0800a5e4
 8008424:	0800a5e4 	.word	0x0800a5e4
 8008428:	0800a5e4 	.word	0x0800a5e4
 800842c:	0800a5e8 	.word	0x0800a5e8

08008430 <__retarget_lock_init_recursive>:
 8008430:	4770      	bx	lr

08008432 <__retarget_lock_acquire_recursive>:
 8008432:	4770      	bx	lr

08008434 <__retarget_lock_release_recursive>:
 8008434:	4770      	bx	lr
	...

08008438 <__assert_func>:
 8008438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800843a:	4614      	mov	r4, r2
 800843c:	461a      	mov	r2, r3
 800843e:	4b09      	ldr	r3, [pc, #36]	@ (8008464 <__assert_func+0x2c>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4605      	mov	r5, r0
 8008444:	68d8      	ldr	r0, [r3, #12]
 8008446:	b954      	cbnz	r4, 800845e <__assert_func+0x26>
 8008448:	4b07      	ldr	r3, [pc, #28]	@ (8008468 <__assert_func+0x30>)
 800844a:	461c      	mov	r4, r3
 800844c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008450:	9100      	str	r1, [sp, #0]
 8008452:	462b      	mov	r3, r5
 8008454:	4905      	ldr	r1, [pc, #20]	@ (800846c <__assert_func+0x34>)
 8008456:	f001 fccb 	bl	8009df0 <fiprintf>
 800845a:	f001 fd8d 	bl	8009f78 <abort>
 800845e:	4b04      	ldr	r3, [pc, #16]	@ (8008470 <__assert_func+0x38>)
 8008460:	e7f4      	b.n	800844c <__assert_func+0x14>
 8008462:	bf00      	nop
 8008464:	20000018 	.word	0x20000018
 8008468:	0800a2f2 	.word	0x0800a2f2
 800846c:	0800a2c4 	.word	0x0800a2c4
 8008470:	0800a2b7 	.word	0x0800a2b7

08008474 <quorem>:
 8008474:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008478:	6903      	ldr	r3, [r0, #16]
 800847a:	690c      	ldr	r4, [r1, #16]
 800847c:	42a3      	cmp	r3, r4
 800847e:	4607      	mov	r7, r0
 8008480:	db7e      	blt.n	8008580 <quorem+0x10c>
 8008482:	3c01      	subs	r4, #1
 8008484:	f101 0814 	add.w	r8, r1, #20
 8008488:	00a3      	lsls	r3, r4, #2
 800848a:	f100 0514 	add.w	r5, r0, #20
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008494:	9301      	str	r3, [sp, #4]
 8008496:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800849a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800849e:	3301      	adds	r3, #1
 80084a0:	429a      	cmp	r2, r3
 80084a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80084a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80084aa:	d32e      	bcc.n	800850a <quorem+0x96>
 80084ac:	f04f 0a00 	mov.w	sl, #0
 80084b0:	46c4      	mov	ip, r8
 80084b2:	46ae      	mov	lr, r5
 80084b4:	46d3      	mov	fp, sl
 80084b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80084ba:	b298      	uxth	r0, r3
 80084bc:	fb06 a000 	mla	r0, r6, r0, sl
 80084c0:	0c02      	lsrs	r2, r0, #16
 80084c2:	0c1b      	lsrs	r3, r3, #16
 80084c4:	fb06 2303 	mla	r3, r6, r3, r2
 80084c8:	f8de 2000 	ldr.w	r2, [lr]
 80084cc:	b280      	uxth	r0, r0
 80084ce:	b292      	uxth	r2, r2
 80084d0:	1a12      	subs	r2, r2, r0
 80084d2:	445a      	add	r2, fp
 80084d4:	f8de 0000 	ldr.w	r0, [lr]
 80084d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084dc:	b29b      	uxth	r3, r3
 80084de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80084e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80084e6:	b292      	uxth	r2, r2
 80084e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80084ec:	45e1      	cmp	r9, ip
 80084ee:	f84e 2b04 	str.w	r2, [lr], #4
 80084f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80084f6:	d2de      	bcs.n	80084b6 <quorem+0x42>
 80084f8:	9b00      	ldr	r3, [sp, #0]
 80084fa:	58eb      	ldr	r3, [r5, r3]
 80084fc:	b92b      	cbnz	r3, 800850a <quorem+0x96>
 80084fe:	9b01      	ldr	r3, [sp, #4]
 8008500:	3b04      	subs	r3, #4
 8008502:	429d      	cmp	r5, r3
 8008504:	461a      	mov	r2, r3
 8008506:	d32f      	bcc.n	8008568 <quorem+0xf4>
 8008508:	613c      	str	r4, [r7, #16]
 800850a:	4638      	mov	r0, r7
 800850c:	f001 f97a 	bl	8009804 <__mcmp>
 8008510:	2800      	cmp	r0, #0
 8008512:	db25      	blt.n	8008560 <quorem+0xec>
 8008514:	4629      	mov	r1, r5
 8008516:	2000      	movs	r0, #0
 8008518:	f858 2b04 	ldr.w	r2, [r8], #4
 800851c:	f8d1 c000 	ldr.w	ip, [r1]
 8008520:	fa1f fe82 	uxth.w	lr, r2
 8008524:	fa1f f38c 	uxth.w	r3, ip
 8008528:	eba3 030e 	sub.w	r3, r3, lr
 800852c:	4403      	add	r3, r0
 800852e:	0c12      	lsrs	r2, r2, #16
 8008530:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008534:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008538:	b29b      	uxth	r3, r3
 800853a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800853e:	45c1      	cmp	r9, r8
 8008540:	f841 3b04 	str.w	r3, [r1], #4
 8008544:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008548:	d2e6      	bcs.n	8008518 <quorem+0xa4>
 800854a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800854e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008552:	b922      	cbnz	r2, 800855e <quorem+0xea>
 8008554:	3b04      	subs	r3, #4
 8008556:	429d      	cmp	r5, r3
 8008558:	461a      	mov	r2, r3
 800855a:	d30b      	bcc.n	8008574 <quorem+0x100>
 800855c:	613c      	str	r4, [r7, #16]
 800855e:	3601      	adds	r6, #1
 8008560:	4630      	mov	r0, r6
 8008562:	b003      	add	sp, #12
 8008564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008568:	6812      	ldr	r2, [r2, #0]
 800856a:	3b04      	subs	r3, #4
 800856c:	2a00      	cmp	r2, #0
 800856e:	d1cb      	bne.n	8008508 <quorem+0x94>
 8008570:	3c01      	subs	r4, #1
 8008572:	e7c6      	b.n	8008502 <quorem+0x8e>
 8008574:	6812      	ldr	r2, [r2, #0]
 8008576:	3b04      	subs	r3, #4
 8008578:	2a00      	cmp	r2, #0
 800857a:	d1ef      	bne.n	800855c <quorem+0xe8>
 800857c:	3c01      	subs	r4, #1
 800857e:	e7ea      	b.n	8008556 <quorem+0xe2>
 8008580:	2000      	movs	r0, #0
 8008582:	e7ee      	b.n	8008562 <quorem+0xee>
 8008584:	0000      	movs	r0, r0
	...

08008588 <_dtoa_r>:
 8008588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800858c:	69c7      	ldr	r7, [r0, #28]
 800858e:	b099      	sub	sp, #100	@ 0x64
 8008590:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008594:	ec55 4b10 	vmov	r4, r5, d0
 8008598:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800859a:	9109      	str	r1, [sp, #36]	@ 0x24
 800859c:	4683      	mov	fp, r0
 800859e:	920e      	str	r2, [sp, #56]	@ 0x38
 80085a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80085a2:	b97f      	cbnz	r7, 80085c4 <_dtoa_r+0x3c>
 80085a4:	2010      	movs	r0, #16
 80085a6:	f000 fdfd 	bl	80091a4 <malloc>
 80085aa:	4602      	mov	r2, r0
 80085ac:	f8cb 001c 	str.w	r0, [fp, #28]
 80085b0:	b920      	cbnz	r0, 80085bc <_dtoa_r+0x34>
 80085b2:	4ba7      	ldr	r3, [pc, #668]	@ (8008850 <_dtoa_r+0x2c8>)
 80085b4:	21ef      	movs	r1, #239	@ 0xef
 80085b6:	48a7      	ldr	r0, [pc, #668]	@ (8008854 <_dtoa_r+0x2cc>)
 80085b8:	f7ff ff3e 	bl	8008438 <__assert_func>
 80085bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80085c0:	6007      	str	r7, [r0, #0]
 80085c2:	60c7      	str	r7, [r0, #12]
 80085c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085c8:	6819      	ldr	r1, [r3, #0]
 80085ca:	b159      	cbz	r1, 80085e4 <_dtoa_r+0x5c>
 80085cc:	685a      	ldr	r2, [r3, #4]
 80085ce:	604a      	str	r2, [r1, #4]
 80085d0:	2301      	movs	r3, #1
 80085d2:	4093      	lsls	r3, r2
 80085d4:	608b      	str	r3, [r1, #8]
 80085d6:	4658      	mov	r0, fp
 80085d8:	f000 feda 	bl	8009390 <_Bfree>
 80085dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80085e0:	2200      	movs	r2, #0
 80085e2:	601a      	str	r2, [r3, #0]
 80085e4:	1e2b      	subs	r3, r5, #0
 80085e6:	bfb9      	ittee	lt
 80085e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80085ec:	9303      	strlt	r3, [sp, #12]
 80085ee:	2300      	movge	r3, #0
 80085f0:	6033      	strge	r3, [r6, #0]
 80085f2:	9f03      	ldr	r7, [sp, #12]
 80085f4:	4b98      	ldr	r3, [pc, #608]	@ (8008858 <_dtoa_r+0x2d0>)
 80085f6:	bfbc      	itt	lt
 80085f8:	2201      	movlt	r2, #1
 80085fa:	6032      	strlt	r2, [r6, #0]
 80085fc:	43bb      	bics	r3, r7
 80085fe:	d112      	bne.n	8008626 <_dtoa_r+0x9e>
 8008600:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008602:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800860c:	4323      	orrs	r3, r4
 800860e:	f000 854d 	beq.w	80090ac <_dtoa_r+0xb24>
 8008612:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008614:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800886c <_dtoa_r+0x2e4>
 8008618:	2b00      	cmp	r3, #0
 800861a:	f000 854f 	beq.w	80090bc <_dtoa_r+0xb34>
 800861e:	f10a 0303 	add.w	r3, sl, #3
 8008622:	f000 bd49 	b.w	80090b8 <_dtoa_r+0xb30>
 8008626:	ed9d 7b02 	vldr	d7, [sp, #8]
 800862a:	2200      	movs	r2, #0
 800862c:	ec51 0b17 	vmov	r0, r1, d7
 8008630:	2300      	movs	r3, #0
 8008632:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008636:	f7f8 fa47 	bl	8000ac8 <__aeabi_dcmpeq>
 800863a:	4680      	mov	r8, r0
 800863c:	b158      	cbz	r0, 8008656 <_dtoa_r+0xce>
 800863e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008640:	2301      	movs	r3, #1
 8008642:	6013      	str	r3, [r2, #0]
 8008644:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008646:	b113      	cbz	r3, 800864e <_dtoa_r+0xc6>
 8008648:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800864a:	4b84      	ldr	r3, [pc, #528]	@ (800885c <_dtoa_r+0x2d4>)
 800864c:	6013      	str	r3, [r2, #0]
 800864e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008870 <_dtoa_r+0x2e8>
 8008652:	f000 bd33 	b.w	80090bc <_dtoa_r+0xb34>
 8008656:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800865a:	aa16      	add	r2, sp, #88	@ 0x58
 800865c:	a917      	add	r1, sp, #92	@ 0x5c
 800865e:	4658      	mov	r0, fp
 8008660:	f001 f980 	bl	8009964 <__d2b>
 8008664:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008668:	4681      	mov	r9, r0
 800866a:	2e00      	cmp	r6, #0
 800866c:	d077      	beq.n	800875e <_dtoa_r+0x1d6>
 800866e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008670:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008678:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800867c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008680:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008684:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008688:	4619      	mov	r1, r3
 800868a:	2200      	movs	r2, #0
 800868c:	4b74      	ldr	r3, [pc, #464]	@ (8008860 <_dtoa_r+0x2d8>)
 800868e:	f7f7 fdfb 	bl	8000288 <__aeabi_dsub>
 8008692:	a369      	add	r3, pc, #420	@ (adr r3, 8008838 <_dtoa_r+0x2b0>)
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	f7f7 ffae 	bl	80005f8 <__aeabi_dmul>
 800869c:	a368      	add	r3, pc, #416	@ (adr r3, 8008840 <_dtoa_r+0x2b8>)
 800869e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086a2:	f7f7 fdf3 	bl	800028c <__adddf3>
 80086a6:	4604      	mov	r4, r0
 80086a8:	4630      	mov	r0, r6
 80086aa:	460d      	mov	r5, r1
 80086ac:	f7f7 ff3a 	bl	8000524 <__aeabi_i2d>
 80086b0:	a365      	add	r3, pc, #404	@ (adr r3, 8008848 <_dtoa_r+0x2c0>)
 80086b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b6:	f7f7 ff9f 	bl	80005f8 <__aeabi_dmul>
 80086ba:	4602      	mov	r2, r0
 80086bc:	460b      	mov	r3, r1
 80086be:	4620      	mov	r0, r4
 80086c0:	4629      	mov	r1, r5
 80086c2:	f7f7 fde3 	bl	800028c <__adddf3>
 80086c6:	4604      	mov	r4, r0
 80086c8:	460d      	mov	r5, r1
 80086ca:	f7f8 fa45 	bl	8000b58 <__aeabi_d2iz>
 80086ce:	2200      	movs	r2, #0
 80086d0:	4607      	mov	r7, r0
 80086d2:	2300      	movs	r3, #0
 80086d4:	4620      	mov	r0, r4
 80086d6:	4629      	mov	r1, r5
 80086d8:	f7f8 fa00 	bl	8000adc <__aeabi_dcmplt>
 80086dc:	b140      	cbz	r0, 80086f0 <_dtoa_r+0x168>
 80086de:	4638      	mov	r0, r7
 80086e0:	f7f7 ff20 	bl	8000524 <__aeabi_i2d>
 80086e4:	4622      	mov	r2, r4
 80086e6:	462b      	mov	r3, r5
 80086e8:	f7f8 f9ee 	bl	8000ac8 <__aeabi_dcmpeq>
 80086ec:	b900      	cbnz	r0, 80086f0 <_dtoa_r+0x168>
 80086ee:	3f01      	subs	r7, #1
 80086f0:	2f16      	cmp	r7, #22
 80086f2:	d851      	bhi.n	8008798 <_dtoa_r+0x210>
 80086f4:	4b5b      	ldr	r3, [pc, #364]	@ (8008864 <_dtoa_r+0x2dc>)
 80086f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008702:	f7f8 f9eb 	bl	8000adc <__aeabi_dcmplt>
 8008706:	2800      	cmp	r0, #0
 8008708:	d048      	beq.n	800879c <_dtoa_r+0x214>
 800870a:	3f01      	subs	r7, #1
 800870c:	2300      	movs	r3, #0
 800870e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008710:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008712:	1b9b      	subs	r3, r3, r6
 8008714:	1e5a      	subs	r2, r3, #1
 8008716:	bf44      	itt	mi
 8008718:	f1c3 0801 	rsbmi	r8, r3, #1
 800871c:	2300      	movmi	r3, #0
 800871e:	9208      	str	r2, [sp, #32]
 8008720:	bf54      	ite	pl
 8008722:	f04f 0800 	movpl.w	r8, #0
 8008726:	9308      	strmi	r3, [sp, #32]
 8008728:	2f00      	cmp	r7, #0
 800872a:	db39      	blt.n	80087a0 <_dtoa_r+0x218>
 800872c:	9b08      	ldr	r3, [sp, #32]
 800872e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008730:	443b      	add	r3, r7
 8008732:	9308      	str	r3, [sp, #32]
 8008734:	2300      	movs	r3, #0
 8008736:	930a      	str	r3, [sp, #40]	@ 0x28
 8008738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800873a:	2b09      	cmp	r3, #9
 800873c:	d864      	bhi.n	8008808 <_dtoa_r+0x280>
 800873e:	2b05      	cmp	r3, #5
 8008740:	bfc4      	itt	gt
 8008742:	3b04      	subgt	r3, #4
 8008744:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008746:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008748:	f1a3 0302 	sub.w	r3, r3, #2
 800874c:	bfcc      	ite	gt
 800874e:	2400      	movgt	r4, #0
 8008750:	2401      	movle	r4, #1
 8008752:	2b03      	cmp	r3, #3
 8008754:	d863      	bhi.n	800881e <_dtoa_r+0x296>
 8008756:	e8df f003 	tbb	[pc, r3]
 800875a:	372a      	.short	0x372a
 800875c:	5535      	.short	0x5535
 800875e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008762:	441e      	add	r6, r3
 8008764:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008768:	2b20      	cmp	r3, #32
 800876a:	bfc1      	itttt	gt
 800876c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008770:	409f      	lslgt	r7, r3
 8008772:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008776:	fa24 f303 	lsrgt.w	r3, r4, r3
 800877a:	bfd6      	itet	le
 800877c:	f1c3 0320 	rsble	r3, r3, #32
 8008780:	ea47 0003 	orrgt.w	r0, r7, r3
 8008784:	fa04 f003 	lslle.w	r0, r4, r3
 8008788:	f7f7 febc 	bl	8000504 <__aeabi_ui2d>
 800878c:	2201      	movs	r2, #1
 800878e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008792:	3e01      	subs	r6, #1
 8008794:	9214      	str	r2, [sp, #80]	@ 0x50
 8008796:	e777      	b.n	8008688 <_dtoa_r+0x100>
 8008798:	2301      	movs	r3, #1
 800879a:	e7b8      	b.n	800870e <_dtoa_r+0x186>
 800879c:	9012      	str	r0, [sp, #72]	@ 0x48
 800879e:	e7b7      	b.n	8008710 <_dtoa_r+0x188>
 80087a0:	427b      	negs	r3, r7
 80087a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80087a4:	2300      	movs	r3, #0
 80087a6:	eba8 0807 	sub.w	r8, r8, r7
 80087aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80087ac:	e7c4      	b.n	8008738 <_dtoa_r+0x1b0>
 80087ae:	2300      	movs	r3, #0
 80087b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	dc35      	bgt.n	8008824 <_dtoa_r+0x29c>
 80087b8:	2301      	movs	r3, #1
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	9307      	str	r3, [sp, #28]
 80087be:	461a      	mov	r2, r3
 80087c0:	920e      	str	r2, [sp, #56]	@ 0x38
 80087c2:	e00b      	b.n	80087dc <_dtoa_r+0x254>
 80087c4:	2301      	movs	r3, #1
 80087c6:	e7f3      	b.n	80087b0 <_dtoa_r+0x228>
 80087c8:	2300      	movs	r3, #0
 80087ca:	930b      	str	r3, [sp, #44]	@ 0x2c
 80087cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087ce:	18fb      	adds	r3, r7, r3
 80087d0:	9300      	str	r3, [sp, #0]
 80087d2:	3301      	adds	r3, #1
 80087d4:	2b01      	cmp	r3, #1
 80087d6:	9307      	str	r3, [sp, #28]
 80087d8:	bfb8      	it	lt
 80087da:	2301      	movlt	r3, #1
 80087dc:	f8db 001c 	ldr.w	r0, [fp, #28]
 80087e0:	2100      	movs	r1, #0
 80087e2:	2204      	movs	r2, #4
 80087e4:	f102 0514 	add.w	r5, r2, #20
 80087e8:	429d      	cmp	r5, r3
 80087ea:	d91f      	bls.n	800882c <_dtoa_r+0x2a4>
 80087ec:	6041      	str	r1, [r0, #4]
 80087ee:	4658      	mov	r0, fp
 80087f0:	f000 fd8e 	bl	8009310 <_Balloc>
 80087f4:	4682      	mov	sl, r0
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d13c      	bne.n	8008874 <_dtoa_r+0x2ec>
 80087fa:	4b1b      	ldr	r3, [pc, #108]	@ (8008868 <_dtoa_r+0x2e0>)
 80087fc:	4602      	mov	r2, r0
 80087fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008802:	e6d8      	b.n	80085b6 <_dtoa_r+0x2e>
 8008804:	2301      	movs	r3, #1
 8008806:	e7e0      	b.n	80087ca <_dtoa_r+0x242>
 8008808:	2401      	movs	r4, #1
 800880a:	2300      	movs	r3, #0
 800880c:	9309      	str	r3, [sp, #36]	@ 0x24
 800880e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008810:	f04f 33ff 	mov.w	r3, #4294967295
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	9307      	str	r3, [sp, #28]
 8008818:	2200      	movs	r2, #0
 800881a:	2312      	movs	r3, #18
 800881c:	e7d0      	b.n	80087c0 <_dtoa_r+0x238>
 800881e:	2301      	movs	r3, #1
 8008820:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008822:	e7f5      	b.n	8008810 <_dtoa_r+0x288>
 8008824:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008826:	9300      	str	r3, [sp, #0]
 8008828:	9307      	str	r3, [sp, #28]
 800882a:	e7d7      	b.n	80087dc <_dtoa_r+0x254>
 800882c:	3101      	adds	r1, #1
 800882e:	0052      	lsls	r2, r2, #1
 8008830:	e7d8      	b.n	80087e4 <_dtoa_r+0x25c>
 8008832:	bf00      	nop
 8008834:	f3af 8000 	nop.w
 8008838:	636f4361 	.word	0x636f4361
 800883c:	3fd287a7 	.word	0x3fd287a7
 8008840:	8b60c8b3 	.word	0x8b60c8b3
 8008844:	3fc68a28 	.word	0x3fc68a28
 8008848:	509f79fb 	.word	0x509f79fb
 800884c:	3fd34413 	.word	0x3fd34413
 8008850:	0800a214 	.word	0x0800a214
 8008854:	0800a300 	.word	0x0800a300
 8008858:	7ff00000 	.word	0x7ff00000
 800885c:	0800a294 	.word	0x0800a294
 8008860:	3ff80000 	.word	0x3ff80000
 8008864:	0800a3f8 	.word	0x0800a3f8
 8008868:	0800a358 	.word	0x0800a358
 800886c:	0800a2fc 	.word	0x0800a2fc
 8008870:	0800a293 	.word	0x0800a293
 8008874:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008878:	6018      	str	r0, [r3, #0]
 800887a:	9b07      	ldr	r3, [sp, #28]
 800887c:	2b0e      	cmp	r3, #14
 800887e:	f200 80a4 	bhi.w	80089ca <_dtoa_r+0x442>
 8008882:	2c00      	cmp	r4, #0
 8008884:	f000 80a1 	beq.w	80089ca <_dtoa_r+0x442>
 8008888:	2f00      	cmp	r7, #0
 800888a:	dd33      	ble.n	80088f4 <_dtoa_r+0x36c>
 800888c:	4bad      	ldr	r3, [pc, #692]	@ (8008b44 <_dtoa_r+0x5bc>)
 800888e:	f007 020f 	and.w	r2, r7, #15
 8008892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008896:	ed93 7b00 	vldr	d7, [r3]
 800889a:	05f8      	lsls	r0, r7, #23
 800889c:	ed8d 7b04 	vstr	d7, [sp, #16]
 80088a0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80088a4:	d516      	bpl.n	80088d4 <_dtoa_r+0x34c>
 80088a6:	4ba8      	ldr	r3, [pc, #672]	@ (8008b48 <_dtoa_r+0x5c0>)
 80088a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80088ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088b0:	f7f7 ffcc 	bl	800084c <__aeabi_ddiv>
 80088b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088b8:	f004 040f 	and.w	r4, r4, #15
 80088bc:	2603      	movs	r6, #3
 80088be:	4da2      	ldr	r5, [pc, #648]	@ (8008b48 <_dtoa_r+0x5c0>)
 80088c0:	b954      	cbnz	r4, 80088d8 <_dtoa_r+0x350>
 80088c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80088c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088ca:	f7f7 ffbf 	bl	800084c <__aeabi_ddiv>
 80088ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088d2:	e028      	b.n	8008926 <_dtoa_r+0x39e>
 80088d4:	2602      	movs	r6, #2
 80088d6:	e7f2      	b.n	80088be <_dtoa_r+0x336>
 80088d8:	07e1      	lsls	r1, r4, #31
 80088da:	d508      	bpl.n	80088ee <_dtoa_r+0x366>
 80088dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088e0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088e4:	f7f7 fe88 	bl	80005f8 <__aeabi_dmul>
 80088e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088ec:	3601      	adds	r6, #1
 80088ee:	1064      	asrs	r4, r4, #1
 80088f0:	3508      	adds	r5, #8
 80088f2:	e7e5      	b.n	80088c0 <_dtoa_r+0x338>
 80088f4:	f000 80d2 	beq.w	8008a9c <_dtoa_r+0x514>
 80088f8:	427c      	negs	r4, r7
 80088fa:	4b92      	ldr	r3, [pc, #584]	@ (8008b44 <_dtoa_r+0x5bc>)
 80088fc:	4d92      	ldr	r5, [pc, #584]	@ (8008b48 <_dtoa_r+0x5c0>)
 80088fe:	f004 020f 	and.w	r2, r4, #15
 8008902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800890e:	f7f7 fe73 	bl	80005f8 <__aeabi_dmul>
 8008912:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008916:	1124      	asrs	r4, r4, #4
 8008918:	2300      	movs	r3, #0
 800891a:	2602      	movs	r6, #2
 800891c:	2c00      	cmp	r4, #0
 800891e:	f040 80b2 	bne.w	8008a86 <_dtoa_r+0x4fe>
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1d3      	bne.n	80088ce <_dtoa_r+0x346>
 8008926:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008928:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 80b7 	beq.w	8008aa0 <_dtoa_r+0x518>
 8008932:	4b86      	ldr	r3, [pc, #536]	@ (8008b4c <_dtoa_r+0x5c4>)
 8008934:	2200      	movs	r2, #0
 8008936:	4620      	mov	r0, r4
 8008938:	4629      	mov	r1, r5
 800893a:	f7f8 f8cf 	bl	8000adc <__aeabi_dcmplt>
 800893e:	2800      	cmp	r0, #0
 8008940:	f000 80ae 	beq.w	8008aa0 <_dtoa_r+0x518>
 8008944:	9b07      	ldr	r3, [sp, #28]
 8008946:	2b00      	cmp	r3, #0
 8008948:	f000 80aa 	beq.w	8008aa0 <_dtoa_r+0x518>
 800894c:	9b00      	ldr	r3, [sp, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	dd37      	ble.n	80089c2 <_dtoa_r+0x43a>
 8008952:	1e7b      	subs	r3, r7, #1
 8008954:	9304      	str	r3, [sp, #16]
 8008956:	4620      	mov	r0, r4
 8008958:	4b7d      	ldr	r3, [pc, #500]	@ (8008b50 <_dtoa_r+0x5c8>)
 800895a:	2200      	movs	r2, #0
 800895c:	4629      	mov	r1, r5
 800895e:	f7f7 fe4b 	bl	80005f8 <__aeabi_dmul>
 8008962:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008966:	9c00      	ldr	r4, [sp, #0]
 8008968:	3601      	adds	r6, #1
 800896a:	4630      	mov	r0, r6
 800896c:	f7f7 fdda 	bl	8000524 <__aeabi_i2d>
 8008970:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008974:	f7f7 fe40 	bl	80005f8 <__aeabi_dmul>
 8008978:	4b76      	ldr	r3, [pc, #472]	@ (8008b54 <_dtoa_r+0x5cc>)
 800897a:	2200      	movs	r2, #0
 800897c:	f7f7 fc86 	bl	800028c <__adddf3>
 8008980:	4605      	mov	r5, r0
 8008982:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008986:	2c00      	cmp	r4, #0
 8008988:	f040 808d 	bne.w	8008aa6 <_dtoa_r+0x51e>
 800898c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008990:	4b71      	ldr	r3, [pc, #452]	@ (8008b58 <_dtoa_r+0x5d0>)
 8008992:	2200      	movs	r2, #0
 8008994:	f7f7 fc78 	bl	8000288 <__aeabi_dsub>
 8008998:	4602      	mov	r2, r0
 800899a:	460b      	mov	r3, r1
 800899c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80089a0:	462a      	mov	r2, r5
 80089a2:	4633      	mov	r3, r6
 80089a4:	f7f8 f8b8 	bl	8000b18 <__aeabi_dcmpgt>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	f040 828b 	bne.w	8008ec4 <_dtoa_r+0x93c>
 80089ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80089b2:	462a      	mov	r2, r5
 80089b4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80089b8:	f7f8 f890 	bl	8000adc <__aeabi_dcmplt>
 80089bc:	2800      	cmp	r0, #0
 80089be:	f040 8128 	bne.w	8008c12 <_dtoa_r+0x68a>
 80089c2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80089c6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80089ca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	f2c0 815a 	blt.w	8008c86 <_dtoa_r+0x6fe>
 80089d2:	2f0e      	cmp	r7, #14
 80089d4:	f300 8157 	bgt.w	8008c86 <_dtoa_r+0x6fe>
 80089d8:	4b5a      	ldr	r3, [pc, #360]	@ (8008b44 <_dtoa_r+0x5bc>)
 80089da:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089de:	ed93 7b00 	vldr	d7, [r3]
 80089e2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	ed8d 7b00 	vstr	d7, [sp]
 80089ea:	da03      	bge.n	80089f4 <_dtoa_r+0x46c>
 80089ec:	9b07      	ldr	r3, [sp, #28]
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	f340 8101 	ble.w	8008bf6 <_dtoa_r+0x66e>
 80089f4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80089f8:	4656      	mov	r6, sl
 80089fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089fe:	4620      	mov	r0, r4
 8008a00:	4629      	mov	r1, r5
 8008a02:	f7f7 ff23 	bl	800084c <__aeabi_ddiv>
 8008a06:	f7f8 f8a7 	bl	8000b58 <__aeabi_d2iz>
 8008a0a:	4680      	mov	r8, r0
 8008a0c:	f7f7 fd8a 	bl	8000524 <__aeabi_i2d>
 8008a10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a14:	f7f7 fdf0 	bl	80005f8 <__aeabi_dmul>
 8008a18:	4602      	mov	r2, r0
 8008a1a:	460b      	mov	r3, r1
 8008a1c:	4620      	mov	r0, r4
 8008a1e:	4629      	mov	r1, r5
 8008a20:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008a24:	f7f7 fc30 	bl	8000288 <__aeabi_dsub>
 8008a28:	f806 4b01 	strb.w	r4, [r6], #1
 8008a2c:	9d07      	ldr	r5, [sp, #28]
 8008a2e:	eba6 040a 	sub.w	r4, r6, sl
 8008a32:	42a5      	cmp	r5, r4
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	f040 8117 	bne.w	8008c6a <_dtoa_r+0x6e2>
 8008a3c:	f7f7 fc26 	bl	800028c <__adddf3>
 8008a40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a44:	4604      	mov	r4, r0
 8008a46:	460d      	mov	r5, r1
 8008a48:	f7f8 f866 	bl	8000b18 <__aeabi_dcmpgt>
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	f040 80f9 	bne.w	8008c44 <_dtoa_r+0x6bc>
 8008a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a56:	4620      	mov	r0, r4
 8008a58:	4629      	mov	r1, r5
 8008a5a:	f7f8 f835 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a5e:	b118      	cbz	r0, 8008a68 <_dtoa_r+0x4e0>
 8008a60:	f018 0f01 	tst.w	r8, #1
 8008a64:	f040 80ee 	bne.w	8008c44 <_dtoa_r+0x6bc>
 8008a68:	4649      	mov	r1, r9
 8008a6a:	4658      	mov	r0, fp
 8008a6c:	f000 fc90 	bl	8009390 <_Bfree>
 8008a70:	2300      	movs	r3, #0
 8008a72:	7033      	strb	r3, [r6, #0]
 8008a74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008a76:	3701      	adds	r7, #1
 8008a78:	601f      	str	r7, [r3, #0]
 8008a7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	f000 831d 	beq.w	80090bc <_dtoa_r+0xb34>
 8008a82:	601e      	str	r6, [r3, #0]
 8008a84:	e31a      	b.n	80090bc <_dtoa_r+0xb34>
 8008a86:	07e2      	lsls	r2, r4, #31
 8008a88:	d505      	bpl.n	8008a96 <_dtoa_r+0x50e>
 8008a8a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a8e:	f7f7 fdb3 	bl	80005f8 <__aeabi_dmul>
 8008a92:	3601      	adds	r6, #1
 8008a94:	2301      	movs	r3, #1
 8008a96:	1064      	asrs	r4, r4, #1
 8008a98:	3508      	adds	r5, #8
 8008a9a:	e73f      	b.n	800891c <_dtoa_r+0x394>
 8008a9c:	2602      	movs	r6, #2
 8008a9e:	e742      	b.n	8008926 <_dtoa_r+0x39e>
 8008aa0:	9c07      	ldr	r4, [sp, #28]
 8008aa2:	9704      	str	r7, [sp, #16]
 8008aa4:	e761      	b.n	800896a <_dtoa_r+0x3e2>
 8008aa6:	4b27      	ldr	r3, [pc, #156]	@ (8008b44 <_dtoa_r+0x5bc>)
 8008aa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008aaa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008aae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ab2:	4454      	add	r4, sl
 8008ab4:	2900      	cmp	r1, #0
 8008ab6:	d053      	beq.n	8008b60 <_dtoa_r+0x5d8>
 8008ab8:	4928      	ldr	r1, [pc, #160]	@ (8008b5c <_dtoa_r+0x5d4>)
 8008aba:	2000      	movs	r0, #0
 8008abc:	f7f7 fec6 	bl	800084c <__aeabi_ddiv>
 8008ac0:	4633      	mov	r3, r6
 8008ac2:	462a      	mov	r2, r5
 8008ac4:	f7f7 fbe0 	bl	8000288 <__aeabi_dsub>
 8008ac8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008acc:	4656      	mov	r6, sl
 8008ace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ad2:	f7f8 f841 	bl	8000b58 <__aeabi_d2iz>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	f7f7 fd24 	bl	8000524 <__aeabi_i2d>
 8008adc:	4602      	mov	r2, r0
 8008ade:	460b      	mov	r3, r1
 8008ae0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ae4:	f7f7 fbd0 	bl	8000288 <__aeabi_dsub>
 8008ae8:	3530      	adds	r5, #48	@ 0x30
 8008aea:	4602      	mov	r2, r0
 8008aec:	460b      	mov	r3, r1
 8008aee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008af2:	f806 5b01 	strb.w	r5, [r6], #1
 8008af6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008afa:	f7f7 ffef 	bl	8000adc <__aeabi_dcmplt>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d171      	bne.n	8008be6 <_dtoa_r+0x65e>
 8008b02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b06:	4911      	ldr	r1, [pc, #68]	@ (8008b4c <_dtoa_r+0x5c4>)
 8008b08:	2000      	movs	r0, #0
 8008b0a:	f7f7 fbbd 	bl	8000288 <__aeabi_dsub>
 8008b0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008b12:	f7f7 ffe3 	bl	8000adc <__aeabi_dcmplt>
 8008b16:	2800      	cmp	r0, #0
 8008b18:	f040 8095 	bne.w	8008c46 <_dtoa_r+0x6be>
 8008b1c:	42a6      	cmp	r6, r4
 8008b1e:	f43f af50 	beq.w	80089c2 <_dtoa_r+0x43a>
 8008b22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008b26:	4b0a      	ldr	r3, [pc, #40]	@ (8008b50 <_dtoa_r+0x5c8>)
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f7f7 fd65 	bl	80005f8 <__aeabi_dmul>
 8008b2e:	4b08      	ldr	r3, [pc, #32]	@ (8008b50 <_dtoa_r+0x5c8>)
 8008b30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b34:	2200      	movs	r2, #0
 8008b36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b3a:	f7f7 fd5d 	bl	80005f8 <__aeabi_dmul>
 8008b3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008b42:	e7c4      	b.n	8008ace <_dtoa_r+0x546>
 8008b44:	0800a3f8 	.word	0x0800a3f8
 8008b48:	0800a3d0 	.word	0x0800a3d0
 8008b4c:	3ff00000 	.word	0x3ff00000
 8008b50:	40240000 	.word	0x40240000
 8008b54:	401c0000 	.word	0x401c0000
 8008b58:	40140000 	.word	0x40140000
 8008b5c:	3fe00000 	.word	0x3fe00000
 8008b60:	4631      	mov	r1, r6
 8008b62:	4628      	mov	r0, r5
 8008b64:	f7f7 fd48 	bl	80005f8 <__aeabi_dmul>
 8008b68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008b6c:	9415      	str	r4, [sp, #84]	@ 0x54
 8008b6e:	4656      	mov	r6, sl
 8008b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b74:	f7f7 fff0 	bl	8000b58 <__aeabi_d2iz>
 8008b78:	4605      	mov	r5, r0
 8008b7a:	f7f7 fcd3 	bl	8000524 <__aeabi_i2d>
 8008b7e:	4602      	mov	r2, r0
 8008b80:	460b      	mov	r3, r1
 8008b82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008b86:	f7f7 fb7f 	bl	8000288 <__aeabi_dsub>
 8008b8a:	3530      	adds	r5, #48	@ 0x30
 8008b8c:	f806 5b01 	strb.w	r5, [r6], #1
 8008b90:	4602      	mov	r2, r0
 8008b92:	460b      	mov	r3, r1
 8008b94:	42a6      	cmp	r6, r4
 8008b96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b9a:	f04f 0200 	mov.w	r2, #0
 8008b9e:	d124      	bne.n	8008bea <_dtoa_r+0x662>
 8008ba0:	4bac      	ldr	r3, [pc, #688]	@ (8008e54 <_dtoa_r+0x8cc>)
 8008ba2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8008ba6:	f7f7 fb71 	bl	800028c <__adddf3>
 8008baa:	4602      	mov	r2, r0
 8008bac:	460b      	mov	r3, r1
 8008bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bb2:	f7f7 ffb1 	bl	8000b18 <__aeabi_dcmpgt>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	d145      	bne.n	8008c46 <_dtoa_r+0x6be>
 8008bba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008bbe:	49a5      	ldr	r1, [pc, #660]	@ (8008e54 <_dtoa_r+0x8cc>)
 8008bc0:	2000      	movs	r0, #0
 8008bc2:	f7f7 fb61 	bl	8000288 <__aeabi_dsub>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	460b      	mov	r3, r1
 8008bca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bce:	f7f7 ff85 	bl	8000adc <__aeabi_dcmplt>
 8008bd2:	2800      	cmp	r0, #0
 8008bd4:	f43f aef5 	beq.w	80089c2 <_dtoa_r+0x43a>
 8008bd8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008bda:	1e73      	subs	r3, r6, #1
 8008bdc:	9315      	str	r3, [sp, #84]	@ 0x54
 8008bde:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008be2:	2b30      	cmp	r3, #48	@ 0x30
 8008be4:	d0f8      	beq.n	8008bd8 <_dtoa_r+0x650>
 8008be6:	9f04      	ldr	r7, [sp, #16]
 8008be8:	e73e      	b.n	8008a68 <_dtoa_r+0x4e0>
 8008bea:	4b9b      	ldr	r3, [pc, #620]	@ (8008e58 <_dtoa_r+0x8d0>)
 8008bec:	f7f7 fd04 	bl	80005f8 <__aeabi_dmul>
 8008bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008bf4:	e7bc      	b.n	8008b70 <_dtoa_r+0x5e8>
 8008bf6:	d10c      	bne.n	8008c12 <_dtoa_r+0x68a>
 8008bf8:	4b98      	ldr	r3, [pc, #608]	@ (8008e5c <_dtoa_r+0x8d4>)
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008c00:	f7f7 fcfa 	bl	80005f8 <__aeabi_dmul>
 8008c04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008c08:	f7f7 ff7c 	bl	8000b04 <__aeabi_dcmpge>
 8008c0c:	2800      	cmp	r0, #0
 8008c0e:	f000 8157 	beq.w	8008ec0 <_dtoa_r+0x938>
 8008c12:	2400      	movs	r4, #0
 8008c14:	4625      	mov	r5, r4
 8008c16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008c18:	43db      	mvns	r3, r3
 8008c1a:	9304      	str	r3, [sp, #16]
 8008c1c:	4656      	mov	r6, sl
 8008c1e:	2700      	movs	r7, #0
 8008c20:	4621      	mov	r1, r4
 8008c22:	4658      	mov	r0, fp
 8008c24:	f000 fbb4 	bl	8009390 <_Bfree>
 8008c28:	2d00      	cmp	r5, #0
 8008c2a:	d0dc      	beq.n	8008be6 <_dtoa_r+0x65e>
 8008c2c:	b12f      	cbz	r7, 8008c3a <_dtoa_r+0x6b2>
 8008c2e:	42af      	cmp	r7, r5
 8008c30:	d003      	beq.n	8008c3a <_dtoa_r+0x6b2>
 8008c32:	4639      	mov	r1, r7
 8008c34:	4658      	mov	r0, fp
 8008c36:	f000 fbab 	bl	8009390 <_Bfree>
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	4658      	mov	r0, fp
 8008c3e:	f000 fba7 	bl	8009390 <_Bfree>
 8008c42:	e7d0      	b.n	8008be6 <_dtoa_r+0x65e>
 8008c44:	9704      	str	r7, [sp, #16]
 8008c46:	4633      	mov	r3, r6
 8008c48:	461e      	mov	r6, r3
 8008c4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c4e:	2a39      	cmp	r2, #57	@ 0x39
 8008c50:	d107      	bne.n	8008c62 <_dtoa_r+0x6da>
 8008c52:	459a      	cmp	sl, r3
 8008c54:	d1f8      	bne.n	8008c48 <_dtoa_r+0x6c0>
 8008c56:	9a04      	ldr	r2, [sp, #16]
 8008c58:	3201      	adds	r2, #1
 8008c5a:	9204      	str	r2, [sp, #16]
 8008c5c:	2230      	movs	r2, #48	@ 0x30
 8008c5e:	f88a 2000 	strb.w	r2, [sl]
 8008c62:	781a      	ldrb	r2, [r3, #0]
 8008c64:	3201      	adds	r2, #1
 8008c66:	701a      	strb	r2, [r3, #0]
 8008c68:	e7bd      	b.n	8008be6 <_dtoa_r+0x65e>
 8008c6a:	4b7b      	ldr	r3, [pc, #492]	@ (8008e58 <_dtoa_r+0x8d0>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f7f7 fcc3 	bl	80005f8 <__aeabi_dmul>
 8008c72:	2200      	movs	r2, #0
 8008c74:	2300      	movs	r3, #0
 8008c76:	4604      	mov	r4, r0
 8008c78:	460d      	mov	r5, r1
 8008c7a:	f7f7 ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	f43f aebb 	beq.w	80089fa <_dtoa_r+0x472>
 8008c84:	e6f0      	b.n	8008a68 <_dtoa_r+0x4e0>
 8008c86:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008c88:	2a00      	cmp	r2, #0
 8008c8a:	f000 80db 	beq.w	8008e44 <_dtoa_r+0x8bc>
 8008c8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c90:	2a01      	cmp	r2, #1
 8008c92:	f300 80bf 	bgt.w	8008e14 <_dtoa_r+0x88c>
 8008c96:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c98:	2a00      	cmp	r2, #0
 8008c9a:	f000 80b7 	beq.w	8008e0c <_dtoa_r+0x884>
 8008c9e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008ca2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008ca4:	4646      	mov	r6, r8
 8008ca6:	9a08      	ldr	r2, [sp, #32]
 8008ca8:	2101      	movs	r1, #1
 8008caa:	441a      	add	r2, r3
 8008cac:	4658      	mov	r0, fp
 8008cae:	4498      	add	r8, r3
 8008cb0:	9208      	str	r2, [sp, #32]
 8008cb2:	f000 fc21 	bl	80094f8 <__i2b>
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	b15e      	cbz	r6, 8008cd2 <_dtoa_r+0x74a>
 8008cba:	9b08      	ldr	r3, [sp, #32]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	dd08      	ble.n	8008cd2 <_dtoa_r+0x74a>
 8008cc0:	42b3      	cmp	r3, r6
 8008cc2:	9a08      	ldr	r2, [sp, #32]
 8008cc4:	bfa8      	it	ge
 8008cc6:	4633      	movge	r3, r6
 8008cc8:	eba8 0803 	sub.w	r8, r8, r3
 8008ccc:	1af6      	subs	r6, r6, r3
 8008cce:	1ad3      	subs	r3, r2, r3
 8008cd0:	9308      	str	r3, [sp, #32]
 8008cd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cd4:	b1f3      	cbz	r3, 8008d14 <_dtoa_r+0x78c>
 8008cd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 80b7 	beq.w	8008e4c <_dtoa_r+0x8c4>
 8008cde:	b18c      	cbz	r4, 8008d04 <_dtoa_r+0x77c>
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	4622      	mov	r2, r4
 8008ce4:	4658      	mov	r0, fp
 8008ce6:	f000 fcc7 	bl	8009678 <__pow5mult>
 8008cea:	464a      	mov	r2, r9
 8008cec:	4601      	mov	r1, r0
 8008cee:	4605      	mov	r5, r0
 8008cf0:	4658      	mov	r0, fp
 8008cf2:	f000 fc17 	bl	8009524 <__multiply>
 8008cf6:	4649      	mov	r1, r9
 8008cf8:	9004      	str	r0, [sp, #16]
 8008cfa:	4658      	mov	r0, fp
 8008cfc:	f000 fb48 	bl	8009390 <_Bfree>
 8008d00:	9b04      	ldr	r3, [sp, #16]
 8008d02:	4699      	mov	r9, r3
 8008d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d06:	1b1a      	subs	r2, r3, r4
 8008d08:	d004      	beq.n	8008d14 <_dtoa_r+0x78c>
 8008d0a:	4649      	mov	r1, r9
 8008d0c:	4658      	mov	r0, fp
 8008d0e:	f000 fcb3 	bl	8009678 <__pow5mult>
 8008d12:	4681      	mov	r9, r0
 8008d14:	2101      	movs	r1, #1
 8008d16:	4658      	mov	r0, fp
 8008d18:	f000 fbee 	bl	80094f8 <__i2b>
 8008d1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d1e:	4604      	mov	r4, r0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	f000 81cf 	beq.w	80090c4 <_dtoa_r+0xb3c>
 8008d26:	461a      	mov	r2, r3
 8008d28:	4601      	mov	r1, r0
 8008d2a:	4658      	mov	r0, fp
 8008d2c:	f000 fca4 	bl	8009678 <__pow5mult>
 8008d30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	4604      	mov	r4, r0
 8008d36:	f300 8095 	bgt.w	8008e64 <_dtoa_r+0x8dc>
 8008d3a:	9b02      	ldr	r3, [sp, #8]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f040 8087 	bne.w	8008e50 <_dtoa_r+0x8c8>
 8008d42:	9b03      	ldr	r3, [sp, #12]
 8008d44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f040 8089 	bne.w	8008e60 <_dtoa_r+0x8d8>
 8008d4e:	9b03      	ldr	r3, [sp, #12]
 8008d50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d54:	0d1b      	lsrs	r3, r3, #20
 8008d56:	051b      	lsls	r3, r3, #20
 8008d58:	b12b      	cbz	r3, 8008d66 <_dtoa_r+0x7de>
 8008d5a:	9b08      	ldr	r3, [sp, #32]
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	9308      	str	r3, [sp, #32]
 8008d60:	f108 0801 	add.w	r8, r8, #1
 8008d64:	2301      	movs	r3, #1
 8008d66:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	f000 81b0 	beq.w	80090d0 <_dtoa_r+0xb48>
 8008d70:	6923      	ldr	r3, [r4, #16]
 8008d72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d76:	6918      	ldr	r0, [r3, #16]
 8008d78:	f000 fb72 	bl	8009460 <__hi0bits>
 8008d7c:	f1c0 0020 	rsb	r0, r0, #32
 8008d80:	9b08      	ldr	r3, [sp, #32]
 8008d82:	4418      	add	r0, r3
 8008d84:	f010 001f 	ands.w	r0, r0, #31
 8008d88:	d077      	beq.n	8008e7a <_dtoa_r+0x8f2>
 8008d8a:	f1c0 0320 	rsb	r3, r0, #32
 8008d8e:	2b04      	cmp	r3, #4
 8008d90:	dd6b      	ble.n	8008e6a <_dtoa_r+0x8e2>
 8008d92:	9b08      	ldr	r3, [sp, #32]
 8008d94:	f1c0 001c 	rsb	r0, r0, #28
 8008d98:	4403      	add	r3, r0
 8008d9a:	4480      	add	r8, r0
 8008d9c:	4406      	add	r6, r0
 8008d9e:	9308      	str	r3, [sp, #32]
 8008da0:	f1b8 0f00 	cmp.w	r8, #0
 8008da4:	dd05      	ble.n	8008db2 <_dtoa_r+0x82a>
 8008da6:	4649      	mov	r1, r9
 8008da8:	4642      	mov	r2, r8
 8008daa:	4658      	mov	r0, fp
 8008dac:	f000 fcbe 	bl	800972c <__lshift>
 8008db0:	4681      	mov	r9, r0
 8008db2:	9b08      	ldr	r3, [sp, #32]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	dd05      	ble.n	8008dc4 <_dtoa_r+0x83c>
 8008db8:	4621      	mov	r1, r4
 8008dba:	461a      	mov	r2, r3
 8008dbc:	4658      	mov	r0, fp
 8008dbe:	f000 fcb5 	bl	800972c <__lshift>
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d059      	beq.n	8008e7e <_dtoa_r+0x8f6>
 8008dca:	4621      	mov	r1, r4
 8008dcc:	4648      	mov	r0, r9
 8008dce:	f000 fd19 	bl	8009804 <__mcmp>
 8008dd2:	2800      	cmp	r0, #0
 8008dd4:	da53      	bge.n	8008e7e <_dtoa_r+0x8f6>
 8008dd6:	1e7b      	subs	r3, r7, #1
 8008dd8:	9304      	str	r3, [sp, #16]
 8008dda:	4649      	mov	r1, r9
 8008ddc:	2300      	movs	r3, #0
 8008dde:	220a      	movs	r2, #10
 8008de0:	4658      	mov	r0, fp
 8008de2:	f000 faf7 	bl	80093d4 <__multadd>
 8008de6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de8:	4681      	mov	r9, r0
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	f000 8172 	beq.w	80090d4 <_dtoa_r+0xb4c>
 8008df0:	2300      	movs	r3, #0
 8008df2:	4629      	mov	r1, r5
 8008df4:	220a      	movs	r2, #10
 8008df6:	4658      	mov	r0, fp
 8008df8:	f000 faec 	bl	80093d4 <__multadd>
 8008dfc:	9b00      	ldr	r3, [sp, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	4605      	mov	r5, r0
 8008e02:	dc67      	bgt.n	8008ed4 <_dtoa_r+0x94c>
 8008e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e06:	2b02      	cmp	r3, #2
 8008e08:	dc41      	bgt.n	8008e8e <_dtoa_r+0x906>
 8008e0a:	e063      	b.n	8008ed4 <_dtoa_r+0x94c>
 8008e0c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008e0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008e12:	e746      	b.n	8008ca2 <_dtoa_r+0x71a>
 8008e14:	9b07      	ldr	r3, [sp, #28]
 8008e16:	1e5c      	subs	r4, r3, #1
 8008e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e1a:	42a3      	cmp	r3, r4
 8008e1c:	bfbf      	itttt	lt
 8008e1e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008e20:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008e22:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008e24:	1ae3      	sublt	r3, r4, r3
 8008e26:	bfb4      	ite	lt
 8008e28:	18d2      	addlt	r2, r2, r3
 8008e2a:	1b1c      	subge	r4, r3, r4
 8008e2c:	9b07      	ldr	r3, [sp, #28]
 8008e2e:	bfbc      	itt	lt
 8008e30:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008e32:	2400      	movlt	r4, #0
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	bfb5      	itete	lt
 8008e38:	eba8 0603 	sublt.w	r6, r8, r3
 8008e3c:	9b07      	ldrge	r3, [sp, #28]
 8008e3e:	2300      	movlt	r3, #0
 8008e40:	4646      	movge	r6, r8
 8008e42:	e730      	b.n	8008ca6 <_dtoa_r+0x71e>
 8008e44:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008e46:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008e48:	4646      	mov	r6, r8
 8008e4a:	e735      	b.n	8008cb8 <_dtoa_r+0x730>
 8008e4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e4e:	e75c      	b.n	8008d0a <_dtoa_r+0x782>
 8008e50:	2300      	movs	r3, #0
 8008e52:	e788      	b.n	8008d66 <_dtoa_r+0x7de>
 8008e54:	3fe00000 	.word	0x3fe00000
 8008e58:	40240000 	.word	0x40240000
 8008e5c:	40140000 	.word	0x40140000
 8008e60:	9b02      	ldr	r3, [sp, #8]
 8008e62:	e780      	b.n	8008d66 <_dtoa_r+0x7de>
 8008e64:	2300      	movs	r3, #0
 8008e66:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e68:	e782      	b.n	8008d70 <_dtoa_r+0x7e8>
 8008e6a:	d099      	beq.n	8008da0 <_dtoa_r+0x818>
 8008e6c:	9a08      	ldr	r2, [sp, #32]
 8008e6e:	331c      	adds	r3, #28
 8008e70:	441a      	add	r2, r3
 8008e72:	4498      	add	r8, r3
 8008e74:	441e      	add	r6, r3
 8008e76:	9208      	str	r2, [sp, #32]
 8008e78:	e792      	b.n	8008da0 <_dtoa_r+0x818>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	e7f6      	b.n	8008e6c <_dtoa_r+0x8e4>
 8008e7e:	9b07      	ldr	r3, [sp, #28]
 8008e80:	9704      	str	r7, [sp, #16]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	dc20      	bgt.n	8008ec8 <_dtoa_r+0x940>
 8008e86:	9300      	str	r3, [sp, #0]
 8008e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e8a:	2b02      	cmp	r3, #2
 8008e8c:	dd1e      	ble.n	8008ecc <_dtoa_r+0x944>
 8008e8e:	9b00      	ldr	r3, [sp, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f47f aec0 	bne.w	8008c16 <_dtoa_r+0x68e>
 8008e96:	4621      	mov	r1, r4
 8008e98:	2205      	movs	r2, #5
 8008e9a:	4658      	mov	r0, fp
 8008e9c:	f000 fa9a 	bl	80093d4 <__multadd>
 8008ea0:	4601      	mov	r1, r0
 8008ea2:	4604      	mov	r4, r0
 8008ea4:	4648      	mov	r0, r9
 8008ea6:	f000 fcad 	bl	8009804 <__mcmp>
 8008eaa:	2800      	cmp	r0, #0
 8008eac:	f77f aeb3 	ble.w	8008c16 <_dtoa_r+0x68e>
 8008eb0:	4656      	mov	r6, sl
 8008eb2:	2331      	movs	r3, #49	@ 0x31
 8008eb4:	f806 3b01 	strb.w	r3, [r6], #1
 8008eb8:	9b04      	ldr	r3, [sp, #16]
 8008eba:	3301      	adds	r3, #1
 8008ebc:	9304      	str	r3, [sp, #16]
 8008ebe:	e6ae      	b.n	8008c1e <_dtoa_r+0x696>
 8008ec0:	9c07      	ldr	r4, [sp, #28]
 8008ec2:	9704      	str	r7, [sp, #16]
 8008ec4:	4625      	mov	r5, r4
 8008ec6:	e7f3      	b.n	8008eb0 <_dtoa_r+0x928>
 8008ec8:	9b07      	ldr	r3, [sp, #28]
 8008eca:	9300      	str	r3, [sp, #0]
 8008ecc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	f000 8104 	beq.w	80090dc <_dtoa_r+0xb54>
 8008ed4:	2e00      	cmp	r6, #0
 8008ed6:	dd05      	ble.n	8008ee4 <_dtoa_r+0x95c>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	4632      	mov	r2, r6
 8008edc:	4658      	mov	r0, fp
 8008ede:	f000 fc25 	bl	800972c <__lshift>
 8008ee2:	4605      	mov	r5, r0
 8008ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d05a      	beq.n	8008fa0 <_dtoa_r+0xa18>
 8008eea:	6869      	ldr	r1, [r5, #4]
 8008eec:	4658      	mov	r0, fp
 8008eee:	f000 fa0f 	bl	8009310 <_Balloc>
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	b928      	cbnz	r0, 8008f02 <_dtoa_r+0x97a>
 8008ef6:	4b84      	ldr	r3, [pc, #528]	@ (8009108 <_dtoa_r+0xb80>)
 8008ef8:	4602      	mov	r2, r0
 8008efa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008efe:	f7ff bb5a 	b.w	80085b6 <_dtoa_r+0x2e>
 8008f02:	692a      	ldr	r2, [r5, #16]
 8008f04:	3202      	adds	r2, #2
 8008f06:	0092      	lsls	r2, r2, #2
 8008f08:	f105 010c 	add.w	r1, r5, #12
 8008f0c:	300c      	adds	r0, #12
 8008f0e:	f001 f825 	bl	8009f5c <memcpy>
 8008f12:	2201      	movs	r2, #1
 8008f14:	4631      	mov	r1, r6
 8008f16:	4658      	mov	r0, fp
 8008f18:	f000 fc08 	bl	800972c <__lshift>
 8008f1c:	f10a 0301 	add.w	r3, sl, #1
 8008f20:	9307      	str	r3, [sp, #28]
 8008f22:	9b00      	ldr	r3, [sp, #0]
 8008f24:	4453      	add	r3, sl
 8008f26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f28:	9b02      	ldr	r3, [sp, #8]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	462f      	mov	r7, r5
 8008f30:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f32:	4605      	mov	r5, r0
 8008f34:	9b07      	ldr	r3, [sp, #28]
 8008f36:	4621      	mov	r1, r4
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	4648      	mov	r0, r9
 8008f3c:	9300      	str	r3, [sp, #0]
 8008f3e:	f7ff fa99 	bl	8008474 <quorem>
 8008f42:	4639      	mov	r1, r7
 8008f44:	9002      	str	r0, [sp, #8]
 8008f46:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008f4a:	4648      	mov	r0, r9
 8008f4c:	f000 fc5a 	bl	8009804 <__mcmp>
 8008f50:	462a      	mov	r2, r5
 8008f52:	9008      	str	r0, [sp, #32]
 8008f54:	4621      	mov	r1, r4
 8008f56:	4658      	mov	r0, fp
 8008f58:	f000 fc70 	bl	800983c <__mdiff>
 8008f5c:	68c2      	ldr	r2, [r0, #12]
 8008f5e:	4606      	mov	r6, r0
 8008f60:	bb02      	cbnz	r2, 8008fa4 <_dtoa_r+0xa1c>
 8008f62:	4601      	mov	r1, r0
 8008f64:	4648      	mov	r0, r9
 8008f66:	f000 fc4d 	bl	8009804 <__mcmp>
 8008f6a:	4602      	mov	r2, r0
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4658      	mov	r0, fp
 8008f70:	920e      	str	r2, [sp, #56]	@ 0x38
 8008f72:	f000 fa0d 	bl	8009390 <_Bfree>
 8008f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f7a:	9e07      	ldr	r6, [sp, #28]
 8008f7c:	ea43 0102 	orr.w	r1, r3, r2
 8008f80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f82:	4319      	orrs	r1, r3
 8008f84:	d110      	bne.n	8008fa8 <_dtoa_r+0xa20>
 8008f86:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008f8a:	d029      	beq.n	8008fe0 <_dtoa_r+0xa58>
 8008f8c:	9b08      	ldr	r3, [sp, #32]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	dd02      	ble.n	8008f98 <_dtoa_r+0xa10>
 8008f92:	9b02      	ldr	r3, [sp, #8]
 8008f94:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008f98:	9b00      	ldr	r3, [sp, #0]
 8008f9a:	f883 8000 	strb.w	r8, [r3]
 8008f9e:	e63f      	b.n	8008c20 <_dtoa_r+0x698>
 8008fa0:	4628      	mov	r0, r5
 8008fa2:	e7bb      	b.n	8008f1c <_dtoa_r+0x994>
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	e7e1      	b.n	8008f6c <_dtoa_r+0x9e4>
 8008fa8:	9b08      	ldr	r3, [sp, #32]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	db04      	blt.n	8008fb8 <_dtoa_r+0xa30>
 8008fae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008fb0:	430b      	orrs	r3, r1
 8008fb2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008fb4:	430b      	orrs	r3, r1
 8008fb6:	d120      	bne.n	8008ffa <_dtoa_r+0xa72>
 8008fb8:	2a00      	cmp	r2, #0
 8008fba:	dded      	ble.n	8008f98 <_dtoa_r+0xa10>
 8008fbc:	4649      	mov	r1, r9
 8008fbe:	2201      	movs	r2, #1
 8008fc0:	4658      	mov	r0, fp
 8008fc2:	f000 fbb3 	bl	800972c <__lshift>
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	4681      	mov	r9, r0
 8008fca:	f000 fc1b 	bl	8009804 <__mcmp>
 8008fce:	2800      	cmp	r0, #0
 8008fd0:	dc03      	bgt.n	8008fda <_dtoa_r+0xa52>
 8008fd2:	d1e1      	bne.n	8008f98 <_dtoa_r+0xa10>
 8008fd4:	f018 0f01 	tst.w	r8, #1
 8008fd8:	d0de      	beq.n	8008f98 <_dtoa_r+0xa10>
 8008fda:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008fde:	d1d8      	bne.n	8008f92 <_dtoa_r+0xa0a>
 8008fe0:	9a00      	ldr	r2, [sp, #0]
 8008fe2:	2339      	movs	r3, #57	@ 0x39
 8008fe4:	7013      	strb	r3, [r2, #0]
 8008fe6:	4633      	mov	r3, r6
 8008fe8:	461e      	mov	r6, r3
 8008fea:	3b01      	subs	r3, #1
 8008fec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ff0:	2a39      	cmp	r2, #57	@ 0x39
 8008ff2:	d052      	beq.n	800909a <_dtoa_r+0xb12>
 8008ff4:	3201      	adds	r2, #1
 8008ff6:	701a      	strb	r2, [r3, #0]
 8008ff8:	e612      	b.n	8008c20 <_dtoa_r+0x698>
 8008ffa:	2a00      	cmp	r2, #0
 8008ffc:	dd07      	ble.n	800900e <_dtoa_r+0xa86>
 8008ffe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009002:	d0ed      	beq.n	8008fe0 <_dtoa_r+0xa58>
 8009004:	9a00      	ldr	r2, [sp, #0]
 8009006:	f108 0301 	add.w	r3, r8, #1
 800900a:	7013      	strb	r3, [r2, #0]
 800900c:	e608      	b.n	8008c20 <_dtoa_r+0x698>
 800900e:	9b07      	ldr	r3, [sp, #28]
 8009010:	9a07      	ldr	r2, [sp, #28]
 8009012:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009016:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009018:	4293      	cmp	r3, r2
 800901a:	d028      	beq.n	800906e <_dtoa_r+0xae6>
 800901c:	4649      	mov	r1, r9
 800901e:	2300      	movs	r3, #0
 8009020:	220a      	movs	r2, #10
 8009022:	4658      	mov	r0, fp
 8009024:	f000 f9d6 	bl	80093d4 <__multadd>
 8009028:	42af      	cmp	r7, r5
 800902a:	4681      	mov	r9, r0
 800902c:	f04f 0300 	mov.w	r3, #0
 8009030:	f04f 020a 	mov.w	r2, #10
 8009034:	4639      	mov	r1, r7
 8009036:	4658      	mov	r0, fp
 8009038:	d107      	bne.n	800904a <_dtoa_r+0xac2>
 800903a:	f000 f9cb 	bl	80093d4 <__multadd>
 800903e:	4607      	mov	r7, r0
 8009040:	4605      	mov	r5, r0
 8009042:	9b07      	ldr	r3, [sp, #28]
 8009044:	3301      	adds	r3, #1
 8009046:	9307      	str	r3, [sp, #28]
 8009048:	e774      	b.n	8008f34 <_dtoa_r+0x9ac>
 800904a:	f000 f9c3 	bl	80093d4 <__multadd>
 800904e:	4629      	mov	r1, r5
 8009050:	4607      	mov	r7, r0
 8009052:	2300      	movs	r3, #0
 8009054:	220a      	movs	r2, #10
 8009056:	4658      	mov	r0, fp
 8009058:	f000 f9bc 	bl	80093d4 <__multadd>
 800905c:	4605      	mov	r5, r0
 800905e:	e7f0      	b.n	8009042 <_dtoa_r+0xaba>
 8009060:	9b00      	ldr	r3, [sp, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	bfcc      	ite	gt
 8009066:	461e      	movgt	r6, r3
 8009068:	2601      	movle	r6, #1
 800906a:	4456      	add	r6, sl
 800906c:	2700      	movs	r7, #0
 800906e:	4649      	mov	r1, r9
 8009070:	2201      	movs	r2, #1
 8009072:	4658      	mov	r0, fp
 8009074:	f000 fb5a 	bl	800972c <__lshift>
 8009078:	4621      	mov	r1, r4
 800907a:	4681      	mov	r9, r0
 800907c:	f000 fbc2 	bl	8009804 <__mcmp>
 8009080:	2800      	cmp	r0, #0
 8009082:	dcb0      	bgt.n	8008fe6 <_dtoa_r+0xa5e>
 8009084:	d102      	bne.n	800908c <_dtoa_r+0xb04>
 8009086:	f018 0f01 	tst.w	r8, #1
 800908a:	d1ac      	bne.n	8008fe6 <_dtoa_r+0xa5e>
 800908c:	4633      	mov	r3, r6
 800908e:	461e      	mov	r6, r3
 8009090:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009094:	2a30      	cmp	r2, #48	@ 0x30
 8009096:	d0fa      	beq.n	800908e <_dtoa_r+0xb06>
 8009098:	e5c2      	b.n	8008c20 <_dtoa_r+0x698>
 800909a:	459a      	cmp	sl, r3
 800909c:	d1a4      	bne.n	8008fe8 <_dtoa_r+0xa60>
 800909e:	9b04      	ldr	r3, [sp, #16]
 80090a0:	3301      	adds	r3, #1
 80090a2:	9304      	str	r3, [sp, #16]
 80090a4:	2331      	movs	r3, #49	@ 0x31
 80090a6:	f88a 3000 	strb.w	r3, [sl]
 80090aa:	e5b9      	b.n	8008c20 <_dtoa_r+0x698>
 80090ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80090ae:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800910c <_dtoa_r+0xb84>
 80090b2:	b11b      	cbz	r3, 80090bc <_dtoa_r+0xb34>
 80090b4:	f10a 0308 	add.w	r3, sl, #8
 80090b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80090ba:	6013      	str	r3, [r2, #0]
 80090bc:	4650      	mov	r0, sl
 80090be:	b019      	add	sp, #100	@ 0x64
 80090c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	f77f ae37 	ble.w	8008d3a <_dtoa_r+0x7b2>
 80090cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80090d0:	2001      	movs	r0, #1
 80090d2:	e655      	b.n	8008d80 <_dtoa_r+0x7f8>
 80090d4:	9b00      	ldr	r3, [sp, #0]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	f77f aed6 	ble.w	8008e88 <_dtoa_r+0x900>
 80090dc:	4656      	mov	r6, sl
 80090de:	4621      	mov	r1, r4
 80090e0:	4648      	mov	r0, r9
 80090e2:	f7ff f9c7 	bl	8008474 <quorem>
 80090e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80090ea:	f806 8b01 	strb.w	r8, [r6], #1
 80090ee:	9b00      	ldr	r3, [sp, #0]
 80090f0:	eba6 020a 	sub.w	r2, r6, sl
 80090f4:	4293      	cmp	r3, r2
 80090f6:	ddb3      	ble.n	8009060 <_dtoa_r+0xad8>
 80090f8:	4649      	mov	r1, r9
 80090fa:	2300      	movs	r3, #0
 80090fc:	220a      	movs	r2, #10
 80090fe:	4658      	mov	r0, fp
 8009100:	f000 f968 	bl	80093d4 <__multadd>
 8009104:	4681      	mov	r9, r0
 8009106:	e7ea      	b.n	80090de <_dtoa_r+0xb56>
 8009108:	0800a358 	.word	0x0800a358
 800910c:	0800a2f3 	.word	0x0800a2f3

08009110 <_free_r>:
 8009110:	b538      	push	{r3, r4, r5, lr}
 8009112:	4605      	mov	r5, r0
 8009114:	2900      	cmp	r1, #0
 8009116:	d041      	beq.n	800919c <_free_r+0x8c>
 8009118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800911c:	1f0c      	subs	r4, r1, #4
 800911e:	2b00      	cmp	r3, #0
 8009120:	bfb8      	it	lt
 8009122:	18e4      	addlt	r4, r4, r3
 8009124:	f000 f8e8 	bl	80092f8 <__malloc_lock>
 8009128:	4a1d      	ldr	r2, [pc, #116]	@ (80091a0 <_free_r+0x90>)
 800912a:	6813      	ldr	r3, [r2, #0]
 800912c:	b933      	cbnz	r3, 800913c <_free_r+0x2c>
 800912e:	6063      	str	r3, [r4, #4]
 8009130:	6014      	str	r4, [r2, #0]
 8009132:	4628      	mov	r0, r5
 8009134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009138:	f000 b8e4 	b.w	8009304 <__malloc_unlock>
 800913c:	42a3      	cmp	r3, r4
 800913e:	d908      	bls.n	8009152 <_free_r+0x42>
 8009140:	6820      	ldr	r0, [r4, #0]
 8009142:	1821      	adds	r1, r4, r0
 8009144:	428b      	cmp	r3, r1
 8009146:	bf01      	itttt	eq
 8009148:	6819      	ldreq	r1, [r3, #0]
 800914a:	685b      	ldreq	r3, [r3, #4]
 800914c:	1809      	addeq	r1, r1, r0
 800914e:	6021      	streq	r1, [r4, #0]
 8009150:	e7ed      	b.n	800912e <_free_r+0x1e>
 8009152:	461a      	mov	r2, r3
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	b10b      	cbz	r3, 800915c <_free_r+0x4c>
 8009158:	42a3      	cmp	r3, r4
 800915a:	d9fa      	bls.n	8009152 <_free_r+0x42>
 800915c:	6811      	ldr	r1, [r2, #0]
 800915e:	1850      	adds	r0, r2, r1
 8009160:	42a0      	cmp	r0, r4
 8009162:	d10b      	bne.n	800917c <_free_r+0x6c>
 8009164:	6820      	ldr	r0, [r4, #0]
 8009166:	4401      	add	r1, r0
 8009168:	1850      	adds	r0, r2, r1
 800916a:	4283      	cmp	r3, r0
 800916c:	6011      	str	r1, [r2, #0]
 800916e:	d1e0      	bne.n	8009132 <_free_r+0x22>
 8009170:	6818      	ldr	r0, [r3, #0]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	6053      	str	r3, [r2, #4]
 8009176:	4408      	add	r0, r1
 8009178:	6010      	str	r0, [r2, #0]
 800917a:	e7da      	b.n	8009132 <_free_r+0x22>
 800917c:	d902      	bls.n	8009184 <_free_r+0x74>
 800917e:	230c      	movs	r3, #12
 8009180:	602b      	str	r3, [r5, #0]
 8009182:	e7d6      	b.n	8009132 <_free_r+0x22>
 8009184:	6820      	ldr	r0, [r4, #0]
 8009186:	1821      	adds	r1, r4, r0
 8009188:	428b      	cmp	r3, r1
 800918a:	bf04      	itt	eq
 800918c:	6819      	ldreq	r1, [r3, #0]
 800918e:	685b      	ldreq	r3, [r3, #4]
 8009190:	6063      	str	r3, [r4, #4]
 8009192:	bf04      	itt	eq
 8009194:	1809      	addeq	r1, r1, r0
 8009196:	6021      	streq	r1, [r4, #0]
 8009198:	6054      	str	r4, [r2, #4]
 800919a:	e7ca      	b.n	8009132 <_free_r+0x22>
 800919c:	bd38      	pop	{r3, r4, r5, pc}
 800919e:	bf00      	nop
 80091a0:	200006ec 	.word	0x200006ec

080091a4 <malloc>:
 80091a4:	4b02      	ldr	r3, [pc, #8]	@ (80091b0 <malloc+0xc>)
 80091a6:	4601      	mov	r1, r0
 80091a8:	6818      	ldr	r0, [r3, #0]
 80091aa:	f000 b825 	b.w	80091f8 <_malloc_r>
 80091ae:	bf00      	nop
 80091b0:	20000018 	.word	0x20000018

080091b4 <sbrk_aligned>:
 80091b4:	b570      	push	{r4, r5, r6, lr}
 80091b6:	4e0f      	ldr	r6, [pc, #60]	@ (80091f4 <sbrk_aligned+0x40>)
 80091b8:	460c      	mov	r4, r1
 80091ba:	6831      	ldr	r1, [r6, #0]
 80091bc:	4605      	mov	r5, r0
 80091be:	b911      	cbnz	r1, 80091c6 <sbrk_aligned+0x12>
 80091c0:	f000 febc 	bl	8009f3c <_sbrk_r>
 80091c4:	6030      	str	r0, [r6, #0]
 80091c6:	4621      	mov	r1, r4
 80091c8:	4628      	mov	r0, r5
 80091ca:	f000 feb7 	bl	8009f3c <_sbrk_r>
 80091ce:	1c43      	adds	r3, r0, #1
 80091d0:	d103      	bne.n	80091da <sbrk_aligned+0x26>
 80091d2:	f04f 34ff 	mov.w	r4, #4294967295
 80091d6:	4620      	mov	r0, r4
 80091d8:	bd70      	pop	{r4, r5, r6, pc}
 80091da:	1cc4      	adds	r4, r0, #3
 80091dc:	f024 0403 	bic.w	r4, r4, #3
 80091e0:	42a0      	cmp	r0, r4
 80091e2:	d0f8      	beq.n	80091d6 <sbrk_aligned+0x22>
 80091e4:	1a21      	subs	r1, r4, r0
 80091e6:	4628      	mov	r0, r5
 80091e8:	f000 fea8 	bl	8009f3c <_sbrk_r>
 80091ec:	3001      	adds	r0, #1
 80091ee:	d1f2      	bne.n	80091d6 <sbrk_aligned+0x22>
 80091f0:	e7ef      	b.n	80091d2 <sbrk_aligned+0x1e>
 80091f2:	bf00      	nop
 80091f4:	200006e8 	.word	0x200006e8

080091f8 <_malloc_r>:
 80091f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091fc:	1ccd      	adds	r5, r1, #3
 80091fe:	f025 0503 	bic.w	r5, r5, #3
 8009202:	3508      	adds	r5, #8
 8009204:	2d0c      	cmp	r5, #12
 8009206:	bf38      	it	cc
 8009208:	250c      	movcc	r5, #12
 800920a:	2d00      	cmp	r5, #0
 800920c:	4606      	mov	r6, r0
 800920e:	db01      	blt.n	8009214 <_malloc_r+0x1c>
 8009210:	42a9      	cmp	r1, r5
 8009212:	d904      	bls.n	800921e <_malloc_r+0x26>
 8009214:	230c      	movs	r3, #12
 8009216:	6033      	str	r3, [r6, #0]
 8009218:	2000      	movs	r0, #0
 800921a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800921e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092f4 <_malloc_r+0xfc>
 8009222:	f000 f869 	bl	80092f8 <__malloc_lock>
 8009226:	f8d8 3000 	ldr.w	r3, [r8]
 800922a:	461c      	mov	r4, r3
 800922c:	bb44      	cbnz	r4, 8009280 <_malloc_r+0x88>
 800922e:	4629      	mov	r1, r5
 8009230:	4630      	mov	r0, r6
 8009232:	f7ff ffbf 	bl	80091b4 <sbrk_aligned>
 8009236:	1c43      	adds	r3, r0, #1
 8009238:	4604      	mov	r4, r0
 800923a:	d158      	bne.n	80092ee <_malloc_r+0xf6>
 800923c:	f8d8 4000 	ldr.w	r4, [r8]
 8009240:	4627      	mov	r7, r4
 8009242:	2f00      	cmp	r7, #0
 8009244:	d143      	bne.n	80092ce <_malloc_r+0xd6>
 8009246:	2c00      	cmp	r4, #0
 8009248:	d04b      	beq.n	80092e2 <_malloc_r+0xea>
 800924a:	6823      	ldr	r3, [r4, #0]
 800924c:	4639      	mov	r1, r7
 800924e:	4630      	mov	r0, r6
 8009250:	eb04 0903 	add.w	r9, r4, r3
 8009254:	f000 fe72 	bl	8009f3c <_sbrk_r>
 8009258:	4581      	cmp	r9, r0
 800925a:	d142      	bne.n	80092e2 <_malloc_r+0xea>
 800925c:	6821      	ldr	r1, [r4, #0]
 800925e:	1a6d      	subs	r5, r5, r1
 8009260:	4629      	mov	r1, r5
 8009262:	4630      	mov	r0, r6
 8009264:	f7ff ffa6 	bl	80091b4 <sbrk_aligned>
 8009268:	3001      	adds	r0, #1
 800926a:	d03a      	beq.n	80092e2 <_malloc_r+0xea>
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	442b      	add	r3, r5
 8009270:	6023      	str	r3, [r4, #0]
 8009272:	f8d8 3000 	ldr.w	r3, [r8]
 8009276:	685a      	ldr	r2, [r3, #4]
 8009278:	bb62      	cbnz	r2, 80092d4 <_malloc_r+0xdc>
 800927a:	f8c8 7000 	str.w	r7, [r8]
 800927e:	e00f      	b.n	80092a0 <_malloc_r+0xa8>
 8009280:	6822      	ldr	r2, [r4, #0]
 8009282:	1b52      	subs	r2, r2, r5
 8009284:	d420      	bmi.n	80092c8 <_malloc_r+0xd0>
 8009286:	2a0b      	cmp	r2, #11
 8009288:	d917      	bls.n	80092ba <_malloc_r+0xc2>
 800928a:	1961      	adds	r1, r4, r5
 800928c:	42a3      	cmp	r3, r4
 800928e:	6025      	str	r5, [r4, #0]
 8009290:	bf18      	it	ne
 8009292:	6059      	strne	r1, [r3, #4]
 8009294:	6863      	ldr	r3, [r4, #4]
 8009296:	bf08      	it	eq
 8009298:	f8c8 1000 	streq.w	r1, [r8]
 800929c:	5162      	str	r2, [r4, r5]
 800929e:	604b      	str	r3, [r1, #4]
 80092a0:	4630      	mov	r0, r6
 80092a2:	f000 f82f 	bl	8009304 <__malloc_unlock>
 80092a6:	f104 000b 	add.w	r0, r4, #11
 80092aa:	1d23      	adds	r3, r4, #4
 80092ac:	f020 0007 	bic.w	r0, r0, #7
 80092b0:	1ac2      	subs	r2, r0, r3
 80092b2:	bf1c      	itt	ne
 80092b4:	1a1b      	subne	r3, r3, r0
 80092b6:	50a3      	strne	r3, [r4, r2]
 80092b8:	e7af      	b.n	800921a <_malloc_r+0x22>
 80092ba:	6862      	ldr	r2, [r4, #4]
 80092bc:	42a3      	cmp	r3, r4
 80092be:	bf0c      	ite	eq
 80092c0:	f8c8 2000 	streq.w	r2, [r8]
 80092c4:	605a      	strne	r2, [r3, #4]
 80092c6:	e7eb      	b.n	80092a0 <_malloc_r+0xa8>
 80092c8:	4623      	mov	r3, r4
 80092ca:	6864      	ldr	r4, [r4, #4]
 80092cc:	e7ae      	b.n	800922c <_malloc_r+0x34>
 80092ce:	463c      	mov	r4, r7
 80092d0:	687f      	ldr	r7, [r7, #4]
 80092d2:	e7b6      	b.n	8009242 <_malloc_r+0x4a>
 80092d4:	461a      	mov	r2, r3
 80092d6:	685b      	ldr	r3, [r3, #4]
 80092d8:	42a3      	cmp	r3, r4
 80092da:	d1fb      	bne.n	80092d4 <_malloc_r+0xdc>
 80092dc:	2300      	movs	r3, #0
 80092de:	6053      	str	r3, [r2, #4]
 80092e0:	e7de      	b.n	80092a0 <_malloc_r+0xa8>
 80092e2:	230c      	movs	r3, #12
 80092e4:	6033      	str	r3, [r6, #0]
 80092e6:	4630      	mov	r0, r6
 80092e8:	f000 f80c 	bl	8009304 <__malloc_unlock>
 80092ec:	e794      	b.n	8009218 <_malloc_r+0x20>
 80092ee:	6005      	str	r5, [r0, #0]
 80092f0:	e7d6      	b.n	80092a0 <_malloc_r+0xa8>
 80092f2:	bf00      	nop
 80092f4:	200006ec 	.word	0x200006ec

080092f8 <__malloc_lock>:
 80092f8:	4801      	ldr	r0, [pc, #4]	@ (8009300 <__malloc_lock+0x8>)
 80092fa:	f7ff b89a 	b.w	8008432 <__retarget_lock_acquire_recursive>
 80092fe:	bf00      	nop
 8009300:	200006e4 	.word	0x200006e4

08009304 <__malloc_unlock>:
 8009304:	4801      	ldr	r0, [pc, #4]	@ (800930c <__malloc_unlock+0x8>)
 8009306:	f7ff b895 	b.w	8008434 <__retarget_lock_release_recursive>
 800930a:	bf00      	nop
 800930c:	200006e4 	.word	0x200006e4

08009310 <_Balloc>:
 8009310:	b570      	push	{r4, r5, r6, lr}
 8009312:	69c6      	ldr	r6, [r0, #28]
 8009314:	4604      	mov	r4, r0
 8009316:	460d      	mov	r5, r1
 8009318:	b976      	cbnz	r6, 8009338 <_Balloc+0x28>
 800931a:	2010      	movs	r0, #16
 800931c:	f7ff ff42 	bl	80091a4 <malloc>
 8009320:	4602      	mov	r2, r0
 8009322:	61e0      	str	r0, [r4, #28]
 8009324:	b920      	cbnz	r0, 8009330 <_Balloc+0x20>
 8009326:	4b18      	ldr	r3, [pc, #96]	@ (8009388 <_Balloc+0x78>)
 8009328:	4818      	ldr	r0, [pc, #96]	@ (800938c <_Balloc+0x7c>)
 800932a:	216b      	movs	r1, #107	@ 0x6b
 800932c:	f7ff f884 	bl	8008438 <__assert_func>
 8009330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009334:	6006      	str	r6, [r0, #0]
 8009336:	60c6      	str	r6, [r0, #12]
 8009338:	69e6      	ldr	r6, [r4, #28]
 800933a:	68f3      	ldr	r3, [r6, #12]
 800933c:	b183      	cbz	r3, 8009360 <_Balloc+0x50>
 800933e:	69e3      	ldr	r3, [r4, #28]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009346:	b9b8      	cbnz	r0, 8009378 <_Balloc+0x68>
 8009348:	2101      	movs	r1, #1
 800934a:	fa01 f605 	lsl.w	r6, r1, r5
 800934e:	1d72      	adds	r2, r6, #5
 8009350:	0092      	lsls	r2, r2, #2
 8009352:	4620      	mov	r0, r4
 8009354:	f000 fe17 	bl	8009f86 <_calloc_r>
 8009358:	b160      	cbz	r0, 8009374 <_Balloc+0x64>
 800935a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800935e:	e00e      	b.n	800937e <_Balloc+0x6e>
 8009360:	2221      	movs	r2, #33	@ 0x21
 8009362:	2104      	movs	r1, #4
 8009364:	4620      	mov	r0, r4
 8009366:	f000 fe0e 	bl	8009f86 <_calloc_r>
 800936a:	69e3      	ldr	r3, [r4, #28]
 800936c:	60f0      	str	r0, [r6, #12]
 800936e:	68db      	ldr	r3, [r3, #12]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d1e4      	bne.n	800933e <_Balloc+0x2e>
 8009374:	2000      	movs	r0, #0
 8009376:	bd70      	pop	{r4, r5, r6, pc}
 8009378:	6802      	ldr	r2, [r0, #0]
 800937a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800937e:	2300      	movs	r3, #0
 8009380:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009384:	e7f7      	b.n	8009376 <_Balloc+0x66>
 8009386:	bf00      	nop
 8009388:	0800a214 	.word	0x0800a214
 800938c:	0800a369 	.word	0x0800a369

08009390 <_Bfree>:
 8009390:	b570      	push	{r4, r5, r6, lr}
 8009392:	69c6      	ldr	r6, [r0, #28]
 8009394:	4605      	mov	r5, r0
 8009396:	460c      	mov	r4, r1
 8009398:	b976      	cbnz	r6, 80093b8 <_Bfree+0x28>
 800939a:	2010      	movs	r0, #16
 800939c:	f7ff ff02 	bl	80091a4 <malloc>
 80093a0:	4602      	mov	r2, r0
 80093a2:	61e8      	str	r0, [r5, #28]
 80093a4:	b920      	cbnz	r0, 80093b0 <_Bfree+0x20>
 80093a6:	4b09      	ldr	r3, [pc, #36]	@ (80093cc <_Bfree+0x3c>)
 80093a8:	4809      	ldr	r0, [pc, #36]	@ (80093d0 <_Bfree+0x40>)
 80093aa:	218f      	movs	r1, #143	@ 0x8f
 80093ac:	f7ff f844 	bl	8008438 <__assert_func>
 80093b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093b4:	6006      	str	r6, [r0, #0]
 80093b6:	60c6      	str	r6, [r0, #12]
 80093b8:	b13c      	cbz	r4, 80093ca <_Bfree+0x3a>
 80093ba:	69eb      	ldr	r3, [r5, #28]
 80093bc:	6862      	ldr	r2, [r4, #4]
 80093be:	68db      	ldr	r3, [r3, #12]
 80093c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093c4:	6021      	str	r1, [r4, #0]
 80093c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093ca:	bd70      	pop	{r4, r5, r6, pc}
 80093cc:	0800a214 	.word	0x0800a214
 80093d0:	0800a369 	.word	0x0800a369

080093d4 <__multadd>:
 80093d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093d8:	690d      	ldr	r5, [r1, #16]
 80093da:	4607      	mov	r7, r0
 80093dc:	460c      	mov	r4, r1
 80093de:	461e      	mov	r6, r3
 80093e0:	f101 0c14 	add.w	ip, r1, #20
 80093e4:	2000      	movs	r0, #0
 80093e6:	f8dc 3000 	ldr.w	r3, [ip]
 80093ea:	b299      	uxth	r1, r3
 80093ec:	fb02 6101 	mla	r1, r2, r1, r6
 80093f0:	0c1e      	lsrs	r6, r3, #16
 80093f2:	0c0b      	lsrs	r3, r1, #16
 80093f4:	fb02 3306 	mla	r3, r2, r6, r3
 80093f8:	b289      	uxth	r1, r1
 80093fa:	3001      	adds	r0, #1
 80093fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009400:	4285      	cmp	r5, r0
 8009402:	f84c 1b04 	str.w	r1, [ip], #4
 8009406:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800940a:	dcec      	bgt.n	80093e6 <__multadd+0x12>
 800940c:	b30e      	cbz	r6, 8009452 <__multadd+0x7e>
 800940e:	68a3      	ldr	r3, [r4, #8]
 8009410:	42ab      	cmp	r3, r5
 8009412:	dc19      	bgt.n	8009448 <__multadd+0x74>
 8009414:	6861      	ldr	r1, [r4, #4]
 8009416:	4638      	mov	r0, r7
 8009418:	3101      	adds	r1, #1
 800941a:	f7ff ff79 	bl	8009310 <_Balloc>
 800941e:	4680      	mov	r8, r0
 8009420:	b928      	cbnz	r0, 800942e <__multadd+0x5a>
 8009422:	4602      	mov	r2, r0
 8009424:	4b0c      	ldr	r3, [pc, #48]	@ (8009458 <__multadd+0x84>)
 8009426:	480d      	ldr	r0, [pc, #52]	@ (800945c <__multadd+0x88>)
 8009428:	21ba      	movs	r1, #186	@ 0xba
 800942a:	f7ff f805 	bl	8008438 <__assert_func>
 800942e:	6922      	ldr	r2, [r4, #16]
 8009430:	3202      	adds	r2, #2
 8009432:	f104 010c 	add.w	r1, r4, #12
 8009436:	0092      	lsls	r2, r2, #2
 8009438:	300c      	adds	r0, #12
 800943a:	f000 fd8f 	bl	8009f5c <memcpy>
 800943e:	4621      	mov	r1, r4
 8009440:	4638      	mov	r0, r7
 8009442:	f7ff ffa5 	bl	8009390 <_Bfree>
 8009446:	4644      	mov	r4, r8
 8009448:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800944c:	3501      	adds	r5, #1
 800944e:	615e      	str	r6, [r3, #20]
 8009450:	6125      	str	r5, [r4, #16]
 8009452:	4620      	mov	r0, r4
 8009454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009458:	0800a358 	.word	0x0800a358
 800945c:	0800a369 	.word	0x0800a369

08009460 <__hi0bits>:
 8009460:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009464:	4603      	mov	r3, r0
 8009466:	bf36      	itet	cc
 8009468:	0403      	lslcc	r3, r0, #16
 800946a:	2000      	movcs	r0, #0
 800946c:	2010      	movcc	r0, #16
 800946e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009472:	bf3c      	itt	cc
 8009474:	021b      	lslcc	r3, r3, #8
 8009476:	3008      	addcc	r0, #8
 8009478:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800947c:	bf3c      	itt	cc
 800947e:	011b      	lslcc	r3, r3, #4
 8009480:	3004      	addcc	r0, #4
 8009482:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009486:	bf3c      	itt	cc
 8009488:	009b      	lslcc	r3, r3, #2
 800948a:	3002      	addcc	r0, #2
 800948c:	2b00      	cmp	r3, #0
 800948e:	db05      	blt.n	800949c <__hi0bits+0x3c>
 8009490:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009494:	f100 0001 	add.w	r0, r0, #1
 8009498:	bf08      	it	eq
 800949a:	2020      	moveq	r0, #32
 800949c:	4770      	bx	lr

0800949e <__lo0bits>:
 800949e:	6803      	ldr	r3, [r0, #0]
 80094a0:	4602      	mov	r2, r0
 80094a2:	f013 0007 	ands.w	r0, r3, #7
 80094a6:	d00b      	beq.n	80094c0 <__lo0bits+0x22>
 80094a8:	07d9      	lsls	r1, r3, #31
 80094aa:	d421      	bmi.n	80094f0 <__lo0bits+0x52>
 80094ac:	0798      	lsls	r0, r3, #30
 80094ae:	bf49      	itett	mi
 80094b0:	085b      	lsrmi	r3, r3, #1
 80094b2:	089b      	lsrpl	r3, r3, #2
 80094b4:	2001      	movmi	r0, #1
 80094b6:	6013      	strmi	r3, [r2, #0]
 80094b8:	bf5c      	itt	pl
 80094ba:	6013      	strpl	r3, [r2, #0]
 80094bc:	2002      	movpl	r0, #2
 80094be:	4770      	bx	lr
 80094c0:	b299      	uxth	r1, r3
 80094c2:	b909      	cbnz	r1, 80094c8 <__lo0bits+0x2a>
 80094c4:	0c1b      	lsrs	r3, r3, #16
 80094c6:	2010      	movs	r0, #16
 80094c8:	b2d9      	uxtb	r1, r3
 80094ca:	b909      	cbnz	r1, 80094d0 <__lo0bits+0x32>
 80094cc:	3008      	adds	r0, #8
 80094ce:	0a1b      	lsrs	r3, r3, #8
 80094d0:	0719      	lsls	r1, r3, #28
 80094d2:	bf04      	itt	eq
 80094d4:	091b      	lsreq	r3, r3, #4
 80094d6:	3004      	addeq	r0, #4
 80094d8:	0799      	lsls	r1, r3, #30
 80094da:	bf04      	itt	eq
 80094dc:	089b      	lsreq	r3, r3, #2
 80094de:	3002      	addeq	r0, #2
 80094e0:	07d9      	lsls	r1, r3, #31
 80094e2:	d403      	bmi.n	80094ec <__lo0bits+0x4e>
 80094e4:	085b      	lsrs	r3, r3, #1
 80094e6:	f100 0001 	add.w	r0, r0, #1
 80094ea:	d003      	beq.n	80094f4 <__lo0bits+0x56>
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	4770      	bx	lr
 80094f0:	2000      	movs	r0, #0
 80094f2:	4770      	bx	lr
 80094f4:	2020      	movs	r0, #32
 80094f6:	4770      	bx	lr

080094f8 <__i2b>:
 80094f8:	b510      	push	{r4, lr}
 80094fa:	460c      	mov	r4, r1
 80094fc:	2101      	movs	r1, #1
 80094fe:	f7ff ff07 	bl	8009310 <_Balloc>
 8009502:	4602      	mov	r2, r0
 8009504:	b928      	cbnz	r0, 8009512 <__i2b+0x1a>
 8009506:	4b05      	ldr	r3, [pc, #20]	@ (800951c <__i2b+0x24>)
 8009508:	4805      	ldr	r0, [pc, #20]	@ (8009520 <__i2b+0x28>)
 800950a:	f240 1145 	movw	r1, #325	@ 0x145
 800950e:	f7fe ff93 	bl	8008438 <__assert_func>
 8009512:	2301      	movs	r3, #1
 8009514:	6144      	str	r4, [r0, #20]
 8009516:	6103      	str	r3, [r0, #16]
 8009518:	bd10      	pop	{r4, pc}
 800951a:	bf00      	nop
 800951c:	0800a358 	.word	0x0800a358
 8009520:	0800a369 	.word	0x0800a369

08009524 <__multiply>:
 8009524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009528:	4614      	mov	r4, r2
 800952a:	690a      	ldr	r2, [r1, #16]
 800952c:	6923      	ldr	r3, [r4, #16]
 800952e:	429a      	cmp	r2, r3
 8009530:	bfa8      	it	ge
 8009532:	4623      	movge	r3, r4
 8009534:	460f      	mov	r7, r1
 8009536:	bfa4      	itt	ge
 8009538:	460c      	movge	r4, r1
 800953a:	461f      	movge	r7, r3
 800953c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009540:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009544:	68a3      	ldr	r3, [r4, #8]
 8009546:	6861      	ldr	r1, [r4, #4]
 8009548:	eb0a 0609 	add.w	r6, sl, r9
 800954c:	42b3      	cmp	r3, r6
 800954e:	b085      	sub	sp, #20
 8009550:	bfb8      	it	lt
 8009552:	3101      	addlt	r1, #1
 8009554:	f7ff fedc 	bl	8009310 <_Balloc>
 8009558:	b930      	cbnz	r0, 8009568 <__multiply+0x44>
 800955a:	4602      	mov	r2, r0
 800955c:	4b44      	ldr	r3, [pc, #272]	@ (8009670 <__multiply+0x14c>)
 800955e:	4845      	ldr	r0, [pc, #276]	@ (8009674 <__multiply+0x150>)
 8009560:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009564:	f7fe ff68 	bl	8008438 <__assert_func>
 8009568:	f100 0514 	add.w	r5, r0, #20
 800956c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009570:	462b      	mov	r3, r5
 8009572:	2200      	movs	r2, #0
 8009574:	4543      	cmp	r3, r8
 8009576:	d321      	bcc.n	80095bc <__multiply+0x98>
 8009578:	f107 0114 	add.w	r1, r7, #20
 800957c:	f104 0214 	add.w	r2, r4, #20
 8009580:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009584:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009588:	9302      	str	r3, [sp, #8]
 800958a:	1b13      	subs	r3, r2, r4
 800958c:	3b15      	subs	r3, #21
 800958e:	f023 0303 	bic.w	r3, r3, #3
 8009592:	3304      	adds	r3, #4
 8009594:	f104 0715 	add.w	r7, r4, #21
 8009598:	42ba      	cmp	r2, r7
 800959a:	bf38      	it	cc
 800959c:	2304      	movcc	r3, #4
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	9b02      	ldr	r3, [sp, #8]
 80095a2:	9103      	str	r1, [sp, #12]
 80095a4:	428b      	cmp	r3, r1
 80095a6:	d80c      	bhi.n	80095c2 <__multiply+0x9e>
 80095a8:	2e00      	cmp	r6, #0
 80095aa:	dd03      	ble.n	80095b4 <__multiply+0x90>
 80095ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d05b      	beq.n	800966c <__multiply+0x148>
 80095b4:	6106      	str	r6, [r0, #16]
 80095b6:	b005      	add	sp, #20
 80095b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095bc:	f843 2b04 	str.w	r2, [r3], #4
 80095c0:	e7d8      	b.n	8009574 <__multiply+0x50>
 80095c2:	f8b1 a000 	ldrh.w	sl, [r1]
 80095c6:	f1ba 0f00 	cmp.w	sl, #0
 80095ca:	d024      	beq.n	8009616 <__multiply+0xf2>
 80095cc:	f104 0e14 	add.w	lr, r4, #20
 80095d0:	46a9      	mov	r9, r5
 80095d2:	f04f 0c00 	mov.w	ip, #0
 80095d6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80095da:	f8d9 3000 	ldr.w	r3, [r9]
 80095de:	fa1f fb87 	uxth.w	fp, r7
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	fb0a 330b 	mla	r3, sl, fp, r3
 80095e8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80095ec:	f8d9 7000 	ldr.w	r7, [r9]
 80095f0:	4463      	add	r3, ip
 80095f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80095f6:	fb0a c70b 	mla	r7, sl, fp, ip
 80095fa:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80095fe:	b29b      	uxth	r3, r3
 8009600:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009604:	4572      	cmp	r2, lr
 8009606:	f849 3b04 	str.w	r3, [r9], #4
 800960a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800960e:	d8e2      	bhi.n	80095d6 <__multiply+0xb2>
 8009610:	9b01      	ldr	r3, [sp, #4]
 8009612:	f845 c003 	str.w	ip, [r5, r3]
 8009616:	9b03      	ldr	r3, [sp, #12]
 8009618:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800961c:	3104      	adds	r1, #4
 800961e:	f1b9 0f00 	cmp.w	r9, #0
 8009622:	d021      	beq.n	8009668 <__multiply+0x144>
 8009624:	682b      	ldr	r3, [r5, #0]
 8009626:	f104 0c14 	add.w	ip, r4, #20
 800962a:	46ae      	mov	lr, r5
 800962c:	f04f 0a00 	mov.w	sl, #0
 8009630:	f8bc b000 	ldrh.w	fp, [ip]
 8009634:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009638:	fb09 770b 	mla	r7, r9, fp, r7
 800963c:	4457      	add	r7, sl
 800963e:	b29b      	uxth	r3, r3
 8009640:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009644:	f84e 3b04 	str.w	r3, [lr], #4
 8009648:	f85c 3b04 	ldr.w	r3, [ip], #4
 800964c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009650:	f8be 3000 	ldrh.w	r3, [lr]
 8009654:	fb09 330a 	mla	r3, r9, sl, r3
 8009658:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800965c:	4562      	cmp	r2, ip
 800965e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009662:	d8e5      	bhi.n	8009630 <__multiply+0x10c>
 8009664:	9f01      	ldr	r7, [sp, #4]
 8009666:	51eb      	str	r3, [r5, r7]
 8009668:	3504      	adds	r5, #4
 800966a:	e799      	b.n	80095a0 <__multiply+0x7c>
 800966c:	3e01      	subs	r6, #1
 800966e:	e79b      	b.n	80095a8 <__multiply+0x84>
 8009670:	0800a358 	.word	0x0800a358
 8009674:	0800a369 	.word	0x0800a369

08009678 <__pow5mult>:
 8009678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800967c:	4615      	mov	r5, r2
 800967e:	f012 0203 	ands.w	r2, r2, #3
 8009682:	4607      	mov	r7, r0
 8009684:	460e      	mov	r6, r1
 8009686:	d007      	beq.n	8009698 <__pow5mult+0x20>
 8009688:	4c25      	ldr	r4, [pc, #148]	@ (8009720 <__pow5mult+0xa8>)
 800968a:	3a01      	subs	r2, #1
 800968c:	2300      	movs	r3, #0
 800968e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009692:	f7ff fe9f 	bl	80093d4 <__multadd>
 8009696:	4606      	mov	r6, r0
 8009698:	10ad      	asrs	r5, r5, #2
 800969a:	d03d      	beq.n	8009718 <__pow5mult+0xa0>
 800969c:	69fc      	ldr	r4, [r7, #28]
 800969e:	b97c      	cbnz	r4, 80096c0 <__pow5mult+0x48>
 80096a0:	2010      	movs	r0, #16
 80096a2:	f7ff fd7f 	bl	80091a4 <malloc>
 80096a6:	4602      	mov	r2, r0
 80096a8:	61f8      	str	r0, [r7, #28]
 80096aa:	b928      	cbnz	r0, 80096b8 <__pow5mult+0x40>
 80096ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009724 <__pow5mult+0xac>)
 80096ae:	481e      	ldr	r0, [pc, #120]	@ (8009728 <__pow5mult+0xb0>)
 80096b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80096b4:	f7fe fec0 	bl	8008438 <__assert_func>
 80096b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096bc:	6004      	str	r4, [r0, #0]
 80096be:	60c4      	str	r4, [r0, #12]
 80096c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096c8:	b94c      	cbnz	r4, 80096de <__pow5mult+0x66>
 80096ca:	f240 2171 	movw	r1, #625	@ 0x271
 80096ce:	4638      	mov	r0, r7
 80096d0:	f7ff ff12 	bl	80094f8 <__i2b>
 80096d4:	2300      	movs	r3, #0
 80096d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80096da:	4604      	mov	r4, r0
 80096dc:	6003      	str	r3, [r0, #0]
 80096de:	f04f 0900 	mov.w	r9, #0
 80096e2:	07eb      	lsls	r3, r5, #31
 80096e4:	d50a      	bpl.n	80096fc <__pow5mult+0x84>
 80096e6:	4631      	mov	r1, r6
 80096e8:	4622      	mov	r2, r4
 80096ea:	4638      	mov	r0, r7
 80096ec:	f7ff ff1a 	bl	8009524 <__multiply>
 80096f0:	4631      	mov	r1, r6
 80096f2:	4680      	mov	r8, r0
 80096f4:	4638      	mov	r0, r7
 80096f6:	f7ff fe4b 	bl	8009390 <_Bfree>
 80096fa:	4646      	mov	r6, r8
 80096fc:	106d      	asrs	r5, r5, #1
 80096fe:	d00b      	beq.n	8009718 <__pow5mult+0xa0>
 8009700:	6820      	ldr	r0, [r4, #0]
 8009702:	b938      	cbnz	r0, 8009714 <__pow5mult+0x9c>
 8009704:	4622      	mov	r2, r4
 8009706:	4621      	mov	r1, r4
 8009708:	4638      	mov	r0, r7
 800970a:	f7ff ff0b 	bl	8009524 <__multiply>
 800970e:	6020      	str	r0, [r4, #0]
 8009710:	f8c0 9000 	str.w	r9, [r0]
 8009714:	4604      	mov	r4, r0
 8009716:	e7e4      	b.n	80096e2 <__pow5mult+0x6a>
 8009718:	4630      	mov	r0, r6
 800971a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800971e:	bf00      	nop
 8009720:	0800a3c4 	.word	0x0800a3c4
 8009724:	0800a214 	.word	0x0800a214
 8009728:	0800a369 	.word	0x0800a369

0800972c <__lshift>:
 800972c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009730:	460c      	mov	r4, r1
 8009732:	6849      	ldr	r1, [r1, #4]
 8009734:	6923      	ldr	r3, [r4, #16]
 8009736:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800973a:	68a3      	ldr	r3, [r4, #8]
 800973c:	4607      	mov	r7, r0
 800973e:	4691      	mov	r9, r2
 8009740:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009744:	f108 0601 	add.w	r6, r8, #1
 8009748:	42b3      	cmp	r3, r6
 800974a:	db0b      	blt.n	8009764 <__lshift+0x38>
 800974c:	4638      	mov	r0, r7
 800974e:	f7ff fddf 	bl	8009310 <_Balloc>
 8009752:	4605      	mov	r5, r0
 8009754:	b948      	cbnz	r0, 800976a <__lshift+0x3e>
 8009756:	4602      	mov	r2, r0
 8009758:	4b28      	ldr	r3, [pc, #160]	@ (80097fc <__lshift+0xd0>)
 800975a:	4829      	ldr	r0, [pc, #164]	@ (8009800 <__lshift+0xd4>)
 800975c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009760:	f7fe fe6a 	bl	8008438 <__assert_func>
 8009764:	3101      	adds	r1, #1
 8009766:	005b      	lsls	r3, r3, #1
 8009768:	e7ee      	b.n	8009748 <__lshift+0x1c>
 800976a:	2300      	movs	r3, #0
 800976c:	f100 0114 	add.w	r1, r0, #20
 8009770:	f100 0210 	add.w	r2, r0, #16
 8009774:	4618      	mov	r0, r3
 8009776:	4553      	cmp	r3, sl
 8009778:	db33      	blt.n	80097e2 <__lshift+0xb6>
 800977a:	6920      	ldr	r0, [r4, #16]
 800977c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009780:	f104 0314 	add.w	r3, r4, #20
 8009784:	f019 091f 	ands.w	r9, r9, #31
 8009788:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800978c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009790:	d02b      	beq.n	80097ea <__lshift+0xbe>
 8009792:	f1c9 0e20 	rsb	lr, r9, #32
 8009796:	468a      	mov	sl, r1
 8009798:	2200      	movs	r2, #0
 800979a:	6818      	ldr	r0, [r3, #0]
 800979c:	fa00 f009 	lsl.w	r0, r0, r9
 80097a0:	4310      	orrs	r0, r2
 80097a2:	f84a 0b04 	str.w	r0, [sl], #4
 80097a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80097aa:	459c      	cmp	ip, r3
 80097ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80097b0:	d8f3      	bhi.n	800979a <__lshift+0x6e>
 80097b2:	ebac 0304 	sub.w	r3, ip, r4
 80097b6:	3b15      	subs	r3, #21
 80097b8:	f023 0303 	bic.w	r3, r3, #3
 80097bc:	3304      	adds	r3, #4
 80097be:	f104 0015 	add.w	r0, r4, #21
 80097c2:	4584      	cmp	ip, r0
 80097c4:	bf38      	it	cc
 80097c6:	2304      	movcc	r3, #4
 80097c8:	50ca      	str	r2, [r1, r3]
 80097ca:	b10a      	cbz	r2, 80097d0 <__lshift+0xa4>
 80097cc:	f108 0602 	add.w	r6, r8, #2
 80097d0:	3e01      	subs	r6, #1
 80097d2:	4638      	mov	r0, r7
 80097d4:	612e      	str	r6, [r5, #16]
 80097d6:	4621      	mov	r1, r4
 80097d8:	f7ff fdda 	bl	8009390 <_Bfree>
 80097dc:	4628      	mov	r0, r5
 80097de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80097e6:	3301      	adds	r3, #1
 80097e8:	e7c5      	b.n	8009776 <__lshift+0x4a>
 80097ea:	3904      	subs	r1, #4
 80097ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80097f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80097f4:	459c      	cmp	ip, r3
 80097f6:	d8f9      	bhi.n	80097ec <__lshift+0xc0>
 80097f8:	e7ea      	b.n	80097d0 <__lshift+0xa4>
 80097fa:	bf00      	nop
 80097fc:	0800a358 	.word	0x0800a358
 8009800:	0800a369 	.word	0x0800a369

08009804 <__mcmp>:
 8009804:	690a      	ldr	r2, [r1, #16]
 8009806:	4603      	mov	r3, r0
 8009808:	6900      	ldr	r0, [r0, #16]
 800980a:	1a80      	subs	r0, r0, r2
 800980c:	b530      	push	{r4, r5, lr}
 800980e:	d10e      	bne.n	800982e <__mcmp+0x2a>
 8009810:	3314      	adds	r3, #20
 8009812:	3114      	adds	r1, #20
 8009814:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009818:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800981c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009820:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009824:	4295      	cmp	r5, r2
 8009826:	d003      	beq.n	8009830 <__mcmp+0x2c>
 8009828:	d205      	bcs.n	8009836 <__mcmp+0x32>
 800982a:	f04f 30ff 	mov.w	r0, #4294967295
 800982e:	bd30      	pop	{r4, r5, pc}
 8009830:	42a3      	cmp	r3, r4
 8009832:	d3f3      	bcc.n	800981c <__mcmp+0x18>
 8009834:	e7fb      	b.n	800982e <__mcmp+0x2a>
 8009836:	2001      	movs	r0, #1
 8009838:	e7f9      	b.n	800982e <__mcmp+0x2a>
	...

0800983c <__mdiff>:
 800983c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009840:	4689      	mov	r9, r1
 8009842:	4606      	mov	r6, r0
 8009844:	4611      	mov	r1, r2
 8009846:	4648      	mov	r0, r9
 8009848:	4614      	mov	r4, r2
 800984a:	f7ff ffdb 	bl	8009804 <__mcmp>
 800984e:	1e05      	subs	r5, r0, #0
 8009850:	d112      	bne.n	8009878 <__mdiff+0x3c>
 8009852:	4629      	mov	r1, r5
 8009854:	4630      	mov	r0, r6
 8009856:	f7ff fd5b 	bl	8009310 <_Balloc>
 800985a:	4602      	mov	r2, r0
 800985c:	b928      	cbnz	r0, 800986a <__mdiff+0x2e>
 800985e:	4b3f      	ldr	r3, [pc, #252]	@ (800995c <__mdiff+0x120>)
 8009860:	f240 2137 	movw	r1, #567	@ 0x237
 8009864:	483e      	ldr	r0, [pc, #248]	@ (8009960 <__mdiff+0x124>)
 8009866:	f7fe fde7 	bl	8008438 <__assert_func>
 800986a:	2301      	movs	r3, #1
 800986c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009870:	4610      	mov	r0, r2
 8009872:	b003      	add	sp, #12
 8009874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009878:	bfbc      	itt	lt
 800987a:	464b      	movlt	r3, r9
 800987c:	46a1      	movlt	r9, r4
 800987e:	4630      	mov	r0, r6
 8009880:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009884:	bfba      	itte	lt
 8009886:	461c      	movlt	r4, r3
 8009888:	2501      	movlt	r5, #1
 800988a:	2500      	movge	r5, #0
 800988c:	f7ff fd40 	bl	8009310 <_Balloc>
 8009890:	4602      	mov	r2, r0
 8009892:	b918      	cbnz	r0, 800989c <__mdiff+0x60>
 8009894:	4b31      	ldr	r3, [pc, #196]	@ (800995c <__mdiff+0x120>)
 8009896:	f240 2145 	movw	r1, #581	@ 0x245
 800989a:	e7e3      	b.n	8009864 <__mdiff+0x28>
 800989c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80098a0:	6926      	ldr	r6, [r4, #16]
 80098a2:	60c5      	str	r5, [r0, #12]
 80098a4:	f109 0310 	add.w	r3, r9, #16
 80098a8:	f109 0514 	add.w	r5, r9, #20
 80098ac:	f104 0e14 	add.w	lr, r4, #20
 80098b0:	f100 0b14 	add.w	fp, r0, #20
 80098b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80098b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80098bc:	9301      	str	r3, [sp, #4]
 80098be:	46d9      	mov	r9, fp
 80098c0:	f04f 0c00 	mov.w	ip, #0
 80098c4:	9b01      	ldr	r3, [sp, #4]
 80098c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098ce:	9301      	str	r3, [sp, #4]
 80098d0:	fa1f f38a 	uxth.w	r3, sl
 80098d4:	4619      	mov	r1, r3
 80098d6:	b283      	uxth	r3, r0
 80098d8:	1acb      	subs	r3, r1, r3
 80098da:	0c00      	lsrs	r0, r0, #16
 80098dc:	4463      	add	r3, ip
 80098de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098ec:	4576      	cmp	r6, lr
 80098ee:	f849 3b04 	str.w	r3, [r9], #4
 80098f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098f6:	d8e5      	bhi.n	80098c4 <__mdiff+0x88>
 80098f8:	1b33      	subs	r3, r6, r4
 80098fa:	3b15      	subs	r3, #21
 80098fc:	f023 0303 	bic.w	r3, r3, #3
 8009900:	3415      	adds	r4, #21
 8009902:	3304      	adds	r3, #4
 8009904:	42a6      	cmp	r6, r4
 8009906:	bf38      	it	cc
 8009908:	2304      	movcc	r3, #4
 800990a:	441d      	add	r5, r3
 800990c:	445b      	add	r3, fp
 800990e:	461e      	mov	r6, r3
 8009910:	462c      	mov	r4, r5
 8009912:	4544      	cmp	r4, r8
 8009914:	d30e      	bcc.n	8009934 <__mdiff+0xf8>
 8009916:	f108 0103 	add.w	r1, r8, #3
 800991a:	1b49      	subs	r1, r1, r5
 800991c:	f021 0103 	bic.w	r1, r1, #3
 8009920:	3d03      	subs	r5, #3
 8009922:	45a8      	cmp	r8, r5
 8009924:	bf38      	it	cc
 8009926:	2100      	movcc	r1, #0
 8009928:	440b      	add	r3, r1
 800992a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800992e:	b191      	cbz	r1, 8009956 <__mdiff+0x11a>
 8009930:	6117      	str	r7, [r2, #16]
 8009932:	e79d      	b.n	8009870 <__mdiff+0x34>
 8009934:	f854 1b04 	ldr.w	r1, [r4], #4
 8009938:	46e6      	mov	lr, ip
 800993a:	0c08      	lsrs	r0, r1, #16
 800993c:	fa1c fc81 	uxtah	ip, ip, r1
 8009940:	4471      	add	r1, lr
 8009942:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009946:	b289      	uxth	r1, r1
 8009948:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800994c:	f846 1b04 	str.w	r1, [r6], #4
 8009950:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009954:	e7dd      	b.n	8009912 <__mdiff+0xd6>
 8009956:	3f01      	subs	r7, #1
 8009958:	e7e7      	b.n	800992a <__mdiff+0xee>
 800995a:	bf00      	nop
 800995c:	0800a358 	.word	0x0800a358
 8009960:	0800a369 	.word	0x0800a369

08009964 <__d2b>:
 8009964:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009968:	460f      	mov	r7, r1
 800996a:	2101      	movs	r1, #1
 800996c:	ec59 8b10 	vmov	r8, r9, d0
 8009970:	4616      	mov	r6, r2
 8009972:	f7ff fccd 	bl	8009310 <_Balloc>
 8009976:	4604      	mov	r4, r0
 8009978:	b930      	cbnz	r0, 8009988 <__d2b+0x24>
 800997a:	4602      	mov	r2, r0
 800997c:	4b23      	ldr	r3, [pc, #140]	@ (8009a0c <__d2b+0xa8>)
 800997e:	4824      	ldr	r0, [pc, #144]	@ (8009a10 <__d2b+0xac>)
 8009980:	f240 310f 	movw	r1, #783	@ 0x30f
 8009984:	f7fe fd58 	bl	8008438 <__assert_func>
 8009988:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800998c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009990:	b10d      	cbz	r5, 8009996 <__d2b+0x32>
 8009992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009996:	9301      	str	r3, [sp, #4]
 8009998:	f1b8 0300 	subs.w	r3, r8, #0
 800999c:	d023      	beq.n	80099e6 <__d2b+0x82>
 800999e:	4668      	mov	r0, sp
 80099a0:	9300      	str	r3, [sp, #0]
 80099a2:	f7ff fd7c 	bl	800949e <__lo0bits>
 80099a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80099aa:	b1d0      	cbz	r0, 80099e2 <__d2b+0x7e>
 80099ac:	f1c0 0320 	rsb	r3, r0, #32
 80099b0:	fa02 f303 	lsl.w	r3, r2, r3
 80099b4:	430b      	orrs	r3, r1
 80099b6:	40c2      	lsrs	r2, r0
 80099b8:	6163      	str	r3, [r4, #20]
 80099ba:	9201      	str	r2, [sp, #4]
 80099bc:	9b01      	ldr	r3, [sp, #4]
 80099be:	61a3      	str	r3, [r4, #24]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	bf0c      	ite	eq
 80099c4:	2201      	moveq	r2, #1
 80099c6:	2202      	movne	r2, #2
 80099c8:	6122      	str	r2, [r4, #16]
 80099ca:	b1a5      	cbz	r5, 80099f6 <__d2b+0x92>
 80099cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80099d0:	4405      	add	r5, r0
 80099d2:	603d      	str	r5, [r7, #0]
 80099d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099d8:	6030      	str	r0, [r6, #0]
 80099da:	4620      	mov	r0, r4
 80099dc:	b003      	add	sp, #12
 80099de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099e2:	6161      	str	r1, [r4, #20]
 80099e4:	e7ea      	b.n	80099bc <__d2b+0x58>
 80099e6:	a801      	add	r0, sp, #4
 80099e8:	f7ff fd59 	bl	800949e <__lo0bits>
 80099ec:	9b01      	ldr	r3, [sp, #4]
 80099ee:	6163      	str	r3, [r4, #20]
 80099f0:	3020      	adds	r0, #32
 80099f2:	2201      	movs	r2, #1
 80099f4:	e7e8      	b.n	80099c8 <__d2b+0x64>
 80099f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80099fe:	6038      	str	r0, [r7, #0]
 8009a00:	6918      	ldr	r0, [r3, #16]
 8009a02:	f7ff fd2d 	bl	8009460 <__hi0bits>
 8009a06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009a0a:	e7e5      	b.n	80099d8 <__d2b+0x74>
 8009a0c:	0800a358 	.word	0x0800a358
 8009a10:	0800a369 	.word	0x0800a369

08009a14 <__sfputc_r>:
 8009a14:	6893      	ldr	r3, [r2, #8]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	b410      	push	{r4}
 8009a1c:	6093      	str	r3, [r2, #8]
 8009a1e:	da08      	bge.n	8009a32 <__sfputc_r+0x1e>
 8009a20:	6994      	ldr	r4, [r2, #24]
 8009a22:	42a3      	cmp	r3, r4
 8009a24:	db01      	blt.n	8009a2a <__sfputc_r+0x16>
 8009a26:	290a      	cmp	r1, #10
 8009a28:	d103      	bne.n	8009a32 <__sfputc_r+0x1e>
 8009a2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a2e:	f000 b9f1 	b.w	8009e14 <__swbuf_r>
 8009a32:	6813      	ldr	r3, [r2, #0]
 8009a34:	1c58      	adds	r0, r3, #1
 8009a36:	6010      	str	r0, [r2, #0]
 8009a38:	7019      	strb	r1, [r3, #0]
 8009a3a:	4608      	mov	r0, r1
 8009a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <__sfputs_r>:
 8009a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	4614      	mov	r4, r2
 8009a4a:	18d5      	adds	r5, r2, r3
 8009a4c:	42ac      	cmp	r4, r5
 8009a4e:	d101      	bne.n	8009a54 <__sfputs_r+0x12>
 8009a50:	2000      	movs	r0, #0
 8009a52:	e007      	b.n	8009a64 <__sfputs_r+0x22>
 8009a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a58:	463a      	mov	r2, r7
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ffda 	bl	8009a14 <__sfputc_r>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d1f3      	bne.n	8009a4c <__sfputs_r+0xa>
 8009a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a68 <_vfiprintf_r>:
 8009a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	b09d      	sub	sp, #116	@ 0x74
 8009a70:	4614      	mov	r4, r2
 8009a72:	4698      	mov	r8, r3
 8009a74:	4606      	mov	r6, r0
 8009a76:	b118      	cbz	r0, 8009a80 <_vfiprintf_r+0x18>
 8009a78:	6a03      	ldr	r3, [r0, #32]
 8009a7a:	b90b      	cbnz	r3, 8009a80 <_vfiprintf_r+0x18>
 8009a7c:	f7fe fbd0 	bl	8008220 <__sinit>
 8009a80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a82:	07d9      	lsls	r1, r3, #31
 8009a84:	d405      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a86:	89ab      	ldrh	r3, [r5, #12]
 8009a88:	059a      	lsls	r2, r3, #22
 8009a8a:	d402      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a8e:	f7fe fcd0 	bl	8008432 <__retarget_lock_acquire_recursive>
 8009a92:	89ab      	ldrh	r3, [r5, #12]
 8009a94:	071b      	lsls	r3, r3, #28
 8009a96:	d501      	bpl.n	8009a9c <_vfiprintf_r+0x34>
 8009a98:	692b      	ldr	r3, [r5, #16]
 8009a9a:	b99b      	cbnz	r3, 8009ac4 <_vfiprintf_r+0x5c>
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f000 f9f6 	bl	8009e90 <__swsetup_r>
 8009aa4:	b170      	cbz	r0, 8009ac4 <_vfiprintf_r+0x5c>
 8009aa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aa8:	07dc      	lsls	r4, r3, #31
 8009aaa:	d504      	bpl.n	8009ab6 <_vfiprintf_r+0x4e>
 8009aac:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab0:	b01d      	add	sp, #116	@ 0x74
 8009ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	0598      	lsls	r0, r3, #22
 8009aba:	d4f7      	bmi.n	8009aac <_vfiprintf_r+0x44>
 8009abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009abe:	f7fe fcb9 	bl	8008434 <__retarget_lock_release_recursive>
 8009ac2:	e7f3      	b.n	8009aac <_vfiprintf_r+0x44>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac8:	2320      	movs	r3, #32
 8009aca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ace:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ad2:	2330      	movs	r3, #48	@ 0x30
 8009ad4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c84 <_vfiprintf_r+0x21c>
 8009ad8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009adc:	f04f 0901 	mov.w	r9, #1
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	469a      	mov	sl, r3
 8009ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae8:	b10a      	cbz	r2, 8009aee <_vfiprintf_r+0x86>
 8009aea:	2a25      	cmp	r2, #37	@ 0x25
 8009aec:	d1f9      	bne.n	8009ae2 <_vfiprintf_r+0x7a>
 8009aee:	ebba 0b04 	subs.w	fp, sl, r4
 8009af2:	d00b      	beq.n	8009b0c <_vfiprintf_r+0xa4>
 8009af4:	465b      	mov	r3, fp
 8009af6:	4622      	mov	r2, r4
 8009af8:	4629      	mov	r1, r5
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7ff ffa1 	bl	8009a42 <__sfputs_r>
 8009b00:	3001      	adds	r0, #1
 8009b02:	f000 80a7 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b08:	445a      	add	r2, fp
 8009b0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 809f 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b16:	2300      	movs	r3, #0
 8009b18:	f04f 32ff 	mov.w	r2, #4294967295
 8009b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b20:	f10a 0a01 	add.w	sl, sl, #1
 8009b24:	9304      	str	r3, [sp, #16]
 8009b26:	9307      	str	r3, [sp, #28]
 8009b28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b2e:	4654      	mov	r4, sl
 8009b30:	2205      	movs	r2, #5
 8009b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b36:	4853      	ldr	r0, [pc, #332]	@ (8009c84 <_vfiprintf_r+0x21c>)
 8009b38:	f7f6 fb4a 	bl	80001d0 <memchr>
 8009b3c:	9a04      	ldr	r2, [sp, #16]
 8009b3e:	b9d8      	cbnz	r0, 8009b78 <_vfiprintf_r+0x110>
 8009b40:	06d1      	lsls	r1, r2, #27
 8009b42:	bf44      	itt	mi
 8009b44:	2320      	movmi	r3, #32
 8009b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b4a:	0713      	lsls	r3, r2, #28
 8009b4c:	bf44      	itt	mi
 8009b4e:	232b      	movmi	r3, #43	@ 0x2b
 8009b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b54:	f89a 3000 	ldrb.w	r3, [sl]
 8009b58:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b5a:	d015      	beq.n	8009b88 <_vfiprintf_r+0x120>
 8009b5c:	9a07      	ldr	r2, [sp, #28]
 8009b5e:	4654      	mov	r4, sl
 8009b60:	2000      	movs	r0, #0
 8009b62:	f04f 0c0a 	mov.w	ip, #10
 8009b66:	4621      	mov	r1, r4
 8009b68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b6c:	3b30      	subs	r3, #48	@ 0x30
 8009b6e:	2b09      	cmp	r3, #9
 8009b70:	d94b      	bls.n	8009c0a <_vfiprintf_r+0x1a2>
 8009b72:	b1b0      	cbz	r0, 8009ba2 <_vfiprintf_r+0x13a>
 8009b74:	9207      	str	r2, [sp, #28]
 8009b76:	e014      	b.n	8009ba2 <_vfiprintf_r+0x13a>
 8009b78:	eba0 0308 	sub.w	r3, r0, r8
 8009b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b80:	4313      	orrs	r3, r2
 8009b82:	9304      	str	r3, [sp, #16]
 8009b84:	46a2      	mov	sl, r4
 8009b86:	e7d2      	b.n	8009b2e <_vfiprintf_r+0xc6>
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	1d19      	adds	r1, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	9103      	str	r1, [sp, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bfbb      	ittet	lt
 8009b94:	425b      	neglt	r3, r3
 8009b96:	f042 0202 	orrlt.w	r2, r2, #2
 8009b9a:	9307      	strge	r3, [sp, #28]
 8009b9c:	9307      	strlt	r3, [sp, #28]
 8009b9e:	bfb8      	it	lt
 8009ba0:	9204      	strlt	r2, [sp, #16]
 8009ba2:	7823      	ldrb	r3, [r4, #0]
 8009ba4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ba6:	d10a      	bne.n	8009bbe <_vfiprintf_r+0x156>
 8009ba8:	7863      	ldrb	r3, [r4, #1]
 8009baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bac:	d132      	bne.n	8009c14 <_vfiprintf_r+0x1ac>
 8009bae:	9b03      	ldr	r3, [sp, #12]
 8009bb0:	1d1a      	adds	r2, r3, #4
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	9203      	str	r2, [sp, #12]
 8009bb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bba:	3402      	adds	r4, #2
 8009bbc:	9305      	str	r3, [sp, #20]
 8009bbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c94 <_vfiprintf_r+0x22c>
 8009bc2:	7821      	ldrb	r1, [r4, #0]
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	4650      	mov	r0, sl
 8009bc8:	f7f6 fb02 	bl	80001d0 <memchr>
 8009bcc:	b138      	cbz	r0, 8009bde <_vfiprintf_r+0x176>
 8009bce:	9b04      	ldr	r3, [sp, #16]
 8009bd0:	eba0 000a 	sub.w	r0, r0, sl
 8009bd4:	2240      	movs	r2, #64	@ 0x40
 8009bd6:	4082      	lsls	r2, r0
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	3401      	adds	r4, #1
 8009bdc:	9304      	str	r3, [sp, #16]
 8009bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be2:	4829      	ldr	r0, [pc, #164]	@ (8009c88 <_vfiprintf_r+0x220>)
 8009be4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009be8:	2206      	movs	r2, #6
 8009bea:	f7f6 faf1 	bl	80001d0 <memchr>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d03f      	beq.n	8009c72 <_vfiprintf_r+0x20a>
 8009bf2:	4b26      	ldr	r3, [pc, #152]	@ (8009c8c <_vfiprintf_r+0x224>)
 8009bf4:	bb1b      	cbnz	r3, 8009c3e <_vfiprintf_r+0x1d6>
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	3307      	adds	r3, #7
 8009bfa:	f023 0307 	bic.w	r3, r3, #7
 8009bfe:	3308      	adds	r3, #8
 8009c00:	9303      	str	r3, [sp, #12]
 8009c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c04:	443b      	add	r3, r7
 8009c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c08:	e76a      	b.n	8009ae0 <_vfiprintf_r+0x78>
 8009c0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c0e:	460c      	mov	r4, r1
 8009c10:	2001      	movs	r0, #1
 8009c12:	e7a8      	b.n	8009b66 <_vfiprintf_r+0xfe>
 8009c14:	2300      	movs	r3, #0
 8009c16:	3401      	adds	r4, #1
 8009c18:	9305      	str	r3, [sp, #20]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	f04f 0c0a 	mov.w	ip, #10
 8009c20:	4620      	mov	r0, r4
 8009c22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c26:	3a30      	subs	r2, #48	@ 0x30
 8009c28:	2a09      	cmp	r2, #9
 8009c2a:	d903      	bls.n	8009c34 <_vfiprintf_r+0x1cc>
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d0c6      	beq.n	8009bbe <_vfiprintf_r+0x156>
 8009c30:	9105      	str	r1, [sp, #20]
 8009c32:	e7c4      	b.n	8009bbe <_vfiprintf_r+0x156>
 8009c34:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c38:	4604      	mov	r4, r0
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e7f0      	b.n	8009c20 <_vfiprintf_r+0x1b8>
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4b12      	ldr	r3, [pc, #72]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c46:	a904      	add	r1, sp, #16
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f7fd fea5 	bl	8007998 <_printf_float>
 8009c4e:	4607      	mov	r7, r0
 8009c50:	1c78      	adds	r0, r7, #1
 8009c52:	d1d6      	bne.n	8009c02 <_vfiprintf_r+0x19a>
 8009c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c56:	07d9      	lsls	r1, r3, #31
 8009c58:	d405      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c5a:	89ab      	ldrh	r3, [r5, #12]
 8009c5c:	059a      	lsls	r2, r3, #22
 8009c5e:	d402      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c62:	f7fe fbe7 	bl	8008434 <__retarget_lock_release_recursive>
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	065b      	lsls	r3, r3, #25
 8009c6a:	f53f af1f 	bmi.w	8009aac <_vfiprintf_r+0x44>
 8009c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c70:	e71e      	b.n	8009ab0 <_vfiprintf_r+0x48>
 8009c72:	ab03      	add	r3, sp, #12
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4b05      	ldr	r3, [pc, #20]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c7a:	a904      	add	r1, sp, #16
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f7fe f923 	bl	8007ec8 <_printf_i>
 8009c82:	e7e4      	b.n	8009c4e <_vfiprintf_r+0x1e6>
 8009c84:	0800a4c0 	.word	0x0800a4c0
 8009c88:	0800a4ca 	.word	0x0800a4ca
 8009c8c:	08007999 	.word	0x08007999
 8009c90:	08009a43 	.word	0x08009a43
 8009c94:	0800a4c6 	.word	0x0800a4c6

08009c98 <__sflush_r>:
 8009c98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca0:	0716      	lsls	r6, r2, #28
 8009ca2:	4605      	mov	r5, r0
 8009ca4:	460c      	mov	r4, r1
 8009ca6:	d454      	bmi.n	8009d52 <__sflush_r+0xba>
 8009ca8:	684b      	ldr	r3, [r1, #4]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	dc02      	bgt.n	8009cb4 <__sflush_r+0x1c>
 8009cae:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	dd48      	ble.n	8009d46 <__sflush_r+0xae>
 8009cb4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cb6:	2e00      	cmp	r6, #0
 8009cb8:	d045      	beq.n	8009d46 <__sflush_r+0xae>
 8009cba:	2300      	movs	r3, #0
 8009cbc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cc0:	682f      	ldr	r7, [r5, #0]
 8009cc2:	6a21      	ldr	r1, [r4, #32]
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	d030      	beq.n	8009d2a <__sflush_r+0x92>
 8009cc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009cca:	89a3      	ldrh	r3, [r4, #12]
 8009ccc:	0759      	lsls	r1, r3, #29
 8009cce:	d505      	bpl.n	8009cdc <__sflush_r+0x44>
 8009cd0:	6863      	ldr	r3, [r4, #4]
 8009cd2:	1ad2      	subs	r2, r2, r3
 8009cd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cd6:	b10b      	cbz	r3, 8009cdc <__sflush_r+0x44>
 8009cd8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009cda:	1ad2      	subs	r2, r2, r3
 8009cdc:	2300      	movs	r3, #0
 8009cde:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ce0:	6a21      	ldr	r1, [r4, #32]
 8009ce2:	4628      	mov	r0, r5
 8009ce4:	47b0      	blx	r6
 8009ce6:	1c43      	adds	r3, r0, #1
 8009ce8:	89a3      	ldrh	r3, [r4, #12]
 8009cea:	d106      	bne.n	8009cfa <__sflush_r+0x62>
 8009cec:	6829      	ldr	r1, [r5, #0]
 8009cee:	291d      	cmp	r1, #29
 8009cf0:	d82b      	bhi.n	8009d4a <__sflush_r+0xb2>
 8009cf2:	4a2a      	ldr	r2, [pc, #168]	@ (8009d9c <__sflush_r+0x104>)
 8009cf4:	410a      	asrs	r2, r1
 8009cf6:	07d6      	lsls	r6, r2, #31
 8009cf8:	d427      	bmi.n	8009d4a <__sflush_r+0xb2>
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	6062      	str	r2, [r4, #4]
 8009cfe:	04d9      	lsls	r1, r3, #19
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	6022      	str	r2, [r4, #0]
 8009d04:	d504      	bpl.n	8009d10 <__sflush_r+0x78>
 8009d06:	1c42      	adds	r2, r0, #1
 8009d08:	d101      	bne.n	8009d0e <__sflush_r+0x76>
 8009d0a:	682b      	ldr	r3, [r5, #0]
 8009d0c:	b903      	cbnz	r3, 8009d10 <__sflush_r+0x78>
 8009d0e:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d12:	602f      	str	r7, [r5, #0]
 8009d14:	b1b9      	cbz	r1, 8009d46 <__sflush_r+0xae>
 8009d16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d1a:	4299      	cmp	r1, r3
 8009d1c:	d002      	beq.n	8009d24 <__sflush_r+0x8c>
 8009d1e:	4628      	mov	r0, r5
 8009d20:	f7ff f9f6 	bl	8009110 <_free_r>
 8009d24:	2300      	movs	r3, #0
 8009d26:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d28:	e00d      	b.n	8009d46 <__sflush_r+0xae>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	47b0      	blx	r6
 8009d30:	4602      	mov	r2, r0
 8009d32:	1c50      	adds	r0, r2, #1
 8009d34:	d1c9      	bne.n	8009cca <__sflush_r+0x32>
 8009d36:	682b      	ldr	r3, [r5, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d0c6      	beq.n	8009cca <__sflush_r+0x32>
 8009d3c:	2b1d      	cmp	r3, #29
 8009d3e:	d001      	beq.n	8009d44 <__sflush_r+0xac>
 8009d40:	2b16      	cmp	r3, #22
 8009d42:	d11e      	bne.n	8009d82 <__sflush_r+0xea>
 8009d44:	602f      	str	r7, [r5, #0]
 8009d46:	2000      	movs	r0, #0
 8009d48:	e022      	b.n	8009d90 <__sflush_r+0xf8>
 8009d4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d4e:	b21b      	sxth	r3, r3
 8009d50:	e01b      	b.n	8009d8a <__sflush_r+0xf2>
 8009d52:	690f      	ldr	r7, [r1, #16]
 8009d54:	2f00      	cmp	r7, #0
 8009d56:	d0f6      	beq.n	8009d46 <__sflush_r+0xae>
 8009d58:	0793      	lsls	r3, r2, #30
 8009d5a:	680e      	ldr	r6, [r1, #0]
 8009d5c:	bf08      	it	eq
 8009d5e:	694b      	ldreq	r3, [r1, #20]
 8009d60:	600f      	str	r7, [r1, #0]
 8009d62:	bf18      	it	ne
 8009d64:	2300      	movne	r3, #0
 8009d66:	eba6 0807 	sub.w	r8, r6, r7
 8009d6a:	608b      	str	r3, [r1, #8]
 8009d6c:	f1b8 0f00 	cmp.w	r8, #0
 8009d70:	dde9      	ble.n	8009d46 <__sflush_r+0xae>
 8009d72:	6a21      	ldr	r1, [r4, #32]
 8009d74:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d76:	4643      	mov	r3, r8
 8009d78:	463a      	mov	r2, r7
 8009d7a:	4628      	mov	r0, r5
 8009d7c:	47b0      	blx	r6
 8009d7e:	2800      	cmp	r0, #0
 8009d80:	dc08      	bgt.n	8009d94 <__sflush_r+0xfc>
 8009d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d8a:	81a3      	strh	r3, [r4, #12]
 8009d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d94:	4407      	add	r7, r0
 8009d96:	eba8 0800 	sub.w	r8, r8, r0
 8009d9a:	e7e7      	b.n	8009d6c <__sflush_r+0xd4>
 8009d9c:	dfbffffe 	.word	0xdfbffffe

08009da0 <_fflush_r>:
 8009da0:	b538      	push	{r3, r4, r5, lr}
 8009da2:	690b      	ldr	r3, [r1, #16]
 8009da4:	4605      	mov	r5, r0
 8009da6:	460c      	mov	r4, r1
 8009da8:	b913      	cbnz	r3, 8009db0 <_fflush_r+0x10>
 8009daa:	2500      	movs	r5, #0
 8009dac:	4628      	mov	r0, r5
 8009dae:	bd38      	pop	{r3, r4, r5, pc}
 8009db0:	b118      	cbz	r0, 8009dba <_fflush_r+0x1a>
 8009db2:	6a03      	ldr	r3, [r0, #32]
 8009db4:	b90b      	cbnz	r3, 8009dba <_fflush_r+0x1a>
 8009db6:	f7fe fa33 	bl	8008220 <__sinit>
 8009dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d0f3      	beq.n	8009daa <_fflush_r+0xa>
 8009dc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009dc4:	07d0      	lsls	r0, r2, #31
 8009dc6:	d404      	bmi.n	8009dd2 <_fflush_r+0x32>
 8009dc8:	0599      	lsls	r1, r3, #22
 8009dca:	d402      	bmi.n	8009dd2 <_fflush_r+0x32>
 8009dcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dce:	f7fe fb30 	bl	8008432 <__retarget_lock_acquire_recursive>
 8009dd2:	4628      	mov	r0, r5
 8009dd4:	4621      	mov	r1, r4
 8009dd6:	f7ff ff5f 	bl	8009c98 <__sflush_r>
 8009dda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ddc:	07da      	lsls	r2, r3, #31
 8009dde:	4605      	mov	r5, r0
 8009de0:	d4e4      	bmi.n	8009dac <_fflush_r+0xc>
 8009de2:	89a3      	ldrh	r3, [r4, #12]
 8009de4:	059b      	lsls	r3, r3, #22
 8009de6:	d4e1      	bmi.n	8009dac <_fflush_r+0xc>
 8009de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dea:	f7fe fb23 	bl	8008434 <__retarget_lock_release_recursive>
 8009dee:	e7dd      	b.n	8009dac <_fflush_r+0xc>

08009df0 <fiprintf>:
 8009df0:	b40e      	push	{r1, r2, r3}
 8009df2:	b503      	push	{r0, r1, lr}
 8009df4:	4601      	mov	r1, r0
 8009df6:	ab03      	add	r3, sp, #12
 8009df8:	4805      	ldr	r0, [pc, #20]	@ (8009e10 <fiprintf+0x20>)
 8009dfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dfe:	6800      	ldr	r0, [r0, #0]
 8009e00:	9301      	str	r3, [sp, #4]
 8009e02:	f7ff fe31 	bl	8009a68 <_vfiprintf_r>
 8009e06:	b002      	add	sp, #8
 8009e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e0c:	b003      	add	sp, #12
 8009e0e:	4770      	bx	lr
 8009e10:	20000018 	.word	0x20000018

08009e14 <__swbuf_r>:
 8009e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e16:	460e      	mov	r6, r1
 8009e18:	4614      	mov	r4, r2
 8009e1a:	4605      	mov	r5, r0
 8009e1c:	b118      	cbz	r0, 8009e26 <__swbuf_r+0x12>
 8009e1e:	6a03      	ldr	r3, [r0, #32]
 8009e20:	b90b      	cbnz	r3, 8009e26 <__swbuf_r+0x12>
 8009e22:	f7fe f9fd 	bl	8008220 <__sinit>
 8009e26:	69a3      	ldr	r3, [r4, #24]
 8009e28:	60a3      	str	r3, [r4, #8]
 8009e2a:	89a3      	ldrh	r3, [r4, #12]
 8009e2c:	071a      	lsls	r2, r3, #28
 8009e2e:	d501      	bpl.n	8009e34 <__swbuf_r+0x20>
 8009e30:	6923      	ldr	r3, [r4, #16]
 8009e32:	b943      	cbnz	r3, 8009e46 <__swbuf_r+0x32>
 8009e34:	4621      	mov	r1, r4
 8009e36:	4628      	mov	r0, r5
 8009e38:	f000 f82a 	bl	8009e90 <__swsetup_r>
 8009e3c:	b118      	cbz	r0, 8009e46 <__swbuf_r+0x32>
 8009e3e:	f04f 37ff 	mov.w	r7, #4294967295
 8009e42:	4638      	mov	r0, r7
 8009e44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e46:	6823      	ldr	r3, [r4, #0]
 8009e48:	6922      	ldr	r2, [r4, #16]
 8009e4a:	1a98      	subs	r0, r3, r2
 8009e4c:	6963      	ldr	r3, [r4, #20]
 8009e4e:	b2f6      	uxtb	r6, r6
 8009e50:	4283      	cmp	r3, r0
 8009e52:	4637      	mov	r7, r6
 8009e54:	dc05      	bgt.n	8009e62 <__swbuf_r+0x4e>
 8009e56:	4621      	mov	r1, r4
 8009e58:	4628      	mov	r0, r5
 8009e5a:	f7ff ffa1 	bl	8009da0 <_fflush_r>
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	d1ed      	bne.n	8009e3e <__swbuf_r+0x2a>
 8009e62:	68a3      	ldr	r3, [r4, #8]
 8009e64:	3b01      	subs	r3, #1
 8009e66:	60a3      	str	r3, [r4, #8]
 8009e68:	6823      	ldr	r3, [r4, #0]
 8009e6a:	1c5a      	adds	r2, r3, #1
 8009e6c:	6022      	str	r2, [r4, #0]
 8009e6e:	701e      	strb	r6, [r3, #0]
 8009e70:	6962      	ldr	r2, [r4, #20]
 8009e72:	1c43      	adds	r3, r0, #1
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d004      	beq.n	8009e82 <__swbuf_r+0x6e>
 8009e78:	89a3      	ldrh	r3, [r4, #12]
 8009e7a:	07db      	lsls	r3, r3, #31
 8009e7c:	d5e1      	bpl.n	8009e42 <__swbuf_r+0x2e>
 8009e7e:	2e0a      	cmp	r6, #10
 8009e80:	d1df      	bne.n	8009e42 <__swbuf_r+0x2e>
 8009e82:	4621      	mov	r1, r4
 8009e84:	4628      	mov	r0, r5
 8009e86:	f7ff ff8b 	bl	8009da0 <_fflush_r>
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	d0d9      	beq.n	8009e42 <__swbuf_r+0x2e>
 8009e8e:	e7d6      	b.n	8009e3e <__swbuf_r+0x2a>

08009e90 <__swsetup_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4b29      	ldr	r3, [pc, #164]	@ (8009f38 <__swsetup_r+0xa8>)
 8009e94:	4605      	mov	r5, r0
 8009e96:	6818      	ldr	r0, [r3, #0]
 8009e98:	460c      	mov	r4, r1
 8009e9a:	b118      	cbz	r0, 8009ea4 <__swsetup_r+0x14>
 8009e9c:	6a03      	ldr	r3, [r0, #32]
 8009e9e:	b90b      	cbnz	r3, 8009ea4 <__swsetup_r+0x14>
 8009ea0:	f7fe f9be 	bl	8008220 <__sinit>
 8009ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea8:	0719      	lsls	r1, r3, #28
 8009eaa:	d422      	bmi.n	8009ef2 <__swsetup_r+0x62>
 8009eac:	06da      	lsls	r2, r3, #27
 8009eae:	d407      	bmi.n	8009ec0 <__swsetup_r+0x30>
 8009eb0:	2209      	movs	r2, #9
 8009eb2:	602a      	str	r2, [r5, #0]
 8009eb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eb8:	81a3      	strh	r3, [r4, #12]
 8009eba:	f04f 30ff 	mov.w	r0, #4294967295
 8009ebe:	e033      	b.n	8009f28 <__swsetup_r+0x98>
 8009ec0:	0758      	lsls	r0, r3, #29
 8009ec2:	d512      	bpl.n	8009eea <__swsetup_r+0x5a>
 8009ec4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ec6:	b141      	cbz	r1, 8009eda <__swsetup_r+0x4a>
 8009ec8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ecc:	4299      	cmp	r1, r3
 8009ece:	d002      	beq.n	8009ed6 <__swsetup_r+0x46>
 8009ed0:	4628      	mov	r0, r5
 8009ed2:	f7ff f91d 	bl	8009110 <_free_r>
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009eda:	89a3      	ldrh	r3, [r4, #12]
 8009edc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ee0:	81a3      	strh	r3, [r4, #12]
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	6063      	str	r3, [r4, #4]
 8009ee6:	6923      	ldr	r3, [r4, #16]
 8009ee8:	6023      	str	r3, [r4, #0]
 8009eea:	89a3      	ldrh	r3, [r4, #12]
 8009eec:	f043 0308 	orr.w	r3, r3, #8
 8009ef0:	81a3      	strh	r3, [r4, #12]
 8009ef2:	6923      	ldr	r3, [r4, #16]
 8009ef4:	b94b      	cbnz	r3, 8009f0a <__swsetup_r+0x7a>
 8009ef6:	89a3      	ldrh	r3, [r4, #12]
 8009ef8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009efc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f00:	d003      	beq.n	8009f0a <__swsetup_r+0x7a>
 8009f02:	4621      	mov	r1, r4
 8009f04:	4628      	mov	r0, r5
 8009f06:	f000 f897 	bl	800a038 <__smakebuf_r>
 8009f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f0e:	f013 0201 	ands.w	r2, r3, #1
 8009f12:	d00a      	beq.n	8009f2a <__swsetup_r+0x9a>
 8009f14:	2200      	movs	r2, #0
 8009f16:	60a2      	str	r2, [r4, #8]
 8009f18:	6962      	ldr	r2, [r4, #20]
 8009f1a:	4252      	negs	r2, r2
 8009f1c:	61a2      	str	r2, [r4, #24]
 8009f1e:	6922      	ldr	r2, [r4, #16]
 8009f20:	b942      	cbnz	r2, 8009f34 <__swsetup_r+0xa4>
 8009f22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009f26:	d1c5      	bne.n	8009eb4 <__swsetup_r+0x24>
 8009f28:	bd38      	pop	{r3, r4, r5, pc}
 8009f2a:	0799      	lsls	r1, r3, #30
 8009f2c:	bf58      	it	pl
 8009f2e:	6962      	ldrpl	r2, [r4, #20]
 8009f30:	60a2      	str	r2, [r4, #8]
 8009f32:	e7f4      	b.n	8009f1e <__swsetup_r+0x8e>
 8009f34:	2000      	movs	r0, #0
 8009f36:	e7f7      	b.n	8009f28 <__swsetup_r+0x98>
 8009f38:	20000018 	.word	0x20000018

08009f3c <_sbrk_r>:
 8009f3c:	b538      	push	{r3, r4, r5, lr}
 8009f3e:	4d06      	ldr	r5, [pc, #24]	@ (8009f58 <_sbrk_r+0x1c>)
 8009f40:	2300      	movs	r3, #0
 8009f42:	4604      	mov	r4, r0
 8009f44:	4608      	mov	r0, r1
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	f7f7 fe44 	bl	8001bd4 <_sbrk>
 8009f4c:	1c43      	adds	r3, r0, #1
 8009f4e:	d102      	bne.n	8009f56 <_sbrk_r+0x1a>
 8009f50:	682b      	ldr	r3, [r5, #0]
 8009f52:	b103      	cbz	r3, 8009f56 <_sbrk_r+0x1a>
 8009f54:	6023      	str	r3, [r4, #0]
 8009f56:	bd38      	pop	{r3, r4, r5, pc}
 8009f58:	200006e0 	.word	0x200006e0

08009f5c <memcpy>:
 8009f5c:	440a      	add	r2, r1
 8009f5e:	4291      	cmp	r1, r2
 8009f60:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f64:	d100      	bne.n	8009f68 <memcpy+0xc>
 8009f66:	4770      	bx	lr
 8009f68:	b510      	push	{r4, lr}
 8009f6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f72:	4291      	cmp	r1, r2
 8009f74:	d1f9      	bne.n	8009f6a <memcpy+0xe>
 8009f76:	bd10      	pop	{r4, pc}

08009f78 <abort>:
 8009f78:	b508      	push	{r3, lr}
 8009f7a:	2006      	movs	r0, #6
 8009f7c:	f000 f8c0 	bl	800a100 <raise>
 8009f80:	2001      	movs	r0, #1
 8009f82:	f7f7 fdaf 	bl	8001ae4 <_exit>

08009f86 <_calloc_r>:
 8009f86:	b570      	push	{r4, r5, r6, lr}
 8009f88:	fba1 5402 	umull	r5, r4, r1, r2
 8009f8c:	b93c      	cbnz	r4, 8009f9e <_calloc_r+0x18>
 8009f8e:	4629      	mov	r1, r5
 8009f90:	f7ff f932 	bl	80091f8 <_malloc_r>
 8009f94:	4606      	mov	r6, r0
 8009f96:	b928      	cbnz	r0, 8009fa4 <_calloc_r+0x1e>
 8009f98:	2600      	movs	r6, #0
 8009f9a:	4630      	mov	r0, r6
 8009f9c:	bd70      	pop	{r4, r5, r6, pc}
 8009f9e:	220c      	movs	r2, #12
 8009fa0:	6002      	str	r2, [r0, #0]
 8009fa2:	e7f9      	b.n	8009f98 <_calloc_r+0x12>
 8009fa4:	462a      	mov	r2, r5
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	f7fe f9c5 	bl	8008336 <memset>
 8009fac:	e7f5      	b.n	8009f9a <_calloc_r+0x14>

08009fae <__ascii_mbtowc>:
 8009fae:	b082      	sub	sp, #8
 8009fb0:	b901      	cbnz	r1, 8009fb4 <__ascii_mbtowc+0x6>
 8009fb2:	a901      	add	r1, sp, #4
 8009fb4:	b142      	cbz	r2, 8009fc8 <__ascii_mbtowc+0x1a>
 8009fb6:	b14b      	cbz	r3, 8009fcc <__ascii_mbtowc+0x1e>
 8009fb8:	7813      	ldrb	r3, [r2, #0]
 8009fba:	600b      	str	r3, [r1, #0]
 8009fbc:	7812      	ldrb	r2, [r2, #0]
 8009fbe:	1e10      	subs	r0, r2, #0
 8009fc0:	bf18      	it	ne
 8009fc2:	2001      	movne	r0, #1
 8009fc4:	b002      	add	sp, #8
 8009fc6:	4770      	bx	lr
 8009fc8:	4610      	mov	r0, r2
 8009fca:	e7fb      	b.n	8009fc4 <__ascii_mbtowc+0x16>
 8009fcc:	f06f 0001 	mvn.w	r0, #1
 8009fd0:	e7f8      	b.n	8009fc4 <__ascii_mbtowc+0x16>

08009fd2 <__ascii_wctomb>:
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	4608      	mov	r0, r1
 8009fd6:	b141      	cbz	r1, 8009fea <__ascii_wctomb+0x18>
 8009fd8:	2aff      	cmp	r2, #255	@ 0xff
 8009fda:	d904      	bls.n	8009fe6 <__ascii_wctomb+0x14>
 8009fdc:	228a      	movs	r2, #138	@ 0x8a
 8009fde:	601a      	str	r2, [r3, #0]
 8009fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe4:	4770      	bx	lr
 8009fe6:	700a      	strb	r2, [r1, #0]
 8009fe8:	2001      	movs	r0, #1
 8009fea:	4770      	bx	lr

08009fec <__swhatbuf_r>:
 8009fec:	b570      	push	{r4, r5, r6, lr}
 8009fee:	460c      	mov	r4, r1
 8009ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ff4:	2900      	cmp	r1, #0
 8009ff6:	b096      	sub	sp, #88	@ 0x58
 8009ff8:	4615      	mov	r5, r2
 8009ffa:	461e      	mov	r6, r3
 8009ffc:	da0d      	bge.n	800a01a <__swhatbuf_r+0x2e>
 8009ffe:	89a3      	ldrh	r3, [r4, #12]
 800a000:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a004:	f04f 0100 	mov.w	r1, #0
 800a008:	bf14      	ite	ne
 800a00a:	2340      	movne	r3, #64	@ 0x40
 800a00c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a010:	2000      	movs	r0, #0
 800a012:	6031      	str	r1, [r6, #0]
 800a014:	602b      	str	r3, [r5, #0]
 800a016:	b016      	add	sp, #88	@ 0x58
 800a018:	bd70      	pop	{r4, r5, r6, pc}
 800a01a:	466a      	mov	r2, sp
 800a01c:	f000 f878 	bl	800a110 <_fstat_r>
 800a020:	2800      	cmp	r0, #0
 800a022:	dbec      	blt.n	8009ffe <__swhatbuf_r+0x12>
 800a024:	9901      	ldr	r1, [sp, #4]
 800a026:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a02a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a02e:	4259      	negs	r1, r3
 800a030:	4159      	adcs	r1, r3
 800a032:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a036:	e7eb      	b.n	800a010 <__swhatbuf_r+0x24>

0800a038 <__smakebuf_r>:
 800a038:	898b      	ldrh	r3, [r1, #12]
 800a03a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a03c:	079d      	lsls	r5, r3, #30
 800a03e:	4606      	mov	r6, r0
 800a040:	460c      	mov	r4, r1
 800a042:	d507      	bpl.n	800a054 <__smakebuf_r+0x1c>
 800a044:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	6123      	str	r3, [r4, #16]
 800a04c:	2301      	movs	r3, #1
 800a04e:	6163      	str	r3, [r4, #20]
 800a050:	b003      	add	sp, #12
 800a052:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a054:	ab01      	add	r3, sp, #4
 800a056:	466a      	mov	r2, sp
 800a058:	f7ff ffc8 	bl	8009fec <__swhatbuf_r>
 800a05c:	9f00      	ldr	r7, [sp, #0]
 800a05e:	4605      	mov	r5, r0
 800a060:	4639      	mov	r1, r7
 800a062:	4630      	mov	r0, r6
 800a064:	f7ff f8c8 	bl	80091f8 <_malloc_r>
 800a068:	b948      	cbnz	r0, 800a07e <__smakebuf_r+0x46>
 800a06a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a06e:	059a      	lsls	r2, r3, #22
 800a070:	d4ee      	bmi.n	800a050 <__smakebuf_r+0x18>
 800a072:	f023 0303 	bic.w	r3, r3, #3
 800a076:	f043 0302 	orr.w	r3, r3, #2
 800a07a:	81a3      	strh	r3, [r4, #12]
 800a07c:	e7e2      	b.n	800a044 <__smakebuf_r+0xc>
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	6020      	str	r0, [r4, #0]
 800a082:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a086:	81a3      	strh	r3, [r4, #12]
 800a088:	9b01      	ldr	r3, [sp, #4]
 800a08a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a08e:	b15b      	cbz	r3, 800a0a8 <__smakebuf_r+0x70>
 800a090:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a094:	4630      	mov	r0, r6
 800a096:	f000 f84d 	bl	800a134 <_isatty_r>
 800a09a:	b128      	cbz	r0, 800a0a8 <__smakebuf_r+0x70>
 800a09c:	89a3      	ldrh	r3, [r4, #12]
 800a09e:	f023 0303 	bic.w	r3, r3, #3
 800a0a2:	f043 0301 	orr.w	r3, r3, #1
 800a0a6:	81a3      	strh	r3, [r4, #12]
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	431d      	orrs	r5, r3
 800a0ac:	81a5      	strh	r5, [r4, #12]
 800a0ae:	e7cf      	b.n	800a050 <__smakebuf_r+0x18>

0800a0b0 <_raise_r>:
 800a0b0:	291f      	cmp	r1, #31
 800a0b2:	b538      	push	{r3, r4, r5, lr}
 800a0b4:	4605      	mov	r5, r0
 800a0b6:	460c      	mov	r4, r1
 800a0b8:	d904      	bls.n	800a0c4 <_raise_r+0x14>
 800a0ba:	2316      	movs	r3, #22
 800a0bc:	6003      	str	r3, [r0, #0]
 800a0be:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c2:	bd38      	pop	{r3, r4, r5, pc}
 800a0c4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0c6:	b112      	cbz	r2, 800a0ce <_raise_r+0x1e>
 800a0c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0cc:	b94b      	cbnz	r3, 800a0e2 <_raise_r+0x32>
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	f000 f852 	bl	800a178 <_getpid_r>
 800a0d4:	4622      	mov	r2, r4
 800a0d6:	4601      	mov	r1, r0
 800a0d8:	4628      	mov	r0, r5
 800a0da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0de:	f000 b839 	b.w	800a154 <_kill_r>
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	d00a      	beq.n	800a0fc <_raise_r+0x4c>
 800a0e6:	1c59      	adds	r1, r3, #1
 800a0e8:	d103      	bne.n	800a0f2 <_raise_r+0x42>
 800a0ea:	2316      	movs	r3, #22
 800a0ec:	6003      	str	r3, [r0, #0]
 800a0ee:	2001      	movs	r0, #1
 800a0f0:	e7e7      	b.n	800a0c2 <_raise_r+0x12>
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a0f8:	4620      	mov	r0, r4
 800a0fa:	4798      	blx	r3
 800a0fc:	2000      	movs	r0, #0
 800a0fe:	e7e0      	b.n	800a0c2 <_raise_r+0x12>

0800a100 <raise>:
 800a100:	4b02      	ldr	r3, [pc, #8]	@ (800a10c <raise+0xc>)
 800a102:	4601      	mov	r1, r0
 800a104:	6818      	ldr	r0, [r3, #0]
 800a106:	f7ff bfd3 	b.w	800a0b0 <_raise_r>
 800a10a:	bf00      	nop
 800a10c:	20000018 	.word	0x20000018

0800a110 <_fstat_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	4d07      	ldr	r5, [pc, #28]	@ (800a130 <_fstat_r+0x20>)
 800a114:	2300      	movs	r3, #0
 800a116:	4604      	mov	r4, r0
 800a118:	4608      	mov	r0, r1
 800a11a:	4611      	mov	r1, r2
 800a11c:	602b      	str	r3, [r5, #0]
 800a11e:	f7f7 fd31 	bl	8001b84 <_fstat>
 800a122:	1c43      	adds	r3, r0, #1
 800a124:	d102      	bne.n	800a12c <_fstat_r+0x1c>
 800a126:	682b      	ldr	r3, [r5, #0]
 800a128:	b103      	cbz	r3, 800a12c <_fstat_r+0x1c>
 800a12a:	6023      	str	r3, [r4, #0]
 800a12c:	bd38      	pop	{r3, r4, r5, pc}
 800a12e:	bf00      	nop
 800a130:	200006e0 	.word	0x200006e0

0800a134 <_isatty_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	4d06      	ldr	r5, [pc, #24]	@ (800a150 <_isatty_r+0x1c>)
 800a138:	2300      	movs	r3, #0
 800a13a:	4604      	mov	r4, r0
 800a13c:	4608      	mov	r0, r1
 800a13e:	602b      	str	r3, [r5, #0]
 800a140:	f7f7 fd30 	bl	8001ba4 <_isatty>
 800a144:	1c43      	adds	r3, r0, #1
 800a146:	d102      	bne.n	800a14e <_isatty_r+0x1a>
 800a148:	682b      	ldr	r3, [r5, #0]
 800a14a:	b103      	cbz	r3, 800a14e <_isatty_r+0x1a>
 800a14c:	6023      	str	r3, [r4, #0]
 800a14e:	bd38      	pop	{r3, r4, r5, pc}
 800a150:	200006e0 	.word	0x200006e0

0800a154 <_kill_r>:
 800a154:	b538      	push	{r3, r4, r5, lr}
 800a156:	4d07      	ldr	r5, [pc, #28]	@ (800a174 <_kill_r+0x20>)
 800a158:	2300      	movs	r3, #0
 800a15a:	4604      	mov	r4, r0
 800a15c:	4608      	mov	r0, r1
 800a15e:	4611      	mov	r1, r2
 800a160:	602b      	str	r3, [r5, #0]
 800a162:	f7f7 fcaf 	bl	8001ac4 <_kill>
 800a166:	1c43      	adds	r3, r0, #1
 800a168:	d102      	bne.n	800a170 <_kill_r+0x1c>
 800a16a:	682b      	ldr	r3, [r5, #0]
 800a16c:	b103      	cbz	r3, 800a170 <_kill_r+0x1c>
 800a16e:	6023      	str	r3, [r4, #0]
 800a170:	bd38      	pop	{r3, r4, r5, pc}
 800a172:	bf00      	nop
 800a174:	200006e0 	.word	0x200006e0

0800a178 <_getpid_r>:
 800a178:	f7f7 bc9c 	b.w	8001ab4 <_getpid>

0800a17c <_init>:
 800a17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a17e:	bf00      	nop
 800a180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a182:	bc08      	pop	{r3}
 800a184:	469e      	mov	lr, r3
 800a186:	4770      	bx	lr

0800a188 <_fini>:
 800a188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a18a:	bf00      	nop
 800a18c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a18e:	bc08      	pop	{r3}
 800a190:	469e      	mov	lr, r3
 800a192:	4770      	bx	lr
