// Seed: 276809972
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    output logic id_2,
    output logic id_3
);
  initial
    #1 begin : LABEL_0
      @(1) id_2 <= "";
      id_3 <= id_0;
    end
  tri id_5;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_1 = 0;
  always if (id_5) $display;
endmodule
module module_2 ();
  wire id_1;
  assign id_2 = -1;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  id_5(
      1'b0, id_2
  );
  assign module_0.id_1 = 0;
  wire id_6;
endmodule
