// This program was cloned from: https://github.com/HKUSTGZ-MICS-LYU/FlattenRTL
// License: MIT License


// Generated by CIRCT firtool-1.70.0
// Standard header to adapt well known macros for register randomization.

  

 // RANDOMIZE_MEM_INIT
 // not def RANDOMIZE

  

 // RANDOMIZE_REG_INIT
 // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.

  
 // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.

  
 // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.

  
 // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.

  





  // RANDOMIZE
    
   // RANDOMIZE
 // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set




 // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set




 // not def SYNTHESIS

module IntXbar(
  input  auto_int_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_out_1	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_int_out_0 = auto_int_in_0;
  assign auto_int_out_1 = auto_int_in_1;
endmodule

module NonSyncResetSynchronizerPrimitiveShiftReg_d3(
  input  clock,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  reg sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:66
  reg sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:66
  always @(posedge clock) begin
    sync_0 <= sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:66
    sync_1 <= sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:66
    sync_2 <= io_d;	// src/main/scala/util/SynchronizerReg.scala:51:66
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:66
endmodule

module SynchronizerShiftReg_w2_d3(
  input        clock,
  input  [1:0] io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output [1:0] io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  wire _output_chain_1_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  wire _output_chain_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d[0]),	// src/main/scala/util/SynchronizerReg.scala:173:39
    .io_q  (_output_chain_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain_1 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d[1]),	// src/main/scala/util/SynchronizerReg.scala:173:39
    .io_q  (_output_chain_1_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  assign io_q = {_output_chain_1_io_q, _output_chain_io_q};	// src/main/scala/util/ShiftReg.scala:45:23, src/main/scala/util/SynchronizerReg.scala:175:14
endmodule

module IntSyncAsyncCrossingSink(
  input  clock,
         auto_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_in_sync_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_1	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [1:0] _chain_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  SynchronizerShiftReg_w2_d3 chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  ({auto_in_sync_1, auto_in_sync_0}),	// src/main/scala/util/ShiftReg.scala:47:22
    .io_q  (_chain_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  assign auto_out_0 = _chain_io_q[0];	// src/main/scala/util/ShiftReg.scala:45:23, :48:24
  assign auto_out_1 = _chain_io_q[1];	// src/main/scala/util/ShiftReg.scala:45:23, :48:24
endmodule

module SimpleClockGroupSource(
  input  clock,
         reset,
  output auto_out_member_subsystem_sbus_5_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_5_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_4_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_4_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_3_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_3_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_2_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_2_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_member_subsystem_sbus_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_member_subsystem_sbus_5_clock = clock;
  assign auto_out_member_subsystem_sbus_5_reset = reset;
  assign auto_out_member_subsystem_sbus_4_clock = clock;
  assign auto_out_member_subsystem_sbus_4_reset = reset;
  assign auto_out_member_subsystem_sbus_3_clock = clock;
  assign auto_out_member_subsystem_sbus_3_reset = reset;
  assign auto_out_member_subsystem_sbus_2_clock = clock;
  assign auto_out_member_subsystem_sbus_2_reset = reset;
  assign auto_out_member_subsystem_sbus_1_clock = clock;
  assign auto_out_member_subsystem_sbus_1_reset = reset;
  assign auto_out_member_subsystem_sbus_0_clock = clock;
  assign auto_out_member_subsystem_sbus_0_reset = reset;
endmodule

module FixedClockBroadcast(
  input  auto_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_in_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_2_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_2_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_2_clock = auto_in_clock;
  assign auto_out_2_reset = auto_in_reset;
  assign auto_out_1_clock = auto_in_clock;
  assign auto_out_0_clock = auto_in_clock;
  assign auto_out_0_reset = auto_in_reset;
endmodule

// external module plusarg_reader


// Users can define 'STOP_COND' to add an extra gate to stop conditions.

  

  // STOP_COND
    
   // STOP_COND
 // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.

  

  // ASSERT_VERBOSE_COND
    
   // ASSERT_VERBOSE_COND
 // not def ASSERT_VERBOSE_COND_
module TLMonitor(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [3:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [3:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [15:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [63:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [127:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [63:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {58'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [15:0]  _GEN_0 = {12'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [15:0]  _GEN_2 = {12'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [15:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [127:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_48 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [142:0] _GEN_49 = {136'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [142:0] _d_opcodes_clr_T_5 = 143'hF << {137'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [130:0] _a_opcodes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {125'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [142:0] _d_sizes_clr_T_5 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [131:0] _a_sizes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {125'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [142:0] _d_sizes_clr_T_11 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_50 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_51 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 64'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? 16'h1 << _GEN_0 : 16'h0))
        & ~(_GEN_50 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[63:0] : 64'h0))
        & ~(_GEN_50 ? _d_opcodes_clr_T_5[63:0] : 64'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_50 ? _d_sizes_clr_T_5[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_51 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_51 ? _d_sizes_clr_T_11[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  













































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLMonitor_1(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0] _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_0 = {23'h0, io_in_c_bits_size};	// src/main/scala/util/package.scala:235:71
  wire        _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]  param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]  size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [1:0]  source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire        _d_first_T_3 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [1:0]  source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]  sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [8:0]  b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [1:0]  param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [31:0] address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire        _c_first_T_1 = io_in_c_ready & io_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]  param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [3:0]  size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg  [1:0]  source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0] address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [2:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [11:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [23:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [11:0] _a_opcode_lookup_T_1 =
    inflight_opcodes >> {8'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [3:0]  _GEN_1 = {2'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [3:0]  _GEN_3 = {2'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [2:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [23:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]  c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        c_first_1 = c_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_4 = io_in_c_bits_opcode[2] & io_in_c_bits_opcode[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [3:0]  _GEN_5 = {2'h0, io_in_c_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_6 = _c_first_T_1 & c_first_1 & _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]  inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg  [8:0]  d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_3 = d_first_counter_3 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_7 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode[2] & ~(io_in_d_bits_opcode[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]  _GEN_8 = {2'h0, io_in_d_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  d_set = _GEN_7 ? 4'h1 << _GEN_8 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire [3:0]  _GEN_9 = {2'h0, io_in_e_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  







































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_91 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_13 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_1 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_5 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire        _GEN_92 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [46:0] _GEN_93 = {42'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire        _GEN_94 = _d_first_T_3 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  wire [3:0]  _d_clr_T = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _a_set_T = 4'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_opcodes_clr_T_5 = 47'hF << {43'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [34:0] _a_opcodes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {31'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [46:0] _d_sizes_clr_T_5 = 47'hFF << _GEN_93;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [35:0] _a_sizes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :657:52
  wire [3:0]  _d_clr_T_1 = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _c_set_T = 4'h1 << _GEN_5;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_sizes_clr_T_11 = 47'hFF << _GEN_93;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire [35:0] _c_sizes_set_T_1 =
    {31'h0, _GEN_6 ? {io_in_c_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_c_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:752:40, :760:{25,36,70}, :763:{28,59}, :765:52
  wire        b_first_done = io_in_b_ready & io_in_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 12'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_13[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <= d_first_counter_3 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (b_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|b_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          b_first_counter <= b_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|c_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          c_first_counter <= c_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_2 ? _a_set_T[2:0] : 3'h0)) & ~(_GEN_92 ? _d_clr_T[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[11:0] : 12'h0))
        & ~(_GEN_92 ? _d_opcodes_clr_T_5[11:0] : 12'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_92 ? _d_sizes_clr_T_5[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <=
        (inflight_1 | (_GEN_6 ? _c_set_T[2:0] : 3'h0))
        & ~(_GEN_94 ? _d_clr_T_1[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :760:{25,36,70}, :761:28, :771:34, :785:{25,70,88}, :786:21, :811:{35,44,46}
      inflight_sizes_1 <=
        (inflight_sizes_1 | (_GEN_6 ? _c_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_94 ? _d_sizes_clr_T_11[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :760:{25,36,70}, :765:{28,52}, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~(io_in_e_valid ? 4'h1 << _GEN_9 : 4'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :831:70, :832:13, :836:25, :837:71, :838:13, :844:{27,36,38}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & ~(|b_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:419:18
      param_2 <= io_in_b_bits_param;	// src/main/scala/tilelink/Monitor.scala:408:22
      address_1 <= io_in_b_bits_address;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & ~(|c_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLXbar(
  input         clock,
                reset,
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        allowed_4_2;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_4_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_4_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_3_2;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_3_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_3_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_2_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_2_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_1_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_1_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_1;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire        allowed_0;	// src/main/scala/tilelink/Arbiter.scala:92:24
  wire [4:0]  in_0_a_bits_source = {1'h0, auto_in_0_a_bits_source};	// src/main/scala/tilelink/Xbar.scala:162:29
  wire [4:0]  in_1_a_bits_source = {3'h4, auto_in_1_a_bits_source};	// src/main/scala/tilelink/Xbar.scala:162:55
  wire [1:0]  out_0_d_bits_sink = {1'h0, auto_out_0_d_bits_sink};	// src/main/scala/tilelink/Xbar.scala:247:28
  wire [3:0]  out_1_d_bits_size = {1'h0, auto_out_1_d_bits_size};	// src/main/scala/tilelink/Xbar.scala:246:29
  wire        requestAIO_0_0 = auto_in_0_a_bits_address[31:30] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        requestAIO_0_1 = auto_in_0_a_bits_address[31:30] == 2'h2;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        requestAIO_0_2 =
    {auto_in_0_a_bits_address[31], ~(auto_in_0_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        requestAIO_1_0 = auto_in_1_a_bits_address[31:30] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        requestAIO_1_1 = auto_in_1_a_bits_address[31:30] == 2'h2;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        requestAIO_1_2 =
    {auto_in_1_a_bits_address[31], ~(auto_in_1_a_bits_address[30])} == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        requestDOI_0_1 = auto_out_0_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  wire        requestDOI_1_1 = auto_out_1_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  wire        requestDOI_2_1 = auto_out_2_d_bits_source[4:2] == 3'h4;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  wire        portsAOI_filtered_0_valid = auto_in_0_a_valid & requestAIO_0_0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsAOI_filtered_1_valid = auto_in_0_a_valid & requestAIO_0_1;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsAOI_filtered_2_valid = auto_in_0_a_valid & requestAIO_0_2;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _portsAOI_in_0_a_ready_T_4 =
    requestAIO_0_0 & auto_out_0_a_ready & allowed_0 | requestAIO_0_1 & auto_out_1_a_ready
    & allowed_1_0 | requestAIO_0_2 & auto_out_2_a_ready & allowed_2_0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  wire        portsAOI_filtered_1_0_valid = auto_in_1_a_valid & requestAIO_1_0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsAOI_filtered_1_1_valid = auto_in_1_a_valid & requestAIO_1_1;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsAOI_filtered_1_2_valid = auto_in_1_a_valid & requestAIO_1_2;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _portsAOI_in_1_a_ready_T_4 =
    requestAIO_1_0 & auto_out_0_a_ready & allowed_1 | requestAIO_1_1 & auto_out_1_a_ready
    & allowed_1_1 | requestAIO_1_2 & auto_out_2_a_ready & allowed_2_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  wire        portsDIO_filtered_0_valid =
    auto_out_0_d_valid & ~(auto_out_0_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_1_valid = auto_out_0_d_valid & requestDOI_0_1;	// src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_1_0_valid =
    auto_out_1_d_valid & ~(auto_out_1_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_1_1_valid = auto_out_1_d_valid & requestDOI_1_1;	// src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_2_0_valid =
    auto_out_2_d_valid & ~(auto_out_2_d_bits_source[4]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_2_1_valid = auto_out_2_d_valid & requestDOI_2_1;	// src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [1:0]  readys_valid = {portsAOI_filtered_1_0_valid, portsAOI_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], portsAOI_filtered_1_0_valid} | _readys_filter_T_1));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/tilelink/Xbar.scala:351:40, src/main/scala/util/package.scala:254:43
  wire        winner_0 = readys_readys[0] & portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_1 = readys_readys[1] & portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _out_0_a_valid_T = portsAOI_filtered_0_valid | portsAOI_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:351:40
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign allowed_0 = idle ? readys_readys[0] : state_0;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_1 = idle ? readys_readys[1] : state_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  wire        out_0_a_valid =
    idle
      ? _out_0_a_valid_T
      : state_0 & portsAOI_filtered_0_valid | state_1 & portsAOI_filtered_1_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [8:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [1:0]  readys_valid_1 = {portsAOI_filtered_1_1_valid, portsAOI_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [1:0]  readys_mask_1;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_3 = readys_valid_1 & ~readys_mask_1;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0]  readys_readys_1 =
    ~({readys_mask_1[1], _readys_filter_T_3[1] | readys_mask_1[0]}
      & ({_readys_filter_T_3[0], portsAOI_filtered_1_1_valid} | _readys_filter_T_3));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/tilelink/Xbar.scala:351:40, src/main/scala/util/package.scala:254:43
  wire        winner_1_0 = readys_readys_1[0] & portsAOI_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_1_1 = readys_readys_1[1] & portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _out_1_a_valid_T = portsAOI_filtered_1_valid | portsAOI_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:351:40
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_1_0 = idle_1 ? winner_1_0 : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign allowed_1_0 = idle_1 ? readys_readys_1[0] : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_1_1 = idle_1 ? readys_readys_1[1] : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  wire        out_1_a_valid =
    idle_1
      ? _out_1_a_valid_T
      : state_1_0 & portsAOI_filtered_1_valid | state_1_1 & portsAOI_filtered_1_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [8:0]  beatsLeft_2;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_2 = beatsLeft_2 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [1:0]  readys_valid_2 = {portsAOI_filtered_1_2_valid, portsAOI_filtered_2_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [1:0]  readys_mask_2;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_5 = readys_valid_2 & ~readys_mask_2;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0]  readys_readys_2 =
    ~({readys_mask_2[1], _readys_filter_T_5[1] | readys_mask_2[0]}
      & ({_readys_filter_T_5[0], portsAOI_filtered_1_2_valid} | _readys_filter_T_5));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/tilelink/Xbar.scala:351:40, src/main/scala/util/package.scala:254:43
  wire        winner_2_0 = readys_readys_2[0] & portsAOI_filtered_2_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_2_1 = readys_readys_2[1] & portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _out_2_a_valid_T = portsAOI_filtered_2_valid | portsAOI_filtered_1_2_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:351:40
  reg         state_2_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_2_0 = idle_2 ? winner_2_0 : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_2_1 = idle_2 ? winner_2_1 : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign allowed_2_0 = idle_2 ? readys_readys_2[0] : state_2_0;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_2_1 = idle_2 ? readys_readys_2[1] : state_2_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  wire        out_2_a_valid =
    idle_2
      ? _out_2_a_valid_T
      : state_2_0 & portsAOI_filtered_2_valid | state_2_1 & portsAOI_filtered_1_2_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [8:0]  beatsLeft_3;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_3 = beatsLeft_3 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [2:0]  readys_valid_3 =
    {portsDIO_filtered_2_0_valid, portsDIO_filtered_1_0_valid, portsDIO_filtered_0_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [2:0]  readys_mask_3;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [2:0]  _readys_filter_T_7 = readys_valid_3 & ~readys_mask_3;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [3:0]  _GEN =
    {_readys_filter_T_7[1:0], portsDIO_filtered_2_0_valid, portsDIO_filtered_1_0_valid}
    | {_readys_filter_T_7, portsDIO_filtered_2_0_valid};	// src/main/scala/tilelink/Arbiter.scala:24:28, src/main/scala/tilelink/Xbar.scala:351:40, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_3 =
    ~({readys_mask_3[2],
       _readys_filter_T_7[2] | readys_mask_3[1],
       _GEN[3] | readys_mask_3[0]} & (_GEN[2:0] | {_readys_filter_T_7[2], _GEN[3:2]}));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:{43,48}
  wire        winner_3_0 = readys_readys_3[0] & portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_3_1 = readys_readys_3[1] & portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_3_2 = readys_readys_3[2] & portsDIO_filtered_2_0_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _in_0_d_valid_T = portsDIO_filtered_0_valid | portsDIO_filtered_1_0_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:351:40
  reg         state_3_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_3_0 = idle_3 ? winner_3_0 : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_3_1 = idle_3 ? winner_3_1 : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_3_2 = idle_3 ? winner_3_2 : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign allowed_3_0 = idle_3 ? readys_readys_3[0] : state_3_0;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_3_1 = idle_3 ? readys_readys_3[1] : state_3_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_3_2 = idle_3 ? readys_readys_3[2] : state_3_2;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  wire        in_0_d_valid =
    idle_3
      ? _in_0_d_valid_T | portsDIO_filtered_2_0_valid
      : state_3_0 & portsDIO_filtered_0_valid | state_3_1 & portsDIO_filtered_1_0_valid
        | state_3_2 & portsDIO_filtered_2_0_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _in_0_d_bits_T_4 =
    muxState_3_0 & auto_out_0_d_bits_corrupt | muxState_3_1 & auto_out_1_d_bits_corrupt
    | muxState_3_2 & auto_out_2_d_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        _in_0_d_bits_T_14 =
    muxState_3_0 & auto_out_0_d_bits_denied | muxState_3_1 & auto_out_1_d_bits_denied
    | muxState_3_2 & auto_out_2_d_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  _in_0_d_bits_T_18 =
    (muxState_3_0 ? out_0_d_bits_sink : 2'h0)
    | (muxState_3_1 ? auto_out_1_d_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:247:28
  wire [3:0]  _in_0_d_bits_T_24 =
    (muxState_3_0 ? auto_out_0_d_bits_source[3:0] : 4'h0)
    | (muxState_3_1 ? auto_out_1_d_bits_source[3:0] : 4'h0)
    | (muxState_3_2 ? auto_out_2_d_bits_source[3:0] : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [3:0]  _in_0_d_bits_T_29 =
    (muxState_3_0 ? auto_out_0_d_bits_size : 4'h0)
    | (muxState_3_1 ? out_1_d_bits_size : 4'h0)
    | (muxState_3_2 ? auto_out_2_d_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:246:29
  wire [1:0]  _in_0_d_bits_T_33 =
    (muxState_3_0 ? auto_out_0_d_bits_param : 2'h0)
    | (muxState_3_1 ? auto_out_1_d_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [2:0]  _in_0_d_bits_T_39 =
    (muxState_3_0 ? auto_out_0_d_bits_opcode : 3'h0)
    | (muxState_3_1 ? auto_out_1_d_bits_opcode : 3'h0)
    | (muxState_3_2 ? auto_out_2_d_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  reg  [8:0]  beatsLeft_4;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_4 = beatsLeft_4 == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [2:0]  readys_valid_4 =
    {portsDIO_filtered_2_1_valid, portsDIO_filtered_1_1_valid, portsDIO_filtered_1_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [2:0]  readys_mask_4;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [2:0]  _readys_filter_T_9 = readys_valid_4 & ~readys_mask_4;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [3:0]  _GEN_0 =
    {_readys_filter_T_9[1:0], portsDIO_filtered_2_1_valid, portsDIO_filtered_1_1_valid}
    | {_readys_filter_T_9, portsDIO_filtered_2_1_valid};	// src/main/scala/tilelink/Arbiter.scala:24:28, src/main/scala/tilelink/Xbar.scala:351:40, src/main/scala/util/package.scala:254:{43,48}
  wire [2:0]  readys_readys_4 =
    ~({readys_mask_4[2],
       _readys_filter_T_9[2] | readys_mask_4[1],
       _GEN_0[3] | readys_mask_4[0]}
      & (_GEN_0[2:0] | {_readys_filter_T_9[2], _GEN_0[3:2]}));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:{43,48}
  wire        winner_4_0 = readys_readys_4[0] & portsDIO_filtered_1_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_4_1 = readys_readys_4[1] & portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        winner_4_2 = readys_readys_4[2] & portsDIO_filtered_2_1_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _in_1_d_valid_T = portsDIO_filtered_1_valid | portsDIO_filtered_1_1_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Xbar.scala:351:40
  






































































 // not def SYNTHESIS
  reg         state_4_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_4_0 = idle_4 ? winner_4_0 : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_4_1 = idle_4 ? winner_4_1 : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_4_2 = idle_4 ? winner_4_2 : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign allowed_4_0 = idle_4 ? readys_readys_4[0] : state_4_0;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_4_1 = idle_4 ? readys_readys_4[1] : state_4_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  assign allowed_4_2 = idle_4 ? readys_readys_4[2] : state_4_2;	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24
  wire        in_1_d_valid =
    idle_4
      ? _in_1_d_valid_T | portsDIO_filtered_2_1_valid
      : state_4_0 & portsDIO_filtered_1_valid | state_4_1 & portsDIO_filtered_1_1_valid
        | state_4_2 & portsDIO_filtered_2_1_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        _in_1_d_bits_T_4 =
    muxState_4_0 & auto_out_0_d_bits_corrupt | muxState_4_1 & auto_out_1_d_bits_corrupt
    | muxState_4_2 & auto_out_2_d_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        _in_1_d_bits_T_14 =
    muxState_4_0 & auto_out_0_d_bits_denied | muxState_4_1 & auto_out_1_d_bits_denied
    | muxState_4_2 & auto_out_2_d_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  _in_1_d_bits_T_18 =
    (muxState_4_0 ? out_0_d_bits_sink : 2'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_sink : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:247:28
  wire [1:0]  _in_1_d_bits_T_24 =
    (muxState_4_0 ? auto_out_0_d_bits_source[1:0] : 2'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_source[1:0] : 2'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_source[1:0] : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [3:0]  _in_1_d_bits_T_29 =
    (muxState_4_0 ? auto_out_0_d_bits_size : 4'h0)
    | (muxState_4_1 ? out_1_d_bits_size : 4'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:246:29
  wire [1:0]  _in_1_d_bits_T_33 =
    (muxState_4_0 ? auto_out_0_d_bits_param : 2'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_param : 2'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [2:0]  _in_1_d_bits_T_39 =
    (muxState_4_0 ? auto_out_0_d_bits_opcode : 3'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_opcode : 3'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [1:0]  _readys_mask_T_5 = readys_readys_1 & readys_valid_1;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [1:0]  _readys_mask_T_10 = readys_readys_2 & readys_valid_2;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [2:0]  _readys_mask_T_15 = readys_readys_3 & readys_valid_3;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [2:0]  _readys_mask_T_18 = _readys_mask_T_15 | {_readys_mask_T_15[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
  wire [2:0]  _readys_mask_T_23 = readys_readys_4 & readys_valid_4;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [2:0]  _readys_mask_T_26 = _readys_mask_T_23 | {_readys_mask_T_23[1:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
  wire [26:0] _beatsAI_decode_T_1 = 27'hFFF << auto_in_0_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _beatsAI_decode_T_5 = 27'hFFF << auto_in_1_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _beatsDO_decode_T_1 = 27'hFFF << auto_out_0_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [20:0] _beatsDO_decode_T_5 = 21'h3F << auto_out_1_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [22:0] _beatsDO_decode_T_9 = 23'hFF << auto_out_2_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire        latch = idle & auto_out_0_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        latch_1 = idle_1 & auto_out_1_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        latch_2 = idle_2 & auto_out_2_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        latch_3 = idle_3 & auto_in_0_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        latch_4 = idle_4 & auto_in_1_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire [8:0]  maskedBeats_0_3 =
    winner_3_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  wire [8:0]  maskedBeats_0_4 =
    winner_4_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_1 <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_2 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_2 <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_2_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_3 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_3 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_3_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_4 <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask_4 <= 3'h7;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_4_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <=
          (winner_0 & ~(auto_in_0_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_1[11:3]) : 9'h0)
          | (winner_1 & ~(auto_in_1_a_bits_opcode[2])
               ? ~(_beatsAI_decode_T_5[11:3])
               : 9'h0);	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, auto_out_0_a_ready & out_0_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch & (|readys_valid))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (latch_1)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <=
          (winner_1_0 & ~(auto_in_0_a_bits_opcode[2])
             ? ~(_beatsAI_decode_T_1[11:3])
             : 9'h0)
          | (winner_1_1 & ~(auto_in_1_a_bits_opcode[2])
               ? ~(_beatsAI_decode_T_5[11:3])
               : 9'h0);	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {8'h0, auto_out_1_a_ready & out_1_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch_1 & (|readys_valid_1))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask_1 <= _readys_mask_T_5 | {_readys_mask_T_5[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (idle_1) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_1_0 <= winner_1_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1_1 <= winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (latch_2)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <=
          (winner_2_0 & ~(auto_in_0_a_bits_opcode[2])
             ? ~(_beatsAI_decode_T_1[11:3])
             : 9'h0)
          | (winner_2_1 & ~(auto_in_1_a_bits_opcode[2])
               ? ~(_beatsAI_decode_T_5[11:3])
               : 9'h0);	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_2 <= beatsLeft_2 - {8'h0, auto_out_2_a_ready & out_2_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch_2 & (|readys_valid_2))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask_2 <= _readys_mask_T_10 | {_readys_mask_T_10[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (idle_2) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_2_0 <= winner_2_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_2_1 <= winner_2_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (latch_3)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <=
          {maskedBeats_0_3[8:5],
           {maskedBeats_0_3[4:3],
            maskedBeats_0_3[2:0]
              | (winner_3_1 & auto_out_1_d_bits_opcode[0]
                   ? ~(_beatsDO_decode_T_5[5:3])
                   : 3'h0)}
             | (winner_3_2 & auto_out_2_d_bits_opcode[0]
                  ? ~(_beatsDO_decode_T_9[7:3])
                  : 5'h0)};	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_3 <= beatsLeft_3 - {8'h0, auto_in_0_d_ready & in_0_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch_3 & (|readys_valid_3))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask_3 <= _readys_mask_T_18 | {_readys_mask_T_18[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      if (idle_3) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_3_0 <= winner_3_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_3_1 <= winner_3_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_3_2 <= winner_3_2;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (latch_4)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <=
          {maskedBeats_0_4[8:5],
           {maskedBeats_0_4[4:3],
            maskedBeats_0_4[2:0]
              | (winner_4_1 & auto_out_1_d_bits_opcode[0]
                   ? ~(_beatsDO_decode_T_5[5:3])
                   : 3'h0)}
             | (winner_4_2 & auto_out_2_d_bits_opcode[0]
                  ? ~(_beatsDO_decode_T_9[7:3])
                  : 5'h0)};	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_4 <= beatsLeft_4 - {8'h0, auto_in_1_d_ready & in_1_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch_4 & (|readys_valid_4))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask_4 <= _readys_mask_T_26 | {_readys_mask_T_26[0], 2'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      if (idle_4) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_4_0 <= winner_4_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_4_1 <= winner_4_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_4_2 <= winner_4_2;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
    end
  end // always @(posedge)
  







































 // ENABLE_INITIAL_REG_
  TLMonitor monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_portsAOI_in_0_a_ready_T_4),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_a_valid        (auto_in_0_a_valid),
    .io_in_a_bits_opcode  (auto_in_0_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_0_a_bits_param),
    .io_in_a_bits_size    (auto_in_0_a_bits_size),
    .io_in_a_bits_source  (auto_in_0_a_bits_source),
    .io_in_a_bits_address (auto_in_0_a_bits_address),
    .io_in_a_bits_mask    (auto_in_0_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_0_a_bits_corrupt),
    .io_in_d_ready        (auto_in_0_d_ready),
    .io_in_d_valid        (in_0_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode  (_in_0_d_bits_T_39),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_param   (_in_0_d_bits_T_33),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_size    (_in_0_d_bits_T_29),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_source  (_in_0_d_bits_T_24),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_sink    (_in_0_d_bits_T_18),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_denied  (_in_0_d_bits_T_14),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_corrupt (_in_0_d_bits_T_4)	// src/main/scala/chisel3/util/Mux.scala:30:73
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_1 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_portsAOI_in_1_a_ready_T_4),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_a_valid        (auto_in_1_a_valid),
    .io_in_a_bits_opcode  (auto_in_1_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_1_a_bits_param),
    .io_in_a_bits_size    (auto_in_1_a_bits_size),
    .io_in_a_bits_source  (auto_in_1_a_bits_source),
    .io_in_a_bits_address (auto_in_1_a_bits_address),
    .io_in_a_bits_mask    (auto_in_1_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_1_a_bits_corrupt),
    .io_in_b_ready        (auto_in_1_b_ready),
    .io_in_b_valid        (auto_out_1_b_valid),
    .io_in_b_bits_param   (auto_out_1_b_bits_param),
    .io_in_b_bits_address (auto_out_1_b_bits_address),
    .io_in_c_ready        (auto_out_1_c_ready),
    .io_in_c_valid        (auto_in_1_c_valid),
    .io_in_c_bits_opcode  (auto_in_1_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_1_c_bits_param),
    .io_in_c_bits_size    (auto_in_1_c_bits_size),
    .io_in_c_bits_source  (auto_in_1_c_bits_source),
    .io_in_c_bits_address (auto_in_1_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_1_c_bits_corrupt),
    .io_in_d_ready        (auto_in_1_d_ready),
    .io_in_d_valid        (in_1_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode  (_in_1_d_bits_T_39),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_param   (_in_1_d_bits_T_33),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_size    (_in_1_d_bits_T_29),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_source  (_in_1_d_bits_T_24),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_sink    (_in_1_d_bits_T_18),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_denied  (_in_1_d_bits_T_14),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_corrupt (_in_1_d_bits_T_4),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_e_valid        (auto_in_1_e_valid),
    .io_in_e_bits_sink    (auto_in_1_e_bits_sink)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_1_a_ready = _portsAOI_in_1_a_ready_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_b_valid = auto_out_1_b_valid;
  assign auto_in_1_b_bits_param = auto_out_1_b_bits_param;
  assign auto_in_1_b_bits_address = auto_out_1_b_bits_address;
  assign auto_in_1_c_ready = auto_out_1_c_ready;
  assign auto_in_1_d_valid = in_1_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_1_d_bits_opcode = _in_1_d_bits_T_39;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_param = _in_1_d_bits_T_33;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_size = _in_1_d_bits_T_29;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_source = _in_1_d_bits_T_24;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_sink = _in_1_d_bits_T_18;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_denied = _in_1_d_bits_T_14;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_1_d_bits_data =
    (muxState_4_0 ? auto_out_0_d_bits_data : 64'h0)
    | (muxState_4_1 ? auto_out_1_d_bits_data : 64'h0)
    | (muxState_4_2 ? auto_out_2_d_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_1_d_bits_corrupt = _in_1_d_bits_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_a_ready = _portsAOI_in_0_a_ready_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_valid = in_0_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_0_d_bits_opcode = _in_0_d_bits_T_39;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_param = _in_0_d_bits_T_33;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_size = _in_0_d_bits_T_29;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_source = _in_0_d_bits_T_24;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_sink = _in_0_d_bits_T_18;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_denied = _in_0_d_bits_T_14;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_0_d_bits_data =
    (muxState_3_0 ? auto_out_0_d_bits_data : 64'h0)
    | (muxState_3_1 ? auto_out_1_d_bits_data : 64'h0)
    | (muxState_3_2 ? auto_out_2_d_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_0_d_bits_corrupt = _in_0_d_bits_T_4;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_2_a_valid = out_2_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_2_a_bits_opcode =
    (muxState_2_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_param =
    (muxState_2_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_size =
    (muxState_2_0 ? auto_in_0_a_bits_size : 4'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_source =
    (muxState_2_0 ? in_0_a_bits_source : 5'h0)
    | (muxState_2_1 ? in_1_a_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:162:{29,55}
  assign auto_out_2_a_bits_address =
    (muxState_2_0 ? auto_in_0_a_bits_address[30:0] : 31'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_address[30:0] : 31'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_mask =
    (muxState_2_0 ? auto_in_0_a_bits_mask : 8'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_data =
    (muxState_2_0 ? auto_in_0_a_bits_data : 64'h0)
    | (muxState_2_1 ? auto_in_1_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_a_bits_corrupt =
    muxState_2_0 & auto_in_0_a_bits_corrupt | muxState_2_1 & auto_in_1_a_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_2_d_ready =
    ~(auto_out_2_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_2 | requestDOI_2_1
    & auto_in_1_d_ready & allowed_4_2;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  assign auto_out_1_a_valid = out_1_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_1_a_bits_opcode =
    (muxState_1_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_param =
    (muxState_1_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_size =
    (muxState_1_0 ? auto_in_0_a_bits_size[2:0] : 3'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_size[2:0] : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_source =
    (muxState_1_0 ? in_0_a_bits_source : 5'h0)
    | (muxState_1_1 ? in_1_a_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:162:{29,55}
  assign auto_out_1_a_bits_address =
    (muxState_1_0 ? auto_in_0_a_bits_address : 32'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_mask =
    (muxState_1_0 ? auto_in_0_a_bits_mask : 8'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_data =
    (muxState_1_0 ? auto_in_0_a_bits_data : 64'h0)
    | (muxState_1_1 ? auto_in_1_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_a_bits_corrupt =
    muxState_1_0 & auto_in_0_a_bits_corrupt | muxState_1_1 & auto_in_1_a_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_1_b_ready = auto_in_1_b_ready;
  assign auto_out_1_c_valid = auto_in_1_c_valid;
  assign auto_out_1_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_1_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_1_c_bits_size = auto_in_1_c_bits_size[2:0];	// src/main/scala/tilelink/Xbar.scala:236:41
  assign auto_out_1_c_bits_source = {3'h4, auto_in_1_c_bits_source};	// src/main/scala/tilelink/Xbar.scala:183:55
  assign auto_out_1_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_1_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_1_c_bits_corrupt = auto_in_1_c_bits_corrupt;
  assign auto_out_1_d_ready =
    ~(auto_out_1_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_1 | requestDOI_1_1
    & auto_in_1_d_ready & allowed_4_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
  assign auto_out_1_e_valid = auto_in_1_e_valid;
  assign auto_out_1_e_bits_sink = auto_in_1_e_bits_sink;
  assign auto_out_0_a_valid = out_0_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_0_a_bits_opcode =
    (muxState_0 ? auto_in_0_a_bits_opcode : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_param =
    (muxState_0 ? auto_in_0_a_bits_param : 3'h0)
    | (muxState_1 ? auto_in_1_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_size =
    (muxState_0 ? auto_in_0_a_bits_size : 4'h0)
    | (muxState_1 ? auto_in_1_a_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_source =
    (muxState_0 ? in_0_a_bits_source : 5'h0) | (muxState_1 ? in_1_a_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:162:{29,55}
  assign auto_out_0_a_bits_address =
    (muxState_0 ? auto_in_0_a_bits_address[27:0] : 28'h0)
    | (muxState_1 ? auto_in_1_a_bits_address[27:0] : 28'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_mask =
    (muxState_0 ? auto_in_0_a_bits_mask : 8'h0)
    | (muxState_1 ? auto_in_1_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_data =
    (muxState_0 ? auto_in_0_a_bits_data : 64'h0)
    | (muxState_1 ? auto_in_1_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_a_bits_corrupt =
    muxState_0 & auto_in_0_a_bits_corrupt | muxState_1 & auto_in_1_a_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_0_d_ready =
    ~(auto_out_0_d_bits_source[4]) & auto_in_0_d_ready & allowed_3_0 | requestDOI_0_1
    & auto_in_1_d_ready & allowed_4_0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Arbiter.scala:92:24, :94:31
endmodule

module TLMonitor_2(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [3:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [3:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [15:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [63:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [127:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [63:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {58'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [15:0]  _GEN_0 = {12'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [15:0]  _GEN_2 = {12'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [15:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [127:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_48 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [142:0] _GEN_49 = {136'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [142:0] _d_opcodes_clr_T_5 = 143'hF << {137'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [130:0] _a_opcodes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {125'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [142:0] _d_sizes_clr_T_5 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [131:0] _a_sizes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {125'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [142:0] _d_sizes_clr_T_11 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_50 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_51 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 64'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? 16'h1 << _GEN_0 : 16'h0))
        & ~(_GEN_50 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[63:0] : 64'h0))
        & ~(_GEN_50 ? _d_opcodes_clr_T_5[63:0] : 64'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_50 ? _d_sizes_clr_T_5[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_51 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_51 ? _d_sizes_clr_T_11[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  













































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLMonitor_3(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0] _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_0 = {23'h0, io_in_c_bits_size};	// src/main/scala/util/package.scala:235:71
  wire        _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]  param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]  size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [1:0]  source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire        _d_first_T_3 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [1:0]  source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]  sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [8:0]  b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [1:0]  param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [31:0] address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire        _c_first_T_1 = io_in_c_ready & io_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]  param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [3:0]  size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg  [1:0]  source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0] address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [2:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [11:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [23:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [11:0] _a_opcode_lookup_T_1 =
    inflight_opcodes >> {8'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [3:0]  _GEN_1 = {2'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [3:0]  _GEN_3 = {2'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [2:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [23:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]  c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        c_first_1 = c_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_4 = io_in_c_bits_opcode[2] & io_in_c_bits_opcode[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [3:0]  _GEN_5 = {2'h0, io_in_c_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_6 = _c_first_T_1 & c_first_1 & _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]  inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg  [8:0]  d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_3 = d_first_counter_3 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_7 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode[2] & ~(io_in_d_bits_opcode[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]  _GEN_8 = {2'h0, io_in_d_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  d_set = _GEN_7 ? 4'h1 << _GEN_8 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire [3:0]  _GEN_9 = {2'h0, io_in_e_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  







































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_91 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_13 = 27'hFFF << _GEN_91;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_1 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_5 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire        _GEN_92 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [46:0] _GEN_93 = {42'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire        _GEN_94 = _d_first_T_3 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  wire [3:0]  _d_clr_T = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _a_set_T = 4'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_opcodes_clr_T_5 = 47'hF << {43'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [34:0] _a_opcodes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {31'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [46:0] _d_sizes_clr_T_5 = 47'hFF << _GEN_93;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [35:0] _a_sizes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :657:52
  wire [3:0]  _d_clr_T_1 = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _c_set_T = 4'h1 << _GEN_5;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_sizes_clr_T_11 = 47'hFF << _GEN_93;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire [35:0] _c_sizes_set_T_1 =
    {31'h0, _GEN_6 ? {io_in_c_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_c_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:752:40, :760:{25,36,70}, :763:{28,59}, :765:52
  wire        b_first_done = io_in_b_ready & io_in_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 12'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_13[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <= d_first_counter_3 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (b_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|b_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          b_first_counter <= b_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|c_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          c_first_counter <= c_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_2 ? _a_set_T[2:0] : 3'h0)) & ~(_GEN_92 ? _d_clr_T[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[11:0] : 12'h0))
        & ~(_GEN_92 ? _d_opcodes_clr_T_5[11:0] : 12'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_92 ? _d_sizes_clr_T_5[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <=
        (inflight_1 | (_GEN_6 ? _c_set_T[2:0] : 3'h0))
        & ~(_GEN_94 ? _d_clr_T_1[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :760:{25,36,70}, :761:28, :771:34, :785:{25,70,88}, :786:21, :811:{35,44,46}
      inflight_sizes_1 <=
        (inflight_sizes_1 | (_GEN_6 ? _c_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_94 ? _d_sizes_clr_T_11[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :760:{25,36,70}, :765:{28,52}, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~(io_in_e_valid ? 4'h1 << _GEN_9 : 4'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :831:70, :832:13, :836:25, :837:71, :838:13, :844:{27,36,38}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & ~(|b_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:419:18
      param_2 <= io_in_b_bits_param;	// src/main/scala/tilelink/Monitor.scala:408:22
      address_1 <= io_in_b_bits_address;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & ~(|c_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLFIFOFixer(
  input         clock,
                reset,
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_1_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_1_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [1:0]  a_id = {auto_in_0_a_bits_address[30], ~(auto_in_0_a_bits_address[30])};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  wire        a_noDomain = a_id == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:57:29
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first = a_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         flight_0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_1;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_2;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_3;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_4;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_5;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_6;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_7;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_8;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_9;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_10;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_11;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_12;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_13;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_14;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_15;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg  [1:0]  stalls_id;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  reg  [1:0]  stalls_id_1;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire        stall =
    ~(auto_in_0_a_bits_source[3]) & a_first
    & (flight_0 | flight_1 | flight_2 | flight_3 | flight_4 | flight_5 | flight_6
       | flight_7) & (a_noDomain | stalls_id != a_id) | auto_in_0_a_bits_source[3]
    & a_first
    & (flight_8 | flight_9 | flight_10 | flight_11 | flight_12 | flight_13 | flight_14
       | flight_15) & (a_noDomain | stalls_id_1 != a_id);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:57:29, :73:27, :79:30, :82:{15,26,44,50,65,71}, :85:45
  wire        nodeIn_a_ready =
    auto_out_0_a_ready & (auto_in_0_a_bits_address[31] | ~stall);	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:50, :90:{33,47}
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << auto_in_0_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << auto_out_0_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire        d_first_first = d_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN =
    d_first_first & auto_out_0_d_bits_opcode != 3'h6 & auto_in_0_d_ready
    & auto_out_0_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:69:{42,63}, :75:21
  wire        _stalls_id_T_4 = nodeIn_a_ready & auto_in_0_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:90:33
  wire        _GEN_0 = a_first & _stalls_id_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:74:21
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      flight_0 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_2 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_3 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_4 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_5 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_6 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_7 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_8 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_9 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_10 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_11 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_12 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_13 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_14 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_15 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
    end
    else begin
      if (_stalls_id_T_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            auto_in_0_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (auto_in_0_d_ready & auto_out_0_d_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            auto_out_0_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      flight_0 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h0)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h0
             ? ~(auto_in_0_a_bits_address[31])
             : flight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_1 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h1)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h1
             ? ~(auto_in_0_a_bits_address[31])
             : flight_1);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_2 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h2)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h2
             ? ~(auto_in_0_a_bits_address[31])
             : flight_2);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_3 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h3)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h3
             ? ~(auto_in_0_a_bits_address[31])
             : flight_3);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_4 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h4)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h4
             ? ~(auto_in_0_a_bits_address[31])
             : flight_4);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_5 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h5)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h5
             ? ~(auto_in_0_a_bits_address[31])
             : flight_5);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_6 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h6)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h6
             ? ~(auto_in_0_a_bits_address[31])
             : flight_6);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_7 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h7)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h7
             ? ~(auto_in_0_a_bits_address[31])
             : flight_7);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_8 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h8)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h8
             ? ~(auto_in_0_a_bits_address[31])
             : flight_8);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_9 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'h9)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'h9
             ? ~(auto_in_0_a_bits_address[31])
             : flight_9);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_10 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'hA)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'hA
             ? ~(auto_in_0_a_bits_address[31])
             : flight_10);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_11 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'hB)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'hB
             ? ~(auto_in_0_a_bits_address[31])
             : flight_11);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_12 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'hC)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'hC
             ? ~(auto_in_0_a_bits_address[31])
             : flight_12);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_13 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'hD)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'hD
             ? ~(auto_in_0_a_bits_address[31])
             : flight_13);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_14 <=
        ~(_GEN & auto_out_0_d_bits_source == 4'hE)
        & (_GEN_0 & auto_in_0_a_bits_source == 4'hE
             ? ~(auto_in_0_a_bits_address[31])
             : flight_14);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_15 <=
        ~(_GEN & (&auto_out_0_d_bits_source))
        & (_GEN_0 & (&auto_in_0_a_bits_source)
             ? ~(auto_in_0_a_bits_address[31])
             : flight_15);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
    end
    if (_stalls_id_T_4 & ~(auto_in_0_a_bits_source[3]) & ~(auto_in_0_a_bits_address[31]))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :137:31, src/main/scala/tilelink/FIFOFixer.scala:79:{47,56}
      stalls_id <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
    if (_stalls_id_T_4 & auto_in_0_a_bits_source[3] & ~(auto_in_0_a_bits_address[31]))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:54:10, :137:31, src/main/scala/tilelink/FIFOFixer.scala:79:{47,56}
      stalls_id_1 <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  TLMonitor_2 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/FIFOFixer.scala:90:33
    .io_in_a_valid        (auto_in_0_a_valid),
    .io_in_a_bits_opcode  (auto_in_0_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_0_a_bits_param),
    .io_in_a_bits_size    (auto_in_0_a_bits_size),
    .io_in_a_bits_source  (auto_in_0_a_bits_source),
    .io_in_a_bits_address (auto_in_0_a_bits_address),
    .io_in_a_bits_mask    (auto_in_0_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_0_a_bits_corrupt),
    .io_in_d_ready        (auto_in_0_d_ready),
    .io_in_d_valid        (auto_out_0_d_valid),
    .io_in_d_bits_opcode  (auto_out_0_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_0_d_bits_param),
    .io_in_d_bits_size    (auto_out_0_d_bits_size),
    .io_in_d_bits_source  (auto_out_0_d_bits_source),
    .io_in_d_bits_sink    (auto_out_0_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_0_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_0_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_3 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_out_1_a_ready),
    .io_in_a_valid        (auto_in_1_a_valid),
    .io_in_a_bits_opcode  (auto_in_1_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_1_a_bits_param),
    .io_in_a_bits_size    (auto_in_1_a_bits_size),
    .io_in_a_bits_source  (auto_in_1_a_bits_source),
    .io_in_a_bits_address (auto_in_1_a_bits_address),
    .io_in_a_bits_mask    (auto_in_1_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_1_a_bits_corrupt),
    .io_in_b_ready        (auto_in_1_b_ready),
    .io_in_b_valid        (auto_out_1_b_valid),
    .io_in_b_bits_param   (auto_out_1_b_bits_param),
    .io_in_b_bits_address (auto_out_1_b_bits_address),
    .io_in_c_ready        (auto_out_1_c_ready),
    .io_in_c_valid        (auto_in_1_c_valid),
    .io_in_c_bits_opcode  (auto_in_1_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_1_c_bits_param),
    .io_in_c_bits_size    (auto_in_1_c_bits_size),
    .io_in_c_bits_source  (auto_in_1_c_bits_source),
    .io_in_c_bits_address (auto_in_1_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_1_c_bits_corrupt),
    .io_in_d_ready        (auto_in_1_d_ready),
    .io_in_d_valid        (auto_out_1_d_valid),
    .io_in_d_bits_opcode  (auto_out_1_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_1_d_bits_param),
    .io_in_d_bits_size    (auto_out_1_d_bits_size),
    .io_in_d_bits_source  (auto_out_1_d_bits_source),
    .io_in_d_bits_sink    (auto_out_1_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_1_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_1_d_bits_corrupt),
    .io_in_e_valid        (auto_in_1_e_valid),
    .io_in_e_bits_sink    (auto_in_1_e_bits_sink)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_1_a_ready = auto_out_1_a_ready;
  assign auto_in_1_b_valid = auto_out_1_b_valid;
  assign auto_in_1_b_bits_param = auto_out_1_b_bits_param;
  assign auto_in_1_b_bits_address = auto_out_1_b_bits_address;
  assign auto_in_1_c_ready = auto_out_1_c_ready;
  assign auto_in_1_d_valid = auto_out_1_d_valid;
  assign auto_in_1_d_bits_opcode = auto_out_1_d_bits_opcode;
  assign auto_in_1_d_bits_param = auto_out_1_d_bits_param;
  assign auto_in_1_d_bits_size = auto_out_1_d_bits_size;
  assign auto_in_1_d_bits_source = auto_out_1_d_bits_source;
  assign auto_in_1_d_bits_sink = auto_out_1_d_bits_sink;
  assign auto_in_1_d_bits_denied = auto_out_1_d_bits_denied;
  assign auto_in_1_d_bits_data = auto_out_1_d_bits_data;
  assign auto_in_1_d_bits_corrupt = auto_out_1_d_bits_corrupt;
  assign auto_in_0_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/FIFOFixer.scala:90:33
  assign auto_in_0_d_valid = auto_out_0_d_valid;
  assign auto_in_0_d_bits_opcode = auto_out_0_d_bits_opcode;
  assign auto_in_0_d_bits_param = auto_out_0_d_bits_param;
  assign auto_in_0_d_bits_size = auto_out_0_d_bits_size;
  assign auto_in_0_d_bits_source = auto_out_0_d_bits_source;
  assign auto_in_0_d_bits_sink = auto_out_0_d_bits_sink;
  assign auto_in_0_d_bits_denied = auto_out_0_d_bits_denied;
  assign auto_in_0_d_bits_data = auto_out_0_d_bits_data;
  assign auto_in_0_d_bits_corrupt = auto_out_0_d_bits_corrupt;
  assign auto_out_1_a_valid = auto_in_1_a_valid;
  assign auto_out_1_a_bits_opcode = auto_in_1_a_bits_opcode;
  assign auto_out_1_a_bits_param = auto_in_1_a_bits_param;
  assign auto_out_1_a_bits_size = auto_in_1_a_bits_size;
  assign auto_out_1_a_bits_source = auto_in_1_a_bits_source;
  assign auto_out_1_a_bits_address = auto_in_1_a_bits_address;
  assign auto_out_1_a_bits_mask = auto_in_1_a_bits_mask;
  assign auto_out_1_a_bits_data = auto_in_1_a_bits_data;
  assign auto_out_1_a_bits_corrupt = auto_in_1_a_bits_corrupt;
  assign auto_out_1_b_ready = auto_in_1_b_ready;
  assign auto_out_1_c_valid = auto_in_1_c_valid;
  assign auto_out_1_c_bits_opcode = auto_in_1_c_bits_opcode;
  assign auto_out_1_c_bits_param = auto_in_1_c_bits_param;
  assign auto_out_1_c_bits_size = auto_in_1_c_bits_size;
  assign auto_out_1_c_bits_source = auto_in_1_c_bits_source;
  assign auto_out_1_c_bits_address = auto_in_1_c_bits_address;
  assign auto_out_1_c_bits_data = auto_in_1_c_bits_data;
  assign auto_out_1_c_bits_corrupt = auto_in_1_c_bits_corrupt;
  assign auto_out_1_d_ready = auto_in_1_d_ready;
  assign auto_out_1_e_valid = auto_in_1_e_valid;
  assign auto_out_1_e_bits_sink = auto_in_1_e_bits_sink;
  assign auto_out_0_a_valid = auto_in_0_a_valid & (auto_in_0_a_bits_address[31] | ~stall);	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:{33,47,50}
  assign auto_out_0_a_bits_opcode = auto_in_0_a_bits_opcode;
  assign auto_out_0_a_bits_param = auto_in_0_a_bits_param;
  assign auto_out_0_a_bits_size = auto_in_0_a_bits_size;
  assign auto_out_0_a_bits_source = auto_in_0_a_bits_source;
  assign auto_out_0_a_bits_address = auto_in_0_a_bits_address;
  assign auto_out_0_a_bits_mask = auto_in_0_a_bits_mask;
  assign auto_out_0_a_bits_data = auto_in_0_a_bits_data;
  assign auto_out_0_a_bits_corrupt = auto_in_0_a_bits_corrupt;
  assign auto_out_0_d_ready = auto_in_0_d_ready;
endmodule

// VCS coverage exclude_file
module ram_2x4(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input        R0_addr,
               R0_en,
               R0_clk,
  output [3:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 4'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_addr_2x31(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [30:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [30:0] W0_data
);

  reg [30:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 31'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_2x8(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input        R0_addr,
               R0_en,
               R0_clk,
  output [7:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_2x3(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input        R0_addr,
               R0_en,
               R0_clk,
  output [2:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [2:0] W0_data
);

  reg [2:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 3'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_2x2(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input        R0_addr,
               R0_en,
               R0_clk,
  output [1:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_2x1(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  R0_addr,
         R0_en,
         R0_clk,
  output R0_data,
  input  W0_addr,
         W0_en,
         W0_clk,
         W0_data
);

  reg Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [30:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [30:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_lock,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_cache,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_prot,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_qos	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x31 ram_addr_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_addr),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_addr)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_len_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_len),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_len)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_burst_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_burst),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (2'h1)	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_lock_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_lock),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (1'h0)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_cache_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_cache),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (4'h0)	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_prot_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_prot),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (3'h2)	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_qos_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_qos),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (4'h0)	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

// VCS coverage exclude_file
module ram_data_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  












 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_1(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_strb_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_strb),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_strb)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_2(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_4(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module AXI4Buffer(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  Queue nodeOut_aw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_aw_ready),
    .io_enq_valid      (auto_in_aw_valid),
    .io_enq_bits_id    (auto_in_aw_bits_id),
    .io_enq_bits_addr  (auto_in_aw_bits_addr),
    .io_enq_bits_len   (auto_in_aw_bits_len),
    .io_enq_bits_size  (auto_in_aw_bits_size),
    .io_deq_ready      (auto_out_aw_ready),
    .io_deq_valid      (auto_out_aw_valid),
    .io_deq_bits_id    (auto_out_aw_bits_id),
    .io_deq_bits_addr  (auto_out_aw_bits_addr),
    .io_deq_bits_len   (auto_out_aw_bits_len),
    .io_deq_bits_size  (auto_out_aw_bits_size),
    .io_deq_bits_burst (auto_out_aw_bits_burst),
    .io_deq_bits_lock  (auto_out_aw_bits_lock),
    .io_deq_bits_cache (auto_out_aw_bits_cache),
    .io_deq_bits_prot  (auto_out_aw_bits_prot),
    .io_deq_bits_qos   (auto_out_aw_bits_qos)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_1 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (auto_out_w_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_2 nodeIn_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_out_b_ready),
    .io_enq_valid     (auto_out_b_valid),
    .io_enq_bits_id   (auto_out_b_bits_id),
    .io_enq_bits_resp (auto_out_b_bits_resp),
    .io_deq_ready     (auto_in_b_ready),
    .io_deq_valid     (auto_in_b_valid),
    .io_deq_bits_id   (auto_in_b_bits_id),
    .io_deq_bits_resp (auto_in_b_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue nodeOut_ar_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_ar_ready),
    .io_enq_valid      (auto_in_ar_valid),
    .io_enq_bits_id    (auto_in_ar_bits_id),
    .io_enq_bits_addr  (auto_in_ar_bits_addr),
    .io_enq_bits_len   (auto_in_ar_bits_len),
    .io_enq_bits_size  (auto_in_ar_bits_size),
    .io_deq_ready      (auto_out_ar_ready),
    .io_deq_valid      (auto_out_ar_valid),
    .io_deq_bits_id    (auto_out_ar_bits_id),
    .io_deq_bits_addr  (auto_out_ar_bits_addr),
    .io_deq_bits_len   (auto_out_ar_bits_len),
    .io_deq_bits_size  (auto_out_ar_bits_size),
    .io_deq_bits_burst (auto_out_ar_bits_burst),
    .io_deq_bits_lock  (auto_out_ar_bits_lock),
    .io_deq_bits_cache (auto_out_ar_bits_cache),
    .io_deq_bits_prot  (auto_out_ar_bits_prot),
    .io_deq_bits_qos   (auto_out_ar_bits_qos)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_4 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_out_r_ready),
    .io_enq_valid     (auto_out_r_valid),
    .io_enq_bits_id   (auto_out_r_bits_id),
    .io_enq_bits_data (auto_out_r_bits_data),
    .io_enq_bits_resp (auto_out_r_bits_resp),
    .io_enq_bits_last (auto_out_r_bits_last),
    .io_deq_ready     (auto_in_r_ready),
    .io_deq_valid     (auto_in_r_valid),
    .io_deq_bits_id   (auto_in_r_bits_id),
    .io_deq_bits_data (auto_in_r_bits_data),
    .io_deq_bits_resp (auto_in_r_bits_resp),
    .io_deq_bits_last (auto_in_r_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module Queue_5(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0] io_enq_bits_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0] io_deq_bits_tl_state_source	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [8:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :304:19
  always @(posedge clock) begin
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram <= {io_enq_bits_tl_state_source, io_enq_bits_tl_state_size};	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  

















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_tl_state_size = ram[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_tl_state_source = ram[8:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_8x9(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [8:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [8:0] W0_data
);

  reg [8:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 9'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_6(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0] io_enq_bits_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0] io_deq_bits_tl_state_source	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [8:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire       do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_8x9 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_tl_state_source, io_enq_bits_tl_state_size})	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_tl_state_size = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_tl_state_source = _ram_ext_R0_data[8:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module AXI4UserYanker(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _Queue_9_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_9_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_9_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_9_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_8_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_8_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_8_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_8_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_7_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_7_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_7_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_7_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_6_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_6_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_6_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_6_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_5_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_5_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_5_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_5_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_4_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_4_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_4_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_4_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_3_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_3_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_2_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_2_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_1_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_1_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [4:0] _Queue_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  reg        casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:57:36
    casez (auto_in_ar_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b0000:
        casez_tmp = _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0001:
        casez_tmp = _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0010:
        casez_tmp = _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0011:
        casez_tmp = _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0100:
        casez_tmp = _Queue_4_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0101:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b0110:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b0111:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1000:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1001:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1010:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1011:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1100:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1101:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b1110:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      default:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  end // always @(*)
  reg        casez_tmp_0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:66:28
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b0000:
        casez_tmp_0 = _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0001:
        casez_tmp_0 = _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0010:
        casez_tmp_0 = _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0011:
        casez_tmp_0 = _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0100:
        casez_tmp_0 = _Queue_4_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0101:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b0110:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b0111:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1000:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1001:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1010:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1011:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1100:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1101:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b1110:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      default:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:66:28
  end // always @(*)
  reg  [3:0] casez_tmp_1;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0000:
        casez_tmp_1 = _Queue_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0001:
        casez_tmp_1 = _Queue_1_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0010:
        casez_tmp_1 = _Queue_2_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0011:
        casez_tmp_1 = _Queue_3_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0100:
        casez_tmp_1 = _Queue_4_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0101:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0110:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0111:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1000:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1001:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1010:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1011:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1100:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1101:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1110:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      default:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  end // always @(*)
  reg  [4:0] casez_tmp_2;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0000:
        casez_tmp_2 = _Queue_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0001:
        casez_tmp_2 = _Queue_1_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0010:
        casez_tmp_2 = _Queue_2_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0011:
        casez_tmp_2 = _Queue_3_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0100:
        casez_tmp_2 = _Queue_4_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0101:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0110:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0111:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1000:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1001:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1010:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1011:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1100:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1101:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b1110:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      default:
        casez_tmp_2 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  end // always @(*)
  wire       _rqueues_15_deq_ready_T = auto_out_r_valid & auto_in_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:75:37
  wire       _rqueues_15_enq_valid_T = auto_in_ar_valid & auto_out_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:78:37
  reg        casez_tmp_3;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:86:36
    casez (auto_in_aw_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b0000:
        casez_tmp_3 = _Queue_5_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0001:
        casez_tmp_3 = _Queue_6_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0010:
        casez_tmp_3 = _Queue_7_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0011:
        casez_tmp_3 = _Queue_8_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0100:
        casez_tmp_3 = _Queue_9_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0101:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b0110:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b0111:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1000:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1001:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1010:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1011:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1100:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1101:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b1110:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      default:
        casez_tmp_3 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  end // always @(*)
  reg        casez_tmp_4;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:95:28
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b0000:
        casez_tmp_4 = _Queue_5_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0001:
        casez_tmp_4 = _Queue_6_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0010:
        casez_tmp_4 = _Queue_7_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0011:
        casez_tmp_4 = _Queue_8_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0100:
        casez_tmp_4 = _Queue_9_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0101:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b0110:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b0111:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1000:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1001:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1010:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1011:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1100:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1101:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b1110:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      default:
        casez_tmp_4 = 1'h0;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:95:28
  end // always @(*)
  














 // not def SYNTHESIS
  reg  [3:0] casez_tmp_5;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0000:
        casez_tmp_5 = _Queue_5_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0001:
        casez_tmp_5 = _Queue_6_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0010:
        casez_tmp_5 = _Queue_7_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0011:
        casez_tmp_5 = _Queue_8_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0100:
        casez_tmp_5 = _Queue_9_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0101:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0110:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0111:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1000:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1001:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1010:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1011:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1100:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1101:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1110:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      default:
        casez_tmp_5 = 4'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  end // always @(*)
  reg  [4:0] casez_tmp_6;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0000:
        casez_tmp_6 = _Queue_5_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0001:
        casez_tmp_6 = _Queue_6_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0010:
        casez_tmp_6 = _Queue_7_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0011:
        casez_tmp_6 = _Queue_8_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0100:
        casez_tmp_6 = _Queue_9_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0101:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0110:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0111:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1000:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1001:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1010:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1011:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1100:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1101:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b1110:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      default:
        casez_tmp_6 = 5'h0;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  end // always @(*)
  wire       _wqueues_15_deq_ready_T = auto_out_b_valid & auto_in_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:104:37
  wire       _wqueues_15_enq_valid_T = auto_in_aw_valid & auto_out_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:107:37
  Queue_5 Queue (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_io_enq_ready),
    .io_enq_valid                (_rqueues_15_enq_valid_T & auto_in_ar_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_deq_ready
      (_rqueues_15_deq_ready_T & auto_out_r_bits_id == 4'h0 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_6 Queue_1 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_1_io_enq_ready),
    .io_enq_valid                (_rqueues_15_enq_valid_T & auto_in_ar_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_deq_ready
      (_rqueues_15_deq_ready_T & auto_out_r_bits_id == 4'h1 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_1_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_1_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_1_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_6 Queue_2 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_2_io_enq_ready),
    .io_enq_valid                (_rqueues_15_enq_valid_T & auto_in_ar_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_deq_ready
      (_rqueues_15_deq_ready_T & auto_out_r_bits_id == 4'h2 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_2_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_2_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_2_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_5 Queue_3 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_3_io_enq_ready),
    .io_enq_valid                (_rqueues_15_enq_valid_T & auto_in_ar_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_deq_ready
      (_rqueues_15_deq_ready_T & auto_out_r_bits_id == 4'h3 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_3_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_3_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_3_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_5 Queue_4 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_4_io_enq_ready),
    .io_enq_valid                (_rqueues_15_enq_valid_T & auto_in_ar_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_deq_ready
      (_rqueues_15_deq_ready_T & auto_out_r_bits_id == 4'h4 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_4_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_4_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_4_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_5 Queue_5 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_5_io_enq_ready),
    .io_enq_valid                (_wqueues_15_enq_valid_T & auto_in_aw_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_deq_ready                (_wqueues_15_deq_ready_T & auto_out_b_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_5_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_5_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_5_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_6 Queue_6 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_6_io_enq_ready),
    .io_enq_valid                (_wqueues_15_enq_valid_T & auto_in_aw_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_deq_ready                (_wqueues_15_deq_ready_T & auto_out_b_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_6_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_6_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_6_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_6 Queue_7 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_7_io_enq_ready),
    .io_enq_valid                (_wqueues_15_enq_valid_T & auto_in_aw_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_deq_ready                (_wqueues_15_deq_ready_T & auto_out_b_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_7_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_7_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_7_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_5 Queue_8 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_8_io_enq_ready),
    .io_enq_valid                (_wqueues_15_enq_valid_T & auto_in_aw_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_deq_ready                (_wqueues_15_deq_ready_T & auto_out_b_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_8_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_8_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_8_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_5 Queue_9 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_9_io_enq_ready),
    .io_enq_valid                (_wqueues_15_enq_valid_T & auto_in_aw_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_deq_ready                (_wqueues_15_deq_ready_T & auto_out_b_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_9_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_9_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_9_io_deq_bits_tl_state_source)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  assign auto_in_aw_ready = auto_out_aw_ready & casez_tmp_3;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = casez_tmp_5;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  assign auto_in_b_bits_echo_tl_state_source = casez_tmp_6;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  assign auto_in_ar_ready = auto_out_ar_ready & casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_tl_state_size = casez_tmp_1;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  assign auto_in_r_bits_echo_tl_state_source = casez_tmp_2;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid & casez_tmp_3;	// src/main/scala/amba/axi4/UserYanker.scala:86:36, :87:36
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid & casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36, :58:36
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

// VCS coverage exclude_file
module ram_id_8x4(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [3:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [3:0] W0_data
);

  reg [3:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 4'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_data_8x64(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  












 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_resp_8x2(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data
);

  reg [1:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 2'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_last_8x1(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0] R0_addr,
  input        R0_en,
               R0_clk,
  output       R0_data,
  input  [2:0] W0_addr,
  input        W0_en,
               W0_clk,
               W0_data
);

  reg Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_15(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [8:0] _ram_echo_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire       do_deq = io_deq_ready & ~(ptr_match & ~maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :278:33, :279:{25,28}, :303:19
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_id_8x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_8x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_resp_8x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_8x9 ram_echo_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_echo_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_echo_tl_state_source, io_enq_bits_echo_tl_state_size})	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_last_8x1 ram_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_bits_echo_tl_state_size = _ram_echo_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_source = _ram_echo_ext_R0_data[8:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module AXI4Deinterleaver(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg         casez_tmp;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
  wire        enq_OH_bools_15;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_14;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_13;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_12;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_11;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_10;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_9;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_8;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_7;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_6;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  wire        enq_OH_bools_5;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  reg         casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  wire        _qs_queue_4_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_4_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [63:0] _qs_queue_4_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [1:0]  _qs_queue_4_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_4_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [4:0]  _qs_queue_4_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_4_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_3_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_3_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [63:0] _qs_queue_3_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [1:0]  _qs_queue_3_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_3_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [4:0]  _qs_queue_3_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_3_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_2_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_2_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [63:0] _qs_queue_2_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [1:0]  _qs_queue_2_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_2_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [4:0]  _qs_queue_2_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_2_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_1_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_1_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [63:0] _qs_queue_1_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [1:0]  _qs_queue_1_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_1_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [4:0]  _qs_queue_1_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_1_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_0_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_0_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [63:0] _qs_queue_0_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [1:0]  _qs_queue_0_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [3:0]  _qs_queue_0_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire [4:0]  _qs_queue_0_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  wire        _qs_queue_0_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  reg         locked;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
  reg  [3:0]  deq_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25
  reg  [3:0]  pending_count;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire        enq_OH_bools_0 = auto_out_r_bits_id == 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29
  wire        _pending_inc_T_13 = casez_tmp & auto_out_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        pending_inc = enq_OH_bools_0 & _pending_inc_T_13 & auto_out_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        deq_OH_bools_0 = deq_id == 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29
  wire        _queue_wire_15_deq_ready_T = auto_in_r_ready & locked;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        pending_dec = deq_OH_bools_0 & _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,33,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [3:0]  pending_count_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire        enq_OH_bools_1 = auto_out_r_bits_id == 4'h1;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29
  wire        pending_inc_1 = enq_OH_bools_1 & _pending_inc_T_13 & auto_out_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        deq_OH_bools_1 = deq_id == 4'h1;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29
  wire        pending_dec_1 = deq_OH_bools_1 & _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,33,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [3:0]  pending_count_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire        enq_OH_bools_2 = auto_out_r_bits_id == 4'h2;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29
  wire        pending_inc_2 = enq_OH_bools_2 & _pending_inc_T_13 & auto_out_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        deq_OH_bools_2 = deq_id == 4'h2;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29
  wire        pending_dec_2 = deq_OH_bools_2 & _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,33,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [3:0]  pending_count_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire        enq_OH_bools_3 = auto_out_r_bits_id == 4'h3;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29
  wire        pending_inc_3 = enq_OH_bools_3 & _pending_inc_T_13 & auto_out_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        deq_OH_bools_3 = deq_id == 4'h3;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29
  wire        pending_dec_3 = deq_OH_bools_3 & _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,33,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [3:0]  pending_count_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
  wire        enq_OH_bools_4 = auto_out_r_bits_id == 4'h4;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29
  wire        pending_inc_4 = enq_OH_bools_4 & _pending_inc_T_13 & auto_out_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:95:{29,33,47}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        deq_OH_bools_4 = deq_id == 4'h4;	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :96:29
  wire        pending_dec_4 = deq_OH_bools_4 & _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:96:{29,33,46}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  
































































































































 // not def SYNTHESIS
  reg  [3:0]  casez_tmp_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_1 = _qs_queue_0_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_1 = _qs_queue_1_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_1 = _qs_queue_2_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_1 = _qs_queue_3_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_1 = _qs_queue_4_io_deq_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_1 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  reg  [63:0] casez_tmp_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_2 = _qs_queue_0_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_2 = _qs_queue_1_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_2 = _qs_queue_2_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_2 = _qs_queue_3_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_2 = _qs_queue_4_io_deq_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_2 = 64'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  reg  [1:0]  casez_tmp_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_3 = _qs_queue_0_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_3 = _qs_queue_1_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_3 = _qs_queue_2_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_3 = _qs_queue_3_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_3 = _qs_queue_4_io_deq_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_3 = 2'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  reg  [3:0]  casez_tmp_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_4 = _qs_queue_0_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_4 = _qs_queue_1_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_4 = _qs_queue_2_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_4 = _qs_queue_3_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_4 = _qs_queue_4_io_deq_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_4 = 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  reg  [4:0]  casez_tmp_5;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_5 = _qs_queue_0_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_5 = _qs_queue_1_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_5 = _qs_queue_2_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_5 = _qs_queue_3_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_5 = _qs_queue_4_io_deq_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_5 = 5'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    casez (deq_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
      4'b0000:
        casez_tmp_0 = _qs_queue_0_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0001:
        casez_tmp_0 = _qs_queue_1_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0010:
        casez_tmp_0 = _qs_queue_2_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0011:
        casez_tmp_0 = _qs_queue_3_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0100:
        casez_tmp_0 = _qs_queue_4_io_deq_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :116:20
      4'b0101:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0110:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b0111:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1000:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1001:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1010:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1011:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1100:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1101:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      4'b1110:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
      default:
        casez_tmp_0 = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :116:20
  end // always @(*)
  assign enq_OH_bools_5 = auto_out_r_bits_id == 4'h5;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_6 = auto_out_r_bits_id == 4'h6;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_7 = auto_out_r_bits_id == 4'h7;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_8 = auto_out_r_bits_id == 4'h8;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_9 = auto_out_r_bits_id == 4'h9;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_10 = auto_out_r_bits_id == 4'hA;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_11 = auto_out_r_bits_id == 4'hB;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_12 = auto_out_r_bits_id == 4'hC;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_13 = auto_out_r_bits_id == 4'hD;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_14 = auto_out_r_bits_id == 4'hE;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  assign enq_OH_bools_15 = &auto_out_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:123:35
  always @(*) begin	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b0000:
        casez_tmp = _qs_queue_0_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21
      4'b0001:
        casez_tmp = _qs_queue_1_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21
      4'b0010:
        casez_tmp = _qs_queue_2_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21
      4'b0011:
        casez_tmp = _qs_queue_3_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21
      4'b0100:
        casez_tmp = _qs_queue_4_io_enq_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27, :127:21
      4'b0101:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b0110:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b0111:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1000:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1001:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1010:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1011:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1100:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1101:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      4'b1110:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
      default:
        casez_tmp = 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
    endcase	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
  end // always @(*)
  wire [3:0]  _pending_next_T_2 =
    pending_count + {3'h0, pending_inc} - {3'h0, pending_dec};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:{33,47}, :96:{33,46}, :97:{27,40}
  wire [3:0]  _pending_next_T_6 =
    pending_count_1 + {3'h0, pending_inc_1} - {3'h0, pending_dec_1};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:{33,47}, :96:{33,46}, :97:{27,40}
  wire [3:0]  _pending_next_T_10 =
    pending_count_2 + {3'h0, pending_inc_2} - {3'h0, pending_dec_2};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:{33,47}, :96:{33,46}, :97:{27,40}
  wire [3:0]  _pending_next_T_14 =
    pending_count_3 + {3'h0, pending_inc_3} - {3'h0, pending_dec_3};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:{33,47}, :96:{33,46}, :97:{27,40}
  wire [3:0]  _pending_next_T_18 =
    pending_count_4 + {3'h0, pending_inc_4} - {3'h0, pending_dec_4};	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :95:{33,47}, :96:{33,46}, :97:{27,40}
  wire        _GEN = ~locked | _queue_wire_15_deq_ready_T & casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :108:{15,23,37}, :116:20, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        _GEN_0 = (|_pending_next_T_18) | (|_pending_next_T_14);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_1 = (|_pending_next_T_14) | (|_pending_next_T_10);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_2 = (|_pending_next_T_10) | (|_pending_next_T_6);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_3 = (|_pending_next_T_6) | (|_pending_next_T_2);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_4 = _GEN_1 | _GEN_3;	// src/main/scala/util/package.scala:245:43
  wire        _GEN_5 = _GEN_2 | (|_pending_next_T_2);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_6 = (|_pending_next_T_18) | _GEN_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_7 = _GEN_0 | _GEN_5;	// src/main/scala/util/package.scala:245:43
  wire        _GEN_8 = (|_pending_next_T_18) | _GEN_1 | _GEN_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire        _GEN_9 = _GEN_0 | _GEN_2 | (|_pending_next_T_2);	// src/main/scala/amba/axi4/Deinterleaver.scala:97:40, :102:18, src/main/scala/util/package.scala:245:43
  wire [14:0] deq_id_lo =
    {~_GEN_7,
     ~_GEN_8,
     ~_GEN_9,
     ~_GEN_6,
     ~_GEN_7,
     ~_GEN_8,
     ~_GEN_9,
     ~_GEN_6,
     ~_GEN_7,
     ~_GEN_8,
     ~_GEN_9,
     ~_GEN_4,
     ~_GEN_5,
     ~_GEN_3,
     ~(|_pending_next_T_2)}
    & {11'h0,
       |_pending_next_T_18,
       |_pending_next_T_14,
       |_pending_next_T_10,
       |_pending_next_T_6};	// src/main/scala/amba/axi4/Deinterleaver.scala:90:26, :97:40, :102:18, :107:{31,33}, src/main/scala/util/package.scala:245:43
  wire [6:0]  _deq_id_T_3 = deq_id_lo[14:8] | deq_id_lo[6:0];	// src/main/scala/amba/axi4/Deinterleaver.scala:107:31, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [2:0]  _deq_id_T_5 = _deq_id_T_3[6:4] | _deq_id_T_3[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  always @(posedge clock) begin
    if (reset) begin
      locked <= 1'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
      pending_count <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
      pending_count_1 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
      pending_count_2 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
      pending_count_3 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
      pending_count_4 <= 4'h0;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32
    end
    else begin
      if (_GEN)	// src/main/scala/amba/axi4/Deinterleaver.scala:108:23
        locked <=
          |{|_pending_next_T_18,
            |_pending_next_T_14,
            |_pending_next_T_10,
            |_pending_next_T_6,
            |_pending_next_T_2};	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29, :90:26, :97:40, :102:18, :109:29
      pending_count <= _pending_next_T_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40
      pending_count_1 <= _pending_next_T_6;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40
      pending_count_2 <= _pending_next_T_10;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40
      pending_count_3 <= _pending_next_T_14;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40
      pending_count_4 <= _pending_next_T_18;	// src/main/scala/amba/axi4/Deinterleaver.scala:93:32, :97:40
    end
    if (_GEN)	// src/main/scala/amba/axi4/Deinterleaver.scala:108:23
      deq_id <=
        {|(deq_id_lo[14:7]),
         |(_deq_id_T_3[6:3]),
         |(_deq_id_T_5[2:1]),
         _deq_id_T_5[2] | _deq_id_T_5[0]};	// src/main/scala/amba/axi4/Deinterleaver.scala:84:25, :107:31, :110:18, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{14,28}
  end // always @(posedge)
  






















 // ENABLE_INITIAL_REG_
  Queue_15 qs_queue_0 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_0_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_0 & auto_out_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_0 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (_qs_queue_0_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_0_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_0_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_0_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_0_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_0_io_deq_bits_last)
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  Queue_15 qs_queue_1 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_1_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_1 & auto_out_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_1 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (_qs_queue_1_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_1_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_1_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_1_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_1_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_1_io_deq_bits_last)
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  Queue_15 qs_queue_2 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_2_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_2 & auto_out_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_2 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (_qs_queue_2_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_2_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_2_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_2_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_2_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_2_io_deq_bits_last)
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  Queue_15 qs_queue_3 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_3_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_3 & auto_out_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_3 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (_qs_queue_3_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_3_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_3_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_3_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_3_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_3_io_deq_bits_last)
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  Queue_15 qs_queue_4 (	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_qs_queue_4_io_enq_ready),
    .io_enq_valid                     (enq_OH_bools_4 & auto_out_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:95:29, :129:28
    .io_enq_bits_id                   (auto_out_r_bits_id),
    .io_enq_bits_data                 (auto_out_r_bits_data),
    .io_enq_bits_resp                 (auto_out_r_bits_resp),
    .io_enq_bits_echo_tl_state_size   (auto_out_r_bits_echo_tl_state_size),
    .io_enq_bits_echo_tl_state_source (auto_out_r_bits_echo_tl_state_source),
    .io_enq_bits_last                 (auto_out_r_bits_last),
    .io_deq_ready                     (deq_OH_bools_4 & _queue_wire_15_deq_ready_T),	// src/main/scala/amba/axi4/Deinterleaver.scala:96:29, :120:28, src/main/scala/chisel3/util/Decoupled.scala:52:35
    .io_deq_bits_id                   (_qs_queue_4_io_deq_bits_id),
    .io_deq_bits_data                 (_qs_queue_4_io_deq_bits_data),
    .io_deq_bits_resp                 (_qs_queue_4_io_deq_bits_resp),
    .io_deq_bits_echo_tl_state_size   (_qs_queue_4_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_qs_queue_4_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_last                 (_qs_queue_4_io_deq_bits_last)
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:67:27
  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = auto_out_b_bits_echo_tl_state_size;
  assign auto_in_b_bits_echo_tl_state_source = auto_out_b_bits_echo_tl_state_source;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = locked;	// src/main/scala/amba/axi4/Deinterleaver.scala:83:29
  assign auto_in_r_bits_id = casez_tmp_1;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_in_r_bits_data = casez_tmp_2;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_in_r_bits_resp = casez_tmp_3;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_in_r_bits_echo_tl_state_size = casez_tmp_4;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_in_r_bits_echo_tl_state_source = casez_tmp_5;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_in_r_bits_last = casez_tmp_0;	// src/main/scala/amba/axi4/Deinterleaver.scala:116:20
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_echo_tl_state_size = auto_in_aw_bits_echo_tl_state_size;
  assign auto_out_aw_bits_echo_tl_state_source = auto_in_aw_bits_echo_tl_state_source;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_echo_tl_state_size = auto_in_ar_bits_echo_tl_state_size;
  assign auto_out_ar_bits_echo_tl_state_source = auto_in_ar_bits_echo_tl_state_source;
  assign auto_out_r_ready = casez_tmp;	// src/main/scala/amba/axi4/Deinterleaver.scala:127:21
endmodule

module AXI4IdIndexer(
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id[2:0];	// src/main/scala/amba/axi4/IdIndexer.scala:74:43
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = auto_out_b_bits_echo_tl_state_size;
  assign auto_in_b_bits_echo_tl_state_source = auto_out_b_bits_echo_tl_state_source;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id[2:0];	// src/main/scala/amba/axi4/IdIndexer.scala:77:43
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_tl_state_size = auto_out_r_bits_echo_tl_state_size;
  assign auto_in_r_bits_echo_tl_state_source = auto_out_r_bits_echo_tl_state_source;
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = {1'h0, auto_in_aw_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:65:43, :68:43
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_echo_tl_state_size = auto_in_aw_bits_echo_tl_state_size;
  assign auto_out_aw_bits_echo_tl_state_source = auto_in_aw_bits_echo_tl_state_source;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = {1'h0, auto_in_ar_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:65:43
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_echo_tl_state_size = auto_in_ar_bits_echo_tl_state_size;
  assign auto_out_ar_bits_echo_tl_state_source = auto_in_ar_bits_echo_tl_state_source;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module TLMonitor_4(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [30:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [22:0]  _GEN = {19'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [4:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [30:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [4:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [4:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [4:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_0 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_2 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [4:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  





























































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [22:0]  _a_first_beats1_decode_T_1 = 23'hFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [22:0]  _a_first_beats1_decode_T_5 = 23'hFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [22:0]  _GEN_40 = {19'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [22:0]  _d_first_beats1_decode_T_1 = 23'hFF << _GEN_40;	// src/main/scala/util/package.scala:235:71
  wire [22:0]  _d_first_beats1_decode_T_5 = 23'hFF << _GEN_40;	// src/main/scala/util/package.scala:235:71
  wire [22:0]  _d_first_beats1_decode_T_9 = 23'hFF << _GEN_40;	// src/main/scala/util/package.scala:235:71
  wire [270:0] _GEN_41 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_41;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_41;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_42 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_43 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 5'h0 : ~(_a_first_beats1_decode_T_1[7:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 5'h0 : ~(_a_first_beats1_decode_T_5[7:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[7:3]) : 5'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[7:3]) : 5'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[7:3]) : 5'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_42 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_42 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_42 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_43 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_43 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  

















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Queue_20(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg         ram_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [63:0] ram_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:{16,19}, :324:{24,39}
  wire        do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :304:16, :324:{24,39}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram_last <= io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_strb <= io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_data <= io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  





















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_data = ram_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_strb = ram_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_last = ram_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_21(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [30:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_wen,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [30:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_wen	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg         ram_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [30:0] ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [8:0]  ram_echo;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:{16,19}, :324:{24,39}
  wire        do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :304:16, :324:{24,39}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram_wen <= io_enq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_len <= io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_addr <= io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_echo <= {io_enq_bits_echo_tl_state_source, io_enq_bits_echo_tl_state_size};	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  
























 // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_id = ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_addr = ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_len = ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_size = ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_size = ram_echo[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_source = ram_echo[8:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_wen = ram_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module TLToAXI4(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg         count_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         write_2;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  reg  [3:0]  count_3;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         write_1;	// src/main/scala/tilelink/ToAXI4.scala:266:24
  reg  [3:0]  count_2;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  wire        _queue_arw_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _queue_arw_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [4:0]  _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeOut_w_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _beats1_decode_T_1 = 23'hFF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [4:0]  beats1 = auto_in_a_bits_opcode[2] ? 5'h0 : ~(_beats1_decode_T_1[7:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [4:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first = counter == 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_last = counter == 5'h1 | beats1 == 5'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  reg         doneAW;	// src/main/scala/tilelink/ToAXI4.scala:160:30
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/ToAXI4.scala:165:17
  always @(*) begin
    casez (auto_in_a_bits_source)
      5'b00000:
        casez_tmp = 3'h1;
      5'b00001:
        casez_tmp = 3'h1;
      5'b00010:
        casez_tmp = 3'h1;
      5'b00011:
        casez_tmp = 3'h1;
      5'b00100:
        casez_tmp = 3'h1;
      5'b00101:
        casez_tmp = 3'h1;
      5'b00110:
        casez_tmp = 3'h1;
      5'b00111:
        casez_tmp = 3'h1;
      5'b01000:
        casez_tmp = 3'h2;
      5'b01001:
        casez_tmp = 3'h2;
      5'b01010:
        casez_tmp = 3'h2;
      5'b01011:
        casez_tmp = 3'h2;
      5'b01100:
        casez_tmp = 3'h2;
      5'b01101:
        casez_tmp = 3'h2;
      5'b01110:
        casez_tmp = 3'h2;
      5'b01111:
        casez_tmp = 3'h2;
      5'b10000:
        casez_tmp = 3'h4;
      5'b10001:
        casez_tmp = 3'h3;
      5'b10010:
        casez_tmp = 3'h0;
      5'b10011:
        casez_tmp = 3'h1;
      5'b10100:
        casez_tmp = 3'h1;
      5'b10101:
        casez_tmp = 3'h1;
      5'b10110:
        casez_tmp = 3'h1;
      5'b10111:
        casez_tmp = 3'h1;
      5'b11000:
        casez_tmp = 3'h1;
      5'b11001:
        casez_tmp = 3'h1;
      5'b11010:
        casez_tmp = 3'h1;
      5'b11011:
        casez_tmp = 3'h1;
      5'b11100:
        casez_tmp = 3'h1;
      5'b11101:
        casez_tmp = 3'h1;
      5'b11110:
        casez_tmp = 3'h1;
      default:
        casez_tmp = 3'h1;
    endcase
  end // always @(*)
  wire [25:0] _out_arw_bits_len_T_1 = 26'h7FF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  reg         casez_tmp_0;	// src/main/scala/tilelink/ToAXI4.scala:198:49
  wire        idStall_1 =
    (|count_2) & write_1 != ~(auto_in_a_bits_opcode[2]) | count_2 == 4'h8;	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:265:28, :266:24, :267:26, :278:50, :279:{21,34,44}
  wire        idStall_2 =
    (|count_3) & write_2 != ~(auto_in_a_bits_opcode[2]) | count_3 == 4'h8;	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:265:28, :266:24, :267:26, :278:50, :279:{21,34,44}
  always @(*) begin	// src/main/scala/tilelink/ToAXI4.scala:198:49
    casez (auto_in_a_bits_source)	// src/main/scala/tilelink/ToAXI4.scala:198:49
      5'b00000:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00001:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00010:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00011:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00100:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00101:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00110:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b00111:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01000:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01001:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01010:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01011:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01100:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01101:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01110:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b01111:
        casez_tmp_0 = idStall_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b10000:
        casez_tmp_0 = count_5;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      5'b10001:
        casez_tmp_0 = count_4;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      5'b10010:
        casez_tmp_0 = count_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      5'b10011:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b10100:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b10101:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b10110:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b10111:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11000:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11001:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11010:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11011:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11100:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11101:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      5'b11110:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
      default:
        casez_tmp_0 = idStall_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :279:34
    endcase	// src/main/scala/tilelink/ToAXI4.scala:198:49
  end // always @(*)
  wire        stall = casez_tmp_0 & a_first;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/ToAXI4.scala:198:49
  wire        _out_w_valid_T_3 = doneAW | _queue_arw_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:160:30, :199:52
  wire        nodeIn_a_ready =
    ~stall
    & (auto_in_a_bits_opcode[2]
         ? _queue_arw_deq_q_io_enq_ready
         : _out_w_valid_T_3 & _nodeOut_w_deq_q_io_enq_ready);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,28,34,52,70}
  wire        out_arw_valid =
    ~stall & auto_in_a_valid
    & (auto_in_a_bits_opcode[2] | ~doneAW & _nodeOut_w_deq_q_io_enq_ready);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/ToAXI4.scala:160:30, :198:49, :199:21, :200:{31,45,51,61,69}
  reg         r_holds_d;	// src/main/scala/tilelink/ToAXI4.scala:209:30
  reg  [2:0]  b_delay;	// src/main/scala/tilelink/ToAXI4.scala:212:24
  wire        r_wins = auto_out_r_valid & b_delay != 3'h7 | r_holds_d;	// src/main/scala/tilelink/ToAXI4.scala:209:30, :212:24, :218:{33,44,53}
  wire        nodeOut_r_ready = auto_in_d_ready & r_wins;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :220:33
  wire        nodeOut_b_ready = auto_in_d_ready & ~r_wins;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :221:{33,36}
  wire        nodeIn_d_valid = r_wins ? auto_out_r_valid : auto_out_b_valid;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :222:24
  reg         r_first;	// src/main/scala/tilelink/ToAXI4.scala:227:28
  reg         r_denied_r;	// src/main/scala/util/package.scala:80:63
  wire        r_denied = r_first ? (&auto_out_r_bits_resp) : r_denied_r;	// src/main/scala/tilelink/ToAXI4.scala:227:28, :229:39, src/main/scala/util/package.scala:80:{42,63}
  wire [2:0]  nodeIn_d_bits_opcode = {2'h0, r_wins};	// src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire [3:0]  nodeIn_d_bits_size =
    r_wins ? auto_out_r_bits_echo_tl_state_size : auto_out_b_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire [4:0]  nodeIn_d_bits_source =
    r_wins ? auto_out_r_bits_echo_tl_state_source : auto_out_b_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire        nodeIn_d_bits_denied = r_wins ? r_denied : (|auto_out_b_bits_resp);	// src/main/scala/tilelink/ToAXI4.scala:218:53, :231:39, :248:23, src/main/scala/util/package.scala:80:42
  wire        nodeIn_d_bits_corrupt = r_wins & ((|auto_out_r_bits_resp) | r_denied);	// src/main/scala/tilelink/ToAXI4.scala:218:53, :230:39, :233:96, :248:23, src/main/scala/util/package.scala:80:42
  wire [2:0]  d_sel_shiftAmount = r_wins ? auto_out_r_bits_id : auto_out_b_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :254:31
  wire        d_last = ~r_wins | auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :255:23
  wire        _inc_T_4 = _queue_arw_deq_q_io_enq_ready & out_arw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21, src/main/scala/tilelink/ToAXI4.scala:200:{31,45}
  wire        inc = casez_tmp == 3'h0 & _inc_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        _dec_T_9 = auto_in_d_ready & nodeIn_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:222:24
  wire        dec = d_sel_shiftAmount == 3'h0 & d_last & _dec_T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_1 = casez_tmp == 3'h1 & _inc_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_1 = d_sel_shiftAmount == 3'h1 & d_last & _dec_T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_2 = casez_tmp == 3'h2 & _inc_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_2 = d_sel_shiftAmount == 3'h2 & d_last & _dec_T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_3 = casez_tmp == 3'h3 & _inc_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_3 = d_sel_shiftAmount == 3'h3 & d_last & _dec_T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_4 = casez_tmp == 3'h4 & _inc_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_4 = d_sel_shiftAmount == 3'h4 & d_last & _dec_T_9;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  






























































 // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      counter <= 5'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      doneAW <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:160:30
      r_holds_d <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:209:30
      r_first <= 1'h1;	// src/main/scala/tilelink/ToAXI4.scala:227:28
      count_1 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_2 <= 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_3 <= 4'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_4 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_5 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
    end
    else begin
      if (nodeIn_a_ready & auto_in_a_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:199:28
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter - 5'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        doneAW <= ~a_last;	// src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/tilelink/ToAXI4.scala:160:30, :161:36
      end
      if (nodeOut_r_ready & auto_out_r_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:220:33
        r_holds_d <= ~auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:209:30, :210:40
        r_first <= auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:227:28
      end
      count_1 <= count_1 + inc - dec;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_2 <= count_2 + {3'h0, inc_1} - {3'h0, dec_1};	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_3 <= count_3 + {3'h0, inc_2} - {3'h0, dec_2};	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_4 <= count_4 + inc_3 - dec_3;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_5 <= count_5 + inc_4 - dec_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
    end
    if (auto_out_b_valid & ~nodeOut_b_ready)	// src/main/scala/tilelink/ToAXI4.scala:213:{25,28}, :221:33
      b_delay <= b_delay + 3'h1;	// src/main/scala/tilelink/ToAXI4.scala:212:24, :214:28
    else	// src/main/scala/tilelink/ToAXI4.scala:213:25
      b_delay <= 3'h0;	// src/main/scala/tilelink/ToAXI4.scala:212:24
    if (r_first)	// src/main/scala/tilelink/ToAXI4.scala:227:28
      r_denied_r <= &auto_out_r_bits_resp;	// src/main/scala/tilelink/ToAXI4.scala:229:39, src/main/scala/util/package.scala:80:63
    if (inc_1)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_1 <= ~(auto_in_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:266:24
    if (inc_2)	// src/main/scala/tilelink/ToAXI4.scala:269:22
      write_2 <= ~(auto_in_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:266:24
  end // always @(posedge)
  




























 // ENABLE_INITIAL_REG_
  TLMonitor_4 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/ToAXI4.scala:199:28
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/ToAXI4.scala:222:24
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/tilelink/ToAXI4.scala:248:23
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_20 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeOut_w_deq_q_io_enq_ready),
    .io_enq_valid
      (~stall & auto_in_a_valid & ~(auto_in_a_bits_opcode[2]) & _out_w_valid_T_3),	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,52}, :202:{29,43,54}
    .io_enq_bits_data (auto_in_a_bits_data),
    .io_enq_bits_strb (auto_in_a_bits_mask),
    .io_enq_bits_last (a_last),	// src/main/scala/tilelink/Edges.scala:233:33
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (auto_out_w_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_21 queue_arw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_queue_arw_deq_q_io_enq_ready),
    .io_enq_valid                     (out_arw_valid),	// src/main/scala/tilelink/ToAXI4.scala:200:{31,45}
    .io_enq_bits_id                   (casez_tmp),	// src/main/scala/tilelink/ToAXI4.scala:165:17
    .io_enq_bits_addr                 (auto_in_a_bits_address),
    .io_enq_bits_len                  (~(_out_arw_bits_len_T_1[10:3])),	// src/main/scala/util/package.scala:235:{46,71,76}
    .io_enq_bits_size
      (auto_in_a_bits_size > 4'h2 ? 3'h3 : auto_in_a_bits_size[2:0]),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/ToAXI4.scala:168:{23,31}
    .io_enq_bits_echo_tl_state_size   (auto_in_a_bits_size),
    .io_enq_bits_echo_tl_state_source (auto_in_a_bits_source),
    .io_enq_bits_wen                  (~(auto_in_a_bits_opcode[2])),	// src/main/scala/tilelink/Edges.scala:93:{28,37}
    .io_deq_ready
      (_queue_arw_deq_q_io_deq_bits_wen ? auto_out_aw_ready : auto_out_ar_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:156:29
    .io_deq_valid                     (_queue_arw_deq_q_io_deq_valid),
    .io_deq_bits_id                   (_queue_arw_deq_q_io_deq_bits_id),
    .io_deq_bits_addr                 (_queue_arw_deq_q_io_deq_bits_addr),
    .io_deq_bits_len                  (_queue_arw_deq_q_io_deq_bits_len),
    .io_deq_bits_size                 (_queue_arw_deq_q_io_deq_bits_size),
    .io_deq_bits_echo_tl_state_size   (_queue_arw_deq_q_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_queue_arw_deq_q_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_wen                  (_queue_arw_deq_q_io_deq_bits_wen)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/ToAXI4.scala:199:28
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/ToAXI4.scala:222:24
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_source = nodeIn_d_bits_source;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_data = auto_out_r_bits_data;
  assign auto_in_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_out_aw_valid =
    _queue_arw_deq_q_io_deq_valid & _queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:155:39
  assign auto_out_aw_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_echo_tl_state_size =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_echo_tl_state_source =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/tilelink/ToAXI4.scala:221:33
  assign auto_out_ar_valid =
    _queue_arw_deq_q_io_deq_valid & ~_queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:154:{39,42}
  assign auto_out_ar_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_echo_tl_state_size =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_echo_tl_state_source =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_r_ready = nodeOut_r_ready;	// src/main/scala/tilelink/ToAXI4.scala:220:33
endmodule

module TLInterconnectCoupler_4(
  input         clock,
                reset,
                auto_axi4buf_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_axi4buf_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4buf_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4buf_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4buf_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4buf_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4buf_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_axi4buf_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4buf_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4buf_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4buf_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4buf_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4buf_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4buf_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_axi4buf_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4buf_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4buf_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4buf_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4buf_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4buf_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4buf_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4buf_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4buf_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_axi4buf_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4buf_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4buf_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _tl2axi4_auto_out_aw_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_aw_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [30:0] _tl2axi4_auto_out_aw_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_aw_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_aw_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [4:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [63:0] _tl2axi4_auto_out_w_bits_data;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_w_bits_strb;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_b_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_ar_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_ar_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [30:0] _tl2axi4_auto_out_ar_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_ar_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_ar_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [4:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_r_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _axi4index_auto_in_aw_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_w_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_b_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_in_b_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [4:0]  _axi4index_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_ar_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_in_r_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_in_r_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [4:0]  _axi4index_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [30:0] _axi4index_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [4:0]  _axi4index_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_out_w_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_b_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [30:0] _axi4index_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [4:0]  _axi4index_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_r_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4deint_auto_in_aw_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_in_w_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_in_b_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [1:0]  _axi4deint_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [4:0]  _axi4deint_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_in_ar_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_in_r_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [63:0] _axi4deint_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [1:0]  _axi4deint_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [4:0]  _axi4deint_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_aw_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [30:0] _axi4deint_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [7:0]  _axi4deint_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [2:0]  _axi4deint_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [4:0]  _axi4deint_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_w_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [63:0] _axi4deint_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [7:0]  _axi4deint_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_b_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_ar_valid;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [30:0] _axi4deint_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [7:0]  _axi4deint_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [2:0]  _axi4deint_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [3:0]  _axi4deint_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire [4:0]  _axi4deint_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4deint_auto_out_r_ready;	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  wire        _axi4yank_auto_in_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_w_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [4:0]  _axi4yank_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [4:0]  _axi4yank_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [30:0] _axi4yank_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_out_w_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [30:0] _axi4yank_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4buf_auto_in_aw_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_w_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_b_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_ar_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [63:0] _axi4buf_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  AXI4Buffer axi4buf (	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_aw_ready       (_axi4buf_auto_in_aw_ready),
    .auto_in_aw_valid       (_axi4yank_auto_out_aw_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_id     (_axi4yank_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_addr   (_axi4yank_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_len    (_axi4yank_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_size   (_axi4yank_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_ready        (_axi4buf_auto_in_w_ready),
    .auto_in_w_valid        (_axi4yank_auto_out_w_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_data    (_axi4yank_auto_out_w_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_strb    (_axi4yank_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_last    (_axi4yank_auto_out_w_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_b_ready        (_axi4yank_auto_out_b_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_b_valid        (_axi4buf_auto_in_b_valid),
    .auto_in_b_bits_id      (_axi4buf_auto_in_b_bits_id),
    .auto_in_b_bits_resp    (_axi4buf_auto_in_b_bits_resp),
    .auto_in_ar_ready       (_axi4buf_auto_in_ar_ready),
    .auto_in_ar_valid       (_axi4yank_auto_out_ar_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_id     (_axi4yank_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_addr   (_axi4yank_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_len    (_axi4yank_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_size   (_axi4yank_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_r_ready        (_axi4yank_auto_out_r_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_r_valid        (_axi4buf_auto_in_r_valid),
    .auto_in_r_bits_id      (_axi4buf_auto_in_r_bits_id),
    .auto_in_r_bits_data    (_axi4buf_auto_in_r_bits_data),
    .auto_in_r_bits_resp    (_axi4buf_auto_in_r_bits_resp),
    .auto_in_r_bits_last    (_axi4buf_auto_in_r_bits_last),
    .auto_out_aw_ready      (auto_axi4buf_out_aw_ready),
    .auto_out_aw_valid      (auto_axi4buf_out_aw_valid),
    .auto_out_aw_bits_id    (auto_axi4buf_out_aw_bits_id),
    .auto_out_aw_bits_addr  (auto_axi4buf_out_aw_bits_addr),
    .auto_out_aw_bits_len   (auto_axi4buf_out_aw_bits_len),
    .auto_out_aw_bits_size  (auto_axi4buf_out_aw_bits_size),
    .auto_out_aw_bits_burst (auto_axi4buf_out_aw_bits_burst),
    .auto_out_aw_bits_lock  (auto_axi4buf_out_aw_bits_lock),
    .auto_out_aw_bits_cache (auto_axi4buf_out_aw_bits_cache),
    .auto_out_aw_bits_prot  (auto_axi4buf_out_aw_bits_prot),
    .auto_out_aw_bits_qos   (auto_axi4buf_out_aw_bits_qos),
    .auto_out_w_ready       (auto_axi4buf_out_w_ready),
    .auto_out_w_valid       (auto_axi4buf_out_w_valid),
    .auto_out_w_bits_data   (auto_axi4buf_out_w_bits_data),
    .auto_out_w_bits_strb   (auto_axi4buf_out_w_bits_strb),
    .auto_out_w_bits_last   (auto_axi4buf_out_w_bits_last),
    .auto_out_b_ready       (auto_axi4buf_out_b_ready),
    .auto_out_b_valid       (auto_axi4buf_out_b_valid),
    .auto_out_b_bits_id     (auto_axi4buf_out_b_bits_id),
    .auto_out_b_bits_resp   (auto_axi4buf_out_b_bits_resp),
    .auto_out_ar_ready      (auto_axi4buf_out_ar_ready),
    .auto_out_ar_valid      (auto_axi4buf_out_ar_valid),
    .auto_out_ar_bits_id    (auto_axi4buf_out_ar_bits_id),
    .auto_out_ar_bits_addr  (auto_axi4buf_out_ar_bits_addr),
    .auto_out_ar_bits_len   (auto_axi4buf_out_ar_bits_len),
    .auto_out_ar_bits_size  (auto_axi4buf_out_ar_bits_size),
    .auto_out_ar_bits_burst (auto_axi4buf_out_ar_bits_burst),
    .auto_out_ar_bits_lock  (auto_axi4buf_out_ar_bits_lock),
    .auto_out_ar_bits_cache (auto_axi4buf_out_ar_bits_cache),
    .auto_out_ar_bits_prot  (auto_axi4buf_out_ar_bits_prot),
    .auto_out_ar_bits_qos   (auto_axi4buf_out_ar_bits_qos),
    .auto_out_r_ready       (auto_axi4buf_out_r_ready),
    .auto_out_r_valid       (auto_axi4buf_out_r_valid),
    .auto_out_r_bits_id     (auto_axi4buf_out_r_bits_id),
    .auto_out_r_bits_data   (auto_axi4buf_out_r_bits_data),
    .auto_out_r_bits_resp   (auto_axi4buf_out_r_bits_resp),
    .auto_out_r_bits_last   (auto_axi4buf_out_r_bits_last)
  );	// src/main/scala/amba/axi4/Buffer.scala:63:29
  AXI4UserYanker axi4yank (	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_ready                     (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid                     (_axi4deint_auto_out_aw_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_id                   (_axi4deint_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_addr                 (_axi4deint_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_len                  (_axi4deint_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_size                 (_axi4deint_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_echo_tl_state_size
      (_axi4deint_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_aw_bits_echo_tl_state_source
      (_axi4deint_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_w_ready                      (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                      (_axi4deint_auto_out_w_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_w_bits_data                  (_axi4deint_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_w_bits_strb                  (_axi4deint_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_w_bits_last                  (_axi4deint_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_b_ready                      (_axi4deint_auto_out_b_ready),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_b_valid                      (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id                    (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                     (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid                     (_axi4deint_auto_out_ar_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_id                   (_axi4deint_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_addr                 (_axi4deint_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_len                  (_axi4deint_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_size                 (_axi4deint_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_echo_tl_state_size
      (_axi4deint_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_ar_bits_echo_tl_state_source
      (_axi4deint_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_r_ready                      (_axi4deint_auto_out_r_ready),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_in_r_valid                      (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id                    (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data                  (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                  (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready                    (_axi4buf_auto_in_aw_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_aw_valid                    (_axi4yank_auto_out_aw_valid),
    .auto_out_aw_bits_id                  (_axi4yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                (_axi4yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                 (_axi4yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                (_axi4yank_auto_out_aw_bits_size),
    .auto_out_w_ready                     (_axi4buf_auto_in_w_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_w_valid                     (_axi4yank_auto_out_w_valid),
    .auto_out_w_bits_data                 (_axi4yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb                 (_axi4yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last                 (_axi4yank_auto_out_w_bits_last),
    .auto_out_b_ready                     (_axi4yank_auto_out_b_ready),
    .auto_out_b_valid                     (_axi4buf_auto_in_b_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_id                   (_axi4buf_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_resp                 (_axi4buf_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_ready                    (_axi4buf_auto_in_ar_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_valid                    (_axi4yank_auto_out_ar_valid),
    .auto_out_ar_bits_id                  (_axi4yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                (_axi4yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                 (_axi4yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                (_axi4yank_auto_out_ar_bits_size),
    .auto_out_r_ready                     (_axi4yank_auto_out_r_ready),
    .auto_out_r_valid                     (_axi4buf_auto_in_r_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_id                   (_axi4buf_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_data                 (_axi4buf_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_resp                 (_axi4buf_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_last                 (_axi4buf_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Buffer.scala:63:29
  );	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4Deinterleaver axi4deint (	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_aw_ready                      (_axi4deint_auto_in_aw_ready),
    .auto_in_aw_valid                      (_axi4index_auto_out_aw_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_id                    (_axi4index_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_addr                  (_axi4index_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_len                   (_axi4index_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_size                  (_axi4index_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_ready                       (_axi4deint_auto_in_w_ready),
    .auto_in_w_valid                       (_axi4index_auto_out_w_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_data                   (_axi4index_auto_out_w_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_strb                   (_axi4index_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_last                   (_axi4index_auto_out_w_bits_last),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_ready                       (_axi4index_auto_out_b_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_valid                       (_axi4deint_auto_in_b_valid),
    .auto_in_b_bits_id                     (_axi4deint_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_axi4deint_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4deint_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source
      (_axi4deint_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4deint_auto_in_ar_ready),
    .auto_in_ar_valid                      (_axi4index_auto_out_ar_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_id                    (_axi4index_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_addr                  (_axi4index_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_len                   (_axi4index_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_size                  (_axi4index_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_ready                       (_axi4index_auto_out_r_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_valid                       (_axi4deint_auto_in_r_valid),
    .auto_in_r_bits_id                     (_axi4deint_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_axi4deint_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4deint_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4deint_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source
      (_axi4deint_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4deint_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4yank_auto_in_aw_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_aw_valid                     (_axi4deint_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4deint_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4deint_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4deint_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4deint_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_tl_state_size
      (_axi4deint_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_axi4deint_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4yank_auto_in_w_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_w_valid                      (_axi4deint_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4deint_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4deint_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4deint_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4deint_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4yank_auto_in_b_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_id                    (_axi4yank_auto_in_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_source
      (_axi4yank_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_ready                     (_axi4yank_auto_in_ar_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_valid                     (_axi4deint_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4deint_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4deint_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4deint_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4deint_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_tl_state_size
      (_axi4deint_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_axi4deint_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_axi4deint_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4yank_auto_in_r_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_id                    (_axi4yank_auto_in_r_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_data                  (_axi4yank_auto_in_r_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_source
      (_axi4yank_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_last                  (_axi4yank_auto_in_r_bits_last)	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  );	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  AXI4IdIndexer axi4index (	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_id                     (_axi4index_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_id                     (_axi4index_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4deint_auto_in_aw_ready),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4deint_auto_in_w_ready),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4deint_auto_in_b_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_b_bits_id                    (_axi4deint_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_b_bits_resp                  (_axi4deint_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_b_bits_echo_tl_state_size    (_axi4deint_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_b_bits_echo_tl_state_source
      (_axi4deint_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_ar_ready                     (_axi4deint_auto_in_ar_ready),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4deint_auto_in_r_valid),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_id                    (_axi4deint_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_data                  (_axi4deint_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_resp                  (_axi4deint_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_echo_tl_state_size    (_axi4deint_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_echo_tl_state_source
      (_axi4deint_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
    .auto_out_r_bits_last                  (_axi4deint_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Deinterleaver.scala:141:31
  );	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  TLToAXI4 tl2axi4 (	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_ready                       (auto_tl_in_a_ready),
    .auto_in_a_valid                       (auto_tl_in_a_valid),
    .auto_in_a_bits_opcode                 (auto_tl_in_a_bits_opcode),
    .auto_in_a_bits_param                  (auto_tl_in_a_bits_param),
    .auto_in_a_bits_size                   (auto_tl_in_a_bits_size),
    .auto_in_a_bits_source                 (auto_tl_in_a_bits_source),
    .auto_in_a_bits_address                (auto_tl_in_a_bits_address),
    .auto_in_a_bits_mask                   (auto_tl_in_a_bits_mask),
    .auto_in_a_bits_data                   (auto_tl_in_a_bits_data),
    .auto_in_a_bits_corrupt                (auto_tl_in_a_bits_corrupt),
    .auto_in_d_ready                       (auto_tl_in_d_ready),
    .auto_in_d_valid                       (auto_tl_in_d_valid),
    .auto_in_d_bits_opcode                 (auto_tl_in_d_bits_opcode),
    .auto_in_d_bits_size                   (auto_tl_in_d_bits_size),
    .auto_in_d_bits_source                 (auto_tl_in_d_bits_source),
    .auto_in_d_bits_denied                 (auto_tl_in_d_bits_denied),
    .auto_in_d_bits_data                   (auto_tl_in_d_bits_data),
    .auto_in_d_bits_corrupt                (auto_tl_in_d_bits_corrupt),
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_aw_valid                     (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_tl_state_size   (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_w_valid                      (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_tl2axi4_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_id                    (_axi4index_auto_in_b_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_valid                     (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_tl_state_size   (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_tl2axi4_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_id                    (_axi4index_auto_in_r_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last)	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  );	// src/main/scala/tilelink/ToAXI4.scala:294:29
endmodule

module SystemBus(
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_tile_tl_master_clock_xing_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_tile_tl_master_clock_xing_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_tile_tl_master_clock_xing_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_tile_tl_master_clock_xing_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_tile_tl_master_clock_xing_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_from_tile_tl_master_clock_xing_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fixedClockNode_out_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fixedClockNode_out_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fixedClockNode_out_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _coupler_to_port_named_mmio_port_axi4_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [3:0]  _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_denied;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _fixer_auto_out_1_a_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_1_a_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_1_a_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_1_a_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [1:0]  _fixer_auto_out_1_a_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_1_a_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [7:0]  _fixer_auto_out_1_a_bits_mask;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_out_1_a_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_a_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_b_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_c_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_1_c_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_1_c_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_1_c_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [1:0]  _fixer_auto_out_1_c_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_1_c_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_out_1_c_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_c_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_d_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_1_e_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [1:0]  _fixer_auto_out_1_e_bits_sink;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_0_a_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_0_a_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_0_a_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_0_a_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_0_a_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_0_a_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [7:0]  _fixer_auto_out_0_a_bits_mask;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_out_0_a_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_0_a_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_0_d_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _system_bus_xbar_auto_in_1_a_ready;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_1_b_valid;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_1_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [31:0] _system_bus_xbar_auto_in_1_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_1_c_ready;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_1_d_valid;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [2:0]  _system_bus_xbar_auto_in_1_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_1_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [3:0]  _system_bus_xbar_auto_in_1_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_1_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_1_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_1_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [63:0] _system_bus_xbar_auto_in_1_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_1_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_0_a_ready;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_0_d_valid;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [2:0]  _system_bus_xbar_auto_in_0_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_0_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [3:0]  _system_bus_xbar_auto_in_0_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [3:0]  _system_bus_xbar_auto_in_0_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [1:0]  _system_bus_xbar_auto_in_0_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_0_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [63:0] _system_bus_xbar_auto_in_0_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_in_0_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_out_2_a_valid;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [2:0]  _system_bus_xbar_auto_out_2_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [2:0]  _system_bus_xbar_auto_out_2_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [3:0]  _system_bus_xbar_auto_out_2_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [4:0]  _system_bus_xbar_auto_out_2_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [30:0] _system_bus_xbar_auto_out_2_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [7:0]  _system_bus_xbar_auto_out_2_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire [63:0] _system_bus_xbar_auto_out_2_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_out_2_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _system_bus_xbar_auto_out_2_d_ready;	// src/main/scala/subsystem/SystemBus.scala:40:43
  wire        _fixedClockNode_auto_out_0_clock;	// src/main/scala/prci/ClockGroup.scala:110:107
  wire        _fixedClockNode_auto_out_0_reset;	// src/main/scala/prci/ClockGroup.scala:110:107
  FixedClockBroadcast fixedClockNode (	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_clock    (auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock),
    .auto_in_reset    (auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset),
    .auto_out_2_clock (auto_fixedClockNode_out_1_clock),
    .auto_out_2_reset (auto_fixedClockNode_out_1_reset),
    .auto_out_1_clock (auto_fixedClockNode_out_0_clock),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );	// src/main/scala/prci/ClockGroup.scala:110:107
  TLXbar system_bus_xbar (	// src/main/scala/subsystem/SystemBus.scala:40:43
    .clock                     (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                     (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_1_a_ready         (_system_bus_xbar_auto_in_1_a_ready),
    .auto_in_1_a_valid         (_fixer_auto_out_1_a_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_opcode   (_fixer_auto_out_1_a_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_param    (_fixer_auto_out_1_a_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_size     (_fixer_auto_out_1_a_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_source   (_fixer_auto_out_1_a_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_address  (_fixer_auto_out_1_a_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_mask     (_fixer_auto_out_1_a_bits_mask),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_data     (_fixer_auto_out_1_a_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_a_bits_corrupt  (_fixer_auto_out_1_a_bits_corrupt),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_b_ready         (_fixer_auto_out_1_b_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_b_valid         (_system_bus_xbar_auto_in_1_b_valid),
    .auto_in_1_b_bits_param    (_system_bus_xbar_auto_in_1_b_bits_param),
    .auto_in_1_b_bits_address  (_system_bus_xbar_auto_in_1_b_bits_address),
    .auto_in_1_c_ready         (_system_bus_xbar_auto_in_1_c_ready),
    .auto_in_1_c_valid         (_fixer_auto_out_1_c_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_opcode   (_fixer_auto_out_1_c_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_param    (_fixer_auto_out_1_c_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_size     (_fixer_auto_out_1_c_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_source   (_fixer_auto_out_1_c_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_address  (_fixer_auto_out_1_c_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_data     (_fixer_auto_out_1_c_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_c_bits_corrupt  (_fixer_auto_out_1_c_bits_corrupt),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_d_ready         (_fixer_auto_out_1_d_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_d_valid         (_system_bus_xbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode   (_system_bus_xbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_param    (_system_bus_xbar_auto_in_1_d_bits_param),
    .auto_in_1_d_bits_size     (_system_bus_xbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_source   (_system_bus_xbar_auto_in_1_d_bits_source),
    .auto_in_1_d_bits_sink     (_system_bus_xbar_auto_in_1_d_bits_sink),
    .auto_in_1_d_bits_denied   (_system_bus_xbar_auto_in_1_d_bits_denied),
    .auto_in_1_d_bits_data     (_system_bus_xbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt  (_system_bus_xbar_auto_in_1_d_bits_corrupt),
    .auto_in_1_e_valid         (_fixer_auto_out_1_e_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_1_e_bits_sink     (_fixer_auto_out_1_e_bits_sink),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_ready         (_system_bus_xbar_auto_in_0_a_ready),
    .auto_in_0_a_valid         (_fixer_auto_out_0_a_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_opcode   (_fixer_auto_out_0_a_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_param    (_fixer_auto_out_0_a_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_size     (_fixer_auto_out_0_a_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_source   (_fixer_auto_out_0_a_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_address  (_fixer_auto_out_0_a_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_mask     (_fixer_auto_out_0_a_bits_mask),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_data     (_fixer_auto_out_0_a_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_a_bits_corrupt  (_fixer_auto_out_0_a_bits_corrupt),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_d_ready         (_fixer_auto_out_0_d_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_0_d_valid         (_system_bus_xbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode   (_system_bus_xbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param    (_system_bus_xbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size     (_system_bus_xbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source   (_system_bus_xbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink     (_system_bus_xbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_denied   (_system_bus_xbar_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data     (_system_bus_xbar_auto_in_0_d_bits_data),
    .auto_in_0_d_bits_corrupt  (_system_bus_xbar_auto_in_0_d_bits_corrupt),
    .auto_out_2_a_ready        (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_a_valid        (_system_bus_xbar_auto_out_2_a_valid),
    .auto_out_2_a_bits_opcode  (_system_bus_xbar_auto_out_2_a_bits_opcode),
    .auto_out_2_a_bits_param   (_system_bus_xbar_auto_out_2_a_bits_param),
    .auto_out_2_a_bits_size    (_system_bus_xbar_auto_out_2_a_bits_size),
    .auto_out_2_a_bits_source  (_system_bus_xbar_auto_out_2_a_bits_source),
    .auto_out_2_a_bits_address (_system_bus_xbar_auto_out_2_a_bits_address),
    .auto_out_2_a_bits_mask    (_system_bus_xbar_auto_out_2_a_bits_mask),
    .auto_out_2_a_bits_data    (_system_bus_xbar_auto_out_2_a_bits_data),
    .auto_out_2_a_bits_corrupt (_system_bus_xbar_auto_out_2_a_bits_corrupt),
    .auto_out_2_d_ready        (_system_bus_xbar_auto_out_2_d_ready),
    .auto_out_2_d_valid        (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_opcode
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_size
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_source
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_denied
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_denied),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_data
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_corrupt
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_corrupt),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_a_ready
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready),
    .auto_out_1_a_valid
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),
    .auto_out_1_a_bits_opcode
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),
    .auto_out_1_a_bits_param
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),
    .auto_out_1_a_bits_size
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),
    .auto_out_1_a_bits_source
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),
    .auto_out_1_a_bits_address
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),
    .auto_out_1_a_bits_mask
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),
    .auto_out_1_a_bits_data
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),
    .auto_out_1_a_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),
    .auto_out_1_b_ready
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),
    .auto_out_1_b_valid
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid),
    .auto_out_1_b_bits_param
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param),
    .auto_out_1_b_bits_address
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address),
    .auto_out_1_c_ready
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready),
    .auto_out_1_c_valid
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),
    .auto_out_1_c_bits_opcode
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),
    .auto_out_1_c_bits_param
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),
    .auto_out_1_c_bits_size
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),
    .auto_out_1_c_bits_source
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),
    .auto_out_1_c_bits_address
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),
    .auto_out_1_c_bits_data
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),
    .auto_out_1_c_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),
    .auto_out_1_d_ready
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),
    .auto_out_1_d_valid
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid),
    .auto_out_1_d_bits_opcode
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode),
    .auto_out_1_d_bits_param
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param),
    .auto_out_1_d_bits_size
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size),
    .auto_out_1_d_bits_source
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source),
    .auto_out_1_d_bits_sink
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink),
    .auto_out_1_d_bits_denied
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied),
    .auto_out_1_d_bits_data
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data),
    .auto_out_1_d_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt),
    .auto_out_1_e_valid
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),
    .auto_out_1_e_bits_sink
      (auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),
    .auto_out_0_a_ready
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready),
    .auto_out_0_a_valid
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),
    .auto_out_0_a_bits_opcode
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),
    .auto_out_0_a_bits_param
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),
    .auto_out_0_a_bits_size
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),
    .auto_out_0_a_bits_source
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),
    .auto_out_0_a_bits_address
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),
    .auto_out_0_a_bits_mask
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),
    .auto_out_0_a_bits_data
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),
    .auto_out_0_a_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),
    .auto_out_0_d_ready
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),
    .auto_out_0_d_valid
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid),
    .auto_out_0_d_bits_opcode
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode),
    .auto_out_0_d_bits_param
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param),
    .auto_out_0_d_bits_size
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size),
    .auto_out_0_d_bits_source
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source),
    .auto_out_0_d_bits_sink
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink),
    .auto_out_0_d_bits_denied
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied),
    .auto_out_0_d_bits_data
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data),
    .auto_out_0_d_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt)
  );	// src/main/scala/subsystem/SystemBus.scala:40:43
  TLFIFOFixer fixer (	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .clock                     (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                     (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_1_a_ready         (auto_coupler_from_tile_tl_master_clock_xing_in_a_ready),
    .auto_in_1_a_valid         (auto_coupler_from_tile_tl_master_clock_xing_in_a_valid),
    .auto_in_1_a_bits_opcode
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_opcode),
    .auto_in_1_a_bits_param
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_param),
    .auto_in_1_a_bits_size
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_size),
    .auto_in_1_a_bits_source
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_source),
    .auto_in_1_a_bits_address
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_address),
    .auto_in_1_a_bits_mask
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_mask),
    .auto_in_1_a_bits_data
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_data),
    .auto_in_1_a_bits_corrupt
      (auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_corrupt),
    .auto_in_1_b_ready         (auto_coupler_from_tile_tl_master_clock_xing_in_b_ready),
    .auto_in_1_b_valid         (auto_coupler_from_tile_tl_master_clock_xing_in_b_valid),
    .auto_in_1_b_bits_param
      (auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param),
    .auto_in_1_b_bits_address
      (auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address),
    .auto_in_1_c_ready         (auto_coupler_from_tile_tl_master_clock_xing_in_c_ready),
    .auto_in_1_c_valid         (auto_coupler_from_tile_tl_master_clock_xing_in_c_valid),
    .auto_in_1_c_bits_opcode
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_opcode),
    .auto_in_1_c_bits_param
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_param),
    .auto_in_1_c_bits_size
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_size),
    .auto_in_1_c_bits_source
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_source),
    .auto_in_1_c_bits_address
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_address),
    .auto_in_1_c_bits_data
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_data),
    .auto_in_1_c_bits_corrupt
      (auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_corrupt),
    .auto_in_1_d_ready         (auto_coupler_from_tile_tl_master_clock_xing_in_d_ready),
    .auto_in_1_d_valid         (auto_coupler_from_tile_tl_master_clock_xing_in_d_valid),
    .auto_in_1_d_bits_opcode
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode),
    .auto_in_1_d_bits_param
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param),
    .auto_in_1_d_bits_size
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size),
    .auto_in_1_d_bits_source
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source),
    .auto_in_1_d_bits_sink
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink),
    .auto_in_1_d_bits_denied
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied),
    .auto_in_1_d_bits_data
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data),
    .auto_in_1_d_bits_corrupt
      (auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt),
    .auto_in_1_e_valid         (auto_coupler_from_tile_tl_master_clock_xing_in_e_valid),
    .auto_in_1_e_bits_sink
      (auto_coupler_from_tile_tl_master_clock_xing_in_e_bits_sink),
    .auto_in_0_a_ready
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready),
    .auto_in_0_a_valid
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_valid),
    .auto_in_0_a_bits_opcode
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_opcode),
    .auto_in_0_a_bits_param
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_param),
    .auto_in_0_a_bits_size
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_size),
    .auto_in_0_a_bits_source
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_source),
    .auto_in_0_a_bits_address
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_address),
    .auto_in_0_a_bits_mask
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_mask),
    .auto_in_0_a_bits_data
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_data),
    .auto_in_0_a_bits_corrupt
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_corrupt),
    .auto_in_0_d_ready
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_ready),
    .auto_in_0_d_valid
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid),
    .auto_in_0_d_bits_opcode
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode),
    .auto_in_0_d_bits_param
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param),
    .auto_in_0_d_bits_size
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size),
    .auto_in_0_d_bits_source
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source),
    .auto_in_0_d_bits_sink
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink),
    .auto_in_0_d_bits_denied
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied),
    .auto_in_0_d_bits_data
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data),
    .auto_in_0_d_bits_corrupt
      (auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt),
    .auto_out_1_a_ready        (_system_bus_xbar_auto_in_1_a_ready),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_a_valid        (_fixer_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_fixer_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_param   (_fixer_auto_out_1_a_bits_param),
    .auto_out_1_a_bits_size    (_fixer_auto_out_1_a_bits_size),
    .auto_out_1_a_bits_source  (_fixer_auto_out_1_a_bits_source),
    .auto_out_1_a_bits_address (_fixer_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_mask    (_fixer_auto_out_1_a_bits_mask),
    .auto_out_1_a_bits_data    (_fixer_auto_out_1_a_bits_data),
    .auto_out_1_a_bits_corrupt (_fixer_auto_out_1_a_bits_corrupt),
    .auto_out_1_b_ready        (_fixer_auto_out_1_b_ready),
    .auto_out_1_b_valid        (_system_bus_xbar_auto_in_1_b_valid),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_b_bits_param   (_system_bus_xbar_auto_in_1_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_b_bits_address (_system_bus_xbar_auto_in_1_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_c_ready        (_system_bus_xbar_auto_in_1_c_ready),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_c_valid        (_fixer_auto_out_1_c_valid),
    .auto_out_1_c_bits_opcode  (_fixer_auto_out_1_c_bits_opcode),
    .auto_out_1_c_bits_param   (_fixer_auto_out_1_c_bits_param),
    .auto_out_1_c_bits_size    (_fixer_auto_out_1_c_bits_size),
    .auto_out_1_c_bits_source  (_fixer_auto_out_1_c_bits_source),
    .auto_out_1_c_bits_address (_fixer_auto_out_1_c_bits_address),
    .auto_out_1_c_bits_data    (_fixer_auto_out_1_c_bits_data),
    .auto_out_1_c_bits_corrupt (_fixer_auto_out_1_c_bits_corrupt),
    .auto_out_1_d_ready        (_fixer_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_system_bus_xbar_auto_in_1_d_valid),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_opcode  (_system_bus_xbar_auto_in_1_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_param   (_system_bus_xbar_auto_in_1_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_size    (_system_bus_xbar_auto_in_1_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_source  (_system_bus_xbar_auto_in_1_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_sink    (_system_bus_xbar_auto_in_1_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_denied  (_system_bus_xbar_auto_in_1_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_data    (_system_bus_xbar_auto_in_1_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_d_bits_corrupt (_system_bus_xbar_auto_in_1_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_1_e_valid        (_fixer_auto_out_1_e_valid),
    .auto_out_1_e_bits_sink    (_fixer_auto_out_1_e_bits_sink),
    .auto_out_0_a_ready        (_system_bus_xbar_auto_in_0_a_ready),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_a_valid        (_fixer_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_fixer_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_param   (_fixer_auto_out_0_a_bits_param),
    .auto_out_0_a_bits_size    (_fixer_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_fixer_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_fixer_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_fixer_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_data    (_fixer_auto_out_0_a_bits_data),
    .auto_out_0_a_bits_corrupt (_fixer_auto_out_0_a_bits_corrupt),
    .auto_out_0_d_ready        (_fixer_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_system_bus_xbar_auto_in_0_d_valid),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_opcode  (_system_bus_xbar_auto_in_0_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_param   (_system_bus_xbar_auto_in_0_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_size    (_system_bus_xbar_auto_in_0_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_source  (_system_bus_xbar_auto_in_0_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_sink    (_system_bus_xbar_auto_in_0_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_denied  (_system_bus_xbar_auto_in_0_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_data    (_system_bus_xbar_auto_in_0_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_out_0_d_bits_corrupt (_system_bus_xbar_auto_in_0_d_bits_corrupt)	// src/main/scala/subsystem/SystemBus.scala:40:43
  );	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  TLInterconnectCoupler_4 coupler_to_port_named_mmio_port_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                          (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                          (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_axi4buf_out_aw_ready
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready),
    .auto_axi4buf_out_aw_valid
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid),
    .auto_axi4buf_out_aw_bits_id
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id),
    .auto_axi4buf_out_aw_bits_addr
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr),
    .auto_axi4buf_out_aw_bits_len
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len),
    .auto_axi4buf_out_aw_bits_size
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size),
    .auto_axi4buf_out_aw_bits_burst
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst),
    .auto_axi4buf_out_aw_bits_lock
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock),
    .auto_axi4buf_out_aw_bits_cache
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache),
    .auto_axi4buf_out_aw_bits_prot
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot),
    .auto_axi4buf_out_aw_bits_qos
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos),
    .auto_axi4buf_out_w_ready
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready),
    .auto_axi4buf_out_w_valid
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid),
    .auto_axi4buf_out_w_bits_data
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data),
    .auto_axi4buf_out_w_bits_strb
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb),
    .auto_axi4buf_out_w_bits_last
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last),
    .auto_axi4buf_out_b_ready
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready),
    .auto_axi4buf_out_b_valid
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid),
    .auto_axi4buf_out_b_bits_id
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id),
    .auto_axi4buf_out_b_bits_resp
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp),
    .auto_axi4buf_out_ar_ready
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready),
    .auto_axi4buf_out_ar_valid
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid),
    .auto_axi4buf_out_ar_bits_id
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id),
    .auto_axi4buf_out_ar_bits_addr
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr),
    .auto_axi4buf_out_ar_bits_len
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len),
    .auto_axi4buf_out_ar_bits_size
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size),
    .auto_axi4buf_out_ar_bits_burst
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst),
    .auto_axi4buf_out_ar_bits_lock
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock),
    .auto_axi4buf_out_ar_bits_cache
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache),
    .auto_axi4buf_out_ar_bits_prot
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot),
    .auto_axi4buf_out_ar_bits_qos
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos),
    .auto_axi4buf_out_r_ready
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready),
    .auto_axi4buf_out_r_valid
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid),
    .auto_axi4buf_out_r_bits_id
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id),
    .auto_axi4buf_out_r_bits_data
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data),
    .auto_axi4buf_out_r_bits_resp
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp),
    .auto_axi4buf_out_r_bits_last
      (auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last),
    .auto_tl_in_a_ready
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_a_ready),
    .auto_tl_in_a_valid             (_system_bus_xbar_auto_out_2_a_valid),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_opcode       (_system_bus_xbar_auto_out_2_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_param        (_system_bus_xbar_auto_out_2_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_size         (_system_bus_xbar_auto_out_2_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_source       (_system_bus_xbar_auto_out_2_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_address      (_system_bus_xbar_auto_out_2_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_mask         (_system_bus_xbar_auto_out_2_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_data         (_system_bus_xbar_auto_out_2_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_a_bits_corrupt      (_system_bus_xbar_auto_out_2_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_d_ready             (_system_bus_xbar_auto_out_2_d_ready),	// src/main/scala/subsystem/SystemBus.scala:40:43
    .auto_tl_in_d_valid
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_denied
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_denied),
    .auto_tl_in_d_bits_data
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_data),
    .auto_tl_in_d_bits_corrupt
      (_coupler_to_port_named_mmio_port_axi4_auto_tl_in_d_bits_corrupt)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  assign auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_clock;
  assign auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_reset;
  assign auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_clock;
  assign auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_reset;
  assign auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_clock;
  assign auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_reset;
  assign auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_clock;
  assign auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_reset;
  assign auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock;
  assign auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset =
    auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset;
endmodule

module PeripheryBus(
  input  auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output clock,	// src/main/scala/prci/ClockDomain.scala:17:19
         reset	// src/main/scala/prci/ClockDomain.scala:18:19
);

  assign clock = auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock;
  assign reset = auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset;
endmodule

module TLMonitor_5(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [3:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [3:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [15:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [63:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [127:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [63:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {58'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [15:0]  _GEN_0 = {12'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [15:0]  _GEN_2 = {12'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [15:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [127:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_48 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [142:0] _GEN_49 = {136'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [142:0] _d_opcodes_clr_T_5 = 143'hF << {137'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [130:0] _a_opcodes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {125'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [142:0] _d_sizes_clr_T_5 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [131:0] _a_sizes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {125'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [142:0] _d_sizes_clr_T_11 = 143'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_50 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_51 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 64'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? 16'h1 << _GEN_0 : 16'h0))
        & ~(_GEN_50 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[63:0] : 64'h0))
        & ~(_GEN_50 ? _d_opcodes_clr_T_5[63:0] : 64'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_50 ? _d_sizes_clr_T_5[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_51 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_51 ? _d_sizes_clr_T_11[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  













































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

// VCS coverage exclude_file
module ram_addr_2x32(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [31:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [31:0] W0_data
);

  reg [31:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_22(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x32 ram_address_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_address),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_address)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_mask_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_mask),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_mask)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_23(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_sink_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_sink),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_sink)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_denied_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_denied),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_denied)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module TLBuffer_2(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0] _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  TLMonitor_5 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_param   (_nodeIn_d_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_size    (_nodeIn_d_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_nodeIn_d_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_22 nodeOut_a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_a_q_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_data    (auto_in_a_bits_data),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (auto_out_a_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (auto_out_a_bits_size),
    .io_deq_bits_source  (auto_out_a_bits_source),
    .io_deq_bits_address (auto_out_a_bits_address),
    .io_deq_bits_mask    (auto_out_a_bits_mask),
    .io_deq_bits_data    (auto_out_a_bits_data),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_23 nodeIn_d_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_d_ready),
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_param   (auto_out_d_bits_param),
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_sink    (auto_out_d_bits_sink),
    .io_enq_bits_denied  (auto_out_d_bits_denied),
    .io_enq_bits_data    (auto_out_d_bits_data),
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_deq_valid        (_nodeIn_d_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_d_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_d_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_d_q_io_deq_bits_source),
    .io_deq_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),
    .io_deq_bits_data    (auto_in_d_bits_data),
    .io_deq_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_param = _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_size = _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_sink = _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_denied = _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module TLMonitor_6(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [3:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [3:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [15:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [63:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [127:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [63:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {58'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [15:0]  _GEN_0 = {12'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [15:0]  _GEN_2 = {12'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [15:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [127:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  












































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_47 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [142:0] _GEN_48 = {136'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [142:0] _d_opcodes_clr_T_5 = 143'hF << {137'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [130:0] _a_opcodes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {125'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [142:0] _d_sizes_clr_T_5 = 143'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [131:0] _a_sizes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {125'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [142:0] _d_sizes_clr_T_11 = 143'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_49 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_50 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 64'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? 16'h1 << _GEN_0 : 16'h0))
        & ~(_GEN_49 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[63:0] : 64'h0))
        & ~(_GEN_49 ? _d_opcodes_clr_T_5[63:0] : 64'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_49 ? _d_sizes_clr_T_5[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_50 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_50 ? _d_sizes_clr_T_11[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  












































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLBuffer_3(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0] _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  TLMonitor_6 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_param   (_nodeIn_d_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_size    (_nodeIn_d_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_nodeIn_d_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_22 nodeOut_a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_a_q_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (3'h0),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Nodes.scala:24:25
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_data    (auto_in_a_bits_data),
    .io_enq_bits_corrupt (1'h0),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/tilelink/Nodes.scala:24:25
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (auto_out_a_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (auto_out_a_bits_size),
    .io_deq_bits_source  (auto_out_a_bits_source),
    .io_deq_bits_address (auto_out_a_bits_address),
    .io_deq_bits_mask    (auto_out_a_bits_mask),
    .io_deq_bits_data    (auto_out_a_bits_data),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_23 nodeIn_d_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_d_ready),
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_param   (auto_out_d_bits_param),
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_sink    (auto_out_d_bits_sink),
    .io_enq_bits_denied  (auto_out_d_bits_denied),
    .io_enq_bits_data    (auto_out_d_bits_data),
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_deq_valid        (_nodeIn_d_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_d_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_d_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_d_q_io_deq_bits_source),
    .io_deq_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),
    .io_deq_bits_data    (auto_in_d_bits_data),
    .io_deq_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_param = _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_size = _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_sink = _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_denied = _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module TLMonitor_7(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [3:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [3:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [15:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [63:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [127:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [63:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {58'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [15:0]  _GEN_0 = {12'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [15:0]  _GEN_2 = {12'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [15:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [127:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  












































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_47 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_47;	// src/main/scala/util/package.scala:235:71
  wire [142:0] _GEN_48 = {136'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [142:0] _d_opcodes_clr_T_5 = 143'hF << {137'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [130:0] _a_opcodes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {125'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [142:0] _d_sizes_clr_T_5 = 143'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [131:0] _a_sizes_set_T_1 =
    {127'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {125'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [142:0] _d_sizes_clr_T_11 = 143'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_49 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_50 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 64'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? 16'h1 << _GEN_0 : 16'h0))
        & ~(_GEN_49 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[63:0] : 64'h0))
        & ~(_GEN_49 ? _d_opcodes_clr_T_5[63:0] : 64'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[127:0] : 128'h0))
        & ~(_GEN_49 ? _d_sizes_clr_T_5[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_50 ? 16'h1 << _GEN_2 : 16'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_50 ? _d_sizes_clr_T_11[127:0] : 128'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  












































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLFIFOFixer_2(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first = a_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         flight_0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_1;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_2;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_3;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_4;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_5;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_6;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_7;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_8;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_9;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_10;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_11;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_12;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_13;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_14;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_15;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         stalls_id;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  reg         stalls_id_1;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire        stall =
    ~(auto_in_a_bits_source[3]) & a_first
    & (flight_0 | flight_1 | flight_2 | flight_3 | flight_4 | flight_5 | flight_6
       | flight_7)
    & (auto_in_a_bits_address[31] | stalls_id != ~(auto_in_a_bits_address[31]))
    | auto_in_a_bits_source[3] & a_first
    & (flight_8 | flight_9 | flight_10 | flight_11 | flight_12 | flight_13 | flight_14
       | flight_15)
    & (auto_in_a_bits_address[31] | stalls_id_1 != ~(auto_in_a_bits_address[31]));	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, :137:{41,46,59}, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:73:27, :79:30, :82:{15,26,44,50,65,71}, :85:45
  wire        nodeIn_a_ready = auto_out_a_ready & ~stall;	// src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:50, :90:33
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire        d_first_first = d_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN =
    d_first_first & auto_out_d_bits_opcode != 3'h6 & auto_in_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:69:{42,63}, :75:21
  wire        _stalls_id_T_4 = nodeIn_a_ready & auto_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:90:33
  wire        _GEN_0 = a_first & _stalls_id_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:74:21
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      flight_0 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_2 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_3 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_4 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_5 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_6 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_7 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_8 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_9 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_10 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_11 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_12 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_13 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_14 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_15 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
    end
    else begin
      if (_stalls_id_T_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            auto_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (auto_in_d_ready & auto_out_d_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            auto_out_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      flight_0 <=
        ~(_GEN & auto_out_d_bits_source == 4'h0)
        & (_GEN_0 & auto_in_a_bits_source == 4'h0 | flight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_1 <=
        ~(_GEN & auto_out_d_bits_source == 4'h1)
        & (_GEN_0 & auto_in_a_bits_source == 4'h1 | flight_1);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_2 <=
        ~(_GEN & auto_out_d_bits_source == 4'h2)
        & (_GEN_0 & auto_in_a_bits_source == 4'h2 | flight_2);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_3 <=
        ~(_GEN & auto_out_d_bits_source == 4'h3)
        & (_GEN_0 & auto_in_a_bits_source == 4'h3 | flight_3);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_4 <=
        ~(_GEN & auto_out_d_bits_source == 4'h4)
        & (_GEN_0 & auto_in_a_bits_source == 4'h4 | flight_4);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_5 <=
        ~(_GEN & auto_out_d_bits_source == 4'h5)
        & (_GEN_0 & auto_in_a_bits_source == 4'h5 | flight_5);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_6 <=
        ~(_GEN & auto_out_d_bits_source == 4'h6)
        & (_GEN_0 & auto_in_a_bits_source == 4'h6 | flight_6);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_7 <=
        ~(_GEN & auto_out_d_bits_source == 4'h7)
        & (_GEN_0 & auto_in_a_bits_source == 4'h7 | flight_7);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_8 <=
        ~(_GEN & auto_out_d_bits_source == 4'h8)
        & (_GEN_0 & auto_in_a_bits_source == 4'h8 | flight_8);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_9 <=
        ~(_GEN & auto_out_d_bits_source == 4'h9)
        & (_GEN_0 & auto_in_a_bits_source == 4'h9 | flight_9);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_10 <=
        ~(_GEN & auto_out_d_bits_source == 4'hA)
        & (_GEN_0 & auto_in_a_bits_source == 4'hA | flight_10);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_11 <=
        ~(_GEN & auto_out_d_bits_source == 4'hB)
        & (_GEN_0 & auto_in_a_bits_source == 4'hB | flight_11);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_12 <=
        ~(_GEN & auto_out_d_bits_source == 4'hC)
        & (_GEN_0 & auto_in_a_bits_source == 4'hC | flight_12);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_13 <=
        ~(_GEN & auto_out_d_bits_source == 4'hD)
        & (_GEN_0 & auto_in_a_bits_source == 4'hD | flight_13);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_14 <=
        ~(_GEN & auto_out_d_bits_source == 4'hE)
        & (_GEN_0 & auto_in_a_bits_source == 4'hE | flight_14);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_15 <=
        ~(_GEN & (&auto_out_d_bits_source))
        & (_GEN_0 & (&auto_in_a_bits_source) | flight_15);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
    end
    if (_stalls_id_T_4 & ~(auto_in_a_bits_source[3]))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/FIFOFixer.scala:79:47
      stalls_id <= ~(auto_in_a_bits_address[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/FIFOFixer.scala:79:30
    if (_stalls_id_T_4 & auto_in_a_bits_source[3])	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:54:10, src/main/scala/tilelink/FIFOFixer.scala:79:47
      stalls_id_1 <= ~(auto_in_a_bits_address[31]);	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/FIFOFixer.scala:79:30
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  TLMonitor_7 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/FIFOFixer.scala:90:33
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_d_bits_param),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_sink    (auto_out_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/FIFOFixer.scala:90:33
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_in_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_out_a_valid = auto_in_a_valid & ~stall;	// src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:{33,50}
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

module Queue_26(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg         ram_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [1:0]  ram_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [63:0] ram_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_last <= io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_resp <= io_enq_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_data <= io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  






















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_id = full ? ram_id : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_data = full ? ram_data : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_resp = full ? ram_resp : io_enq_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_last = full ? ram_last : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module Queue_27(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
               io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
               io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0] io_deq_bits_resp	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [1:0] ram_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg        ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire       do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_resp <= io_enq_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_id = full ? ram_id : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_resp = full ? ram_resp : io_enq_bits_resp;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module AXI4ToTL(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        w_out_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  wire        _q_b_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_b_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _q_b_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_r_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _r_size1_T_1 = {7'h0, auto_in_ar_bits_len, 8'hFF} << auto_in_ar_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21
  wire [13:0] _GEN = ~(_r_size1_T_1[22:9]);	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/util/package.scala:233:49
  wire [7:0]  r_size_hi = _r_size1_T_1[22:15] & {1'h1, _GEN[13:7]};	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:233:{47,49}
  wire [6:0]  _r_size_T_6 = r_size_hi[7:1] | _r_size1_T_1[14:8] & _GEN[6:0];	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _r_size_T_8 = _r_size_T_6[6:4] | _r_size_T_6[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire        _r_size_T_10 = _r_size_T_8[2] | _r_size_T_8[0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]  r_size =
    {|r_size_hi, |(_r_size_T_6[6:3]), |(_r_size_T_8[2:1]), _r_size_T_10};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  wire [31:0] r_addr =
    r_size < 4'hD & {auto_in_ar_bits_addr[31:14], ~(auto_in_ar_bits_addr[13:12])} == 20'h0
    | r_size < 4'h7
    & (auto_in_ar_bits_addr[31:12] == 20'h0
       | {auto_in_ar_bits_addr[31:17], ~(auto_in_ar_bits_addr[16])} == 16'h0
       | {auto_in_ar_bits_addr[31:26], auto_in_ar_bits_addr[25:16] ^ 10'h200} == 16'h0
       | {auto_in_ar_bits_addr[31:28], ~(auto_in_ar_bits_addr[27:26])} == 6'h0
       | {auto_in_ar_bits_addr[31], ~(auto_in_ar_bits_addr[30:29])} == 3'h0
       | auto_in_ar_bits_addr[31:28] == 4'h8)
      ? auto_in_ar_bits_addr
      : {29'h600, auto_in_ar_bits_addr[2:0]};	// src/main/scala/amba/axi4/ToTL.scala:100:{23,72}, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  reg  [2:0]  r_count_0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
  reg  [2:0]  r_count_1;	// src/main/scala/amba/axi4/ToTL.scala:101:28
  wire        _r_out_bits_a_mask_T = r_size > 4'h2;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/util/Misc.scala:206:21
  wire [1:0]  _GEN_0 = {|(_r_size_T_8[2:1]), _r_size_T_10};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}, :65:12
  wire        r_out_bits_a_mask_size = _GEN_0 == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:65:12, src/main/scala/util/Misc.scala:209:26
  wire        r_out_bits_a_mask_acc =
    _r_out_bits_a_mask_T | r_out_bits_a_mask_size & ~(r_addr[2]);	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        r_out_bits_a_mask_acc_1 =
    _r_out_bits_a_mask_T | r_out_bits_a_mask_size & r_addr[2];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        r_out_bits_a_mask_size_1 = _GEN_0 == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:65:12, src/main/scala/util/Misc.scala:209:26
  wire        r_out_bits_a_mask_eq_2 = ~(r_addr[2]) & ~(r_addr[1]);	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        r_out_bits_a_mask_acc_2 =
    r_out_bits_a_mask_acc | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_3 = ~(r_addr[2]) & r_addr[1];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        r_out_bits_a_mask_acc_3 =
    r_out_bits_a_mask_acc | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_4 = r_addr[2] & ~(r_addr[1]);	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        r_out_bits_a_mask_acc_4 =
    r_out_bits_a_mask_acc_1 | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        r_out_bits_a_mask_eq_5 = r_addr[2] & r_addr[1];	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        r_out_bits_a_mask_acc_5 =
    r_out_bits_a_mask_acc_1 | r_out_bits_a_mask_size_1 & r_out_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [22:0] _w_size1_T_1 = {7'h0, auto_in_aw_bits_len, 8'hFF} << auto_in_aw_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21
  wire [13:0] _GEN_1 = ~(_w_size1_T_1[22:9]);	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/util/package.scala:233:49
  wire [7:0]  w_size_hi = _w_size1_T_1[22:15] & {1'h1, _GEN_1[13:7]};	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/util/package.scala:233:{47,49}
  wire [6:0]  _w_size_T_6 = w_size_hi[7:1] | _w_size1_T_1[14:8] & _GEN_1[6:0];	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _w_size_T_8 = _w_size_T_6[6:4] | _w_size_T_6[2:0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire        _w_size_T_10 = _w_size_T_8[2] | _w_size_T_8[0];	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28
  wire [3:0]  w_size =
    {|w_size_hi, |(_w_size_T_6[6:3]), |(_w_size_T_8[2:1]), _w_size_T_10};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  reg  [2:0]  w_count_0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
  reg  [2:0]  w_count_1;	// src/main/scala/amba/axi4/ToTL.scala:137:28
  wire        nodeIn_aw_ready = w_out_ready & auto_in_w_valid & auto_in_w_bits_last;	// src/main/scala/amba/axi4/ToTL.scala:146:{34,48}, src/main/scala/tilelink/Arbiter.scala:94:31
  wire        w_out_valid = auto_in_aw_valid & auto_in_w_valid;	// src/main/scala/amba/axi4/ToTL.scala:148:34
  reg  [7:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 8'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [1:0]  readys_valid = {w_out_valid, auto_in_ar_valid};	// src/main/scala/amba/axi4/ToTL.scala:148:34, src/main/scala/tilelink/Arbiter.scala:68:51
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], w_out_valid} | _readys_filter_T_1));	// src/main/scala/amba/axi4/ToTL.scala:148:34, src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:43
  wire        winner_0 = readys_readys[0] & auto_in_ar_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_1 = readys_readys[1] & w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:148:34, src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        _nodeOut_a_valid_T = auto_in_ar_valid | w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:148:34, src/main/scala/tilelink/Arbiter.scala:79:31
  








































 // not def SYNTHESIS
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        r_out_ready = auto_out_a_ready & (idle ? readys_readys[0] : state_0);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  assign w_out_ready = auto_out_a_ready & (idle ? readys_readys[1] : state_1);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  wire        nodeOut_a_valid =
    idle ? _nodeOut_a_valid_T : state_0 & auto_in_ar_valid | state_1 & w_out_valid;	// src/main/scala/amba/axi4/ToTL.scala:148:34, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24
  wire [1:0]  d_resp = {auto_out_d_bits_denied | auto_out_d_bits_corrupt, 1'h0};	// src/main/scala/amba/axi4/ToTL.scala:176:{23,42}
  wire [26:0] _d_last_beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  d_last_beats1 =
    auto_out_d_bits_opcode[0] ? ~(_d_last_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  d_last_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        nodeOut_d_ready =
    auto_out_d_bits_opcode[0] ? _nodeIn_r_deq_q_io_enq_ready : _q_b_deq_q_io_enq_ready;	// src/main/scala/amba/axi4/ToTL.scala:180:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:107:36
  reg  [2:0]  b_count_0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
  reg  [2:0]  b_count_1;	// src/main/scala/amba/axi4/ToTL.scala:202:28
  wire        b_allow =
    (_q_b_deq_q_io_deq_bits_id
       ? b_count_1
       : b_count_0) != (_q_b_deq_q_io_deq_bits_id ? w_count_1 : w_count_0);	// src/main/scala/amba/axi4/ToTL.scala:137:28, :202:28, :203:43, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        nodeIn_b_valid = _q_b_deq_q_io_deq_valid & b_allow;	// src/main/scala/amba/axi4/ToTL.scala:203:43, :211:31, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire        _GEN_4 = r_out_ready & auto_in_ar_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:94:31
  wire        _GEN_5 = nodeIn_aw_ready & auto_in_aw_valid;	// src/main/scala/amba/axi4/ToTL.scala:146:{34,48}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        latch = idle & auto_out_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  wire        _GEN_6 = auto_in_b_ready & nodeIn_b_valid;	// src/main/scala/amba/axi4/ToTL.scala:211:31, src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      r_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
      r_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:101:28
      w_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
      w_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:137:28
      beatsLeft <= 8'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      d_last_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_count_0 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
      b_count_1 <= 3'h0;	// src/main/scala/amba/axi4/ToTL.scala:202:28
    end
    else begin
      if (_GEN_4 & ~auto_in_ar_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:128:14, :129:26, src/main/scala/chisel3/util/Decoupled.scala:52:35
        r_count_0 <= r_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:101:28, :129:41
      if (_GEN_4 & auto_in_ar_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:129:26, src/main/scala/chisel3/util/Decoupled.scala:52:35
        r_count_1 <= r_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:101:28, :129:41
      if (_GEN_5 & ~auto_in_aw_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:167:14, :168:26, src/main/scala/chisel3/util/Decoupled.scala:52:35
        w_count_0 <= w_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:137:28, :168:41
      if (_GEN_5 & auto_in_aw_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:168:26, src/main/scala/chisel3/util/Decoupled.scala:52:35
        w_count_1 <= w_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:137:28, :168:41
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= winner_1 ? auto_in_aw_bits_len : 8'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {7'h0, auto_out_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch & (|readys_valid))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (nodeOut_d_ready & auto_out_d_valid) begin	// src/main/scala/amba/axi4/ToTL.scala:180:25, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_last_counter == 9'h0)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_last_counter <= d_last_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_last_counter <= d_last_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_GEN_6 & ~_q_b_deq_q_io_deq_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:206:14, :207:25, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
        b_count_0 <= b_count_0 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:202:28, :207:40
      if (_GEN_6 & _q_b_deq_q_io_deq_bits_id)	// src/main/scala/amba/axi4/ToTL.scala:207:25, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
        b_count_1 <= b_count_1 + 3'h1;	// src/main/scala/amba/axi4/ToTL.scala:202:28, :207:40
    end
  end // always @(posedge)
  




























 // ENABLE_INITIAL_REG_
  Queue_26 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeIn_r_deq_q_io_enq_ready),
    .io_enq_valid     (auto_out_d_valid & auto_out_d_bits_opcode[0]),	// src/main/scala/amba/axi4/ToTL.scala:181:33, src/main/scala/tilelink/Edges.scala:107:36
    .io_enq_bits_id   (auto_out_d_bits_source[3]),	// src/main/scala/amba/axi4/ToTL.scala:184:43
    .io_enq_bits_data (auto_out_d_bits_data),
    .io_enq_bits_resp (d_resp),	// src/main/scala/amba/axi4/ToTL.scala:176:23
    .io_enq_bits_last (d_last_counter == 9'h1 | d_last_beats1 == 9'h0),	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
    .io_deq_ready     (auto_in_r_ready),
    .io_deq_valid     (auto_in_r_valid),
    .io_deq_bits_id   (auto_in_r_bits_id),
    .io_deq_bits_data (auto_in_r_bits_data),
    .io_deq_bits_resp (auto_in_r_bits_resp),
    .io_deq_bits_last (auto_in_r_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_27 q_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_q_b_deq_q_io_enq_ready),
    .io_enq_valid     (auto_out_d_valid & ~(auto_out_d_bits_opcode[0])),	// src/main/scala/amba/axi4/ToTL.scala:182:{33,36}, src/main/scala/tilelink/Edges.scala:107:36
    .io_enq_bits_id   (auto_out_d_bits_source[3]),	// src/main/scala/amba/axi4/ToTL.scala:184:43
    .io_enq_bits_resp (d_resp),	// src/main/scala/amba/axi4/ToTL.scala:176:23
    .io_deq_ready     (auto_in_b_ready & b_allow),	// src/main/scala/amba/axi4/ToTL.scala:203:43, :212:31
    .io_deq_valid     (_q_b_deq_q_io_deq_valid),
    .io_deq_bits_id   (_q_b_deq_q_io_deq_bits_id),
    .io_deq_bits_resp (auto_in_b_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_aw_ready = nodeIn_aw_ready;	// src/main/scala/amba/axi4/ToTL.scala:146:{34,48}
  assign auto_in_w_ready = w_out_ready & auto_in_aw_valid;	// src/main/scala/amba/axi4/ToTL.scala:147:34, src/main/scala/tilelink/Arbiter.scala:94:31
  assign auto_in_b_valid = nodeIn_b_valid;	// src/main/scala/amba/axi4/ToTL.scala:211:31
  assign auto_in_b_bits_id = _q_b_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_ar_ready = r_out_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  assign auto_out_a_valid = nodeOut_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_a_bits_opcode = {muxState_0, 1'h0, muxState_1};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_size =
    (muxState_0 ? r_size : 4'h0) | (muxState_1 ? w_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_source =
    (muxState_0
       ? {auto_in_ar_bits_id, auto_in_ar_bits_id ? r_count_1[1:0] : r_count_0[1:0], 1'h0}
       : 4'h0)
    | (muxState_1
         ? {auto_in_aw_bits_id,
            auto_in_aw_bits_id ? w_count_1[1:0] : w_count_0[1:0],
            1'h1}
         : 4'h0);	// src/main/scala/amba/axi4/ToTL.scala:101:28, :105:{12,50}, :137:28, :141:{12,50}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_address =
    (muxState_0 ? r_addr : 32'h0)
    | (muxState_1
         ? (w_size < 4'hD
            & {auto_in_aw_bits_addr[31:14], ~(auto_in_aw_bits_addr[13:12])} == 20'h0
            | w_size < 4'h7
            & (auto_in_aw_bits_addr[31:12] == 20'h0
               | {auto_in_aw_bits_addr[31:26],
                  auto_in_aw_bits_addr[25:16] ^ 10'h200} == 16'h0
               | {auto_in_aw_bits_addr[31:28], ~(auto_in_aw_bits_addr[27:26])} == 6'h0
               | auto_in_aw_bits_addr[31:28] == 4'h8) | w_size < 4'h9
            & {auto_in_aw_bits_addr[31], ~(auto_in_aw_bits_addr[30:29])} == 3'h0
              ? auto_in_aw_bits_addr
              : {29'h600, auto_in_aw_bits_addr[2:0]})
         : 32'h0);	// src/main/scala/amba/axi4/ToTL.scala:100:23, :136:{23,72}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/diplomacy/Parameters.scala:92:38, :137:{31,41,46,59}, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Parameters.scala:671:54, :672:42, :673:26
  assign auto_out_a_bits_mask =
    (muxState_0
       ? {r_out_bits_a_mask_acc_5 | r_out_bits_a_mask_eq_5 & r_addr[0],
          r_out_bits_a_mask_acc_5 | r_out_bits_a_mask_eq_5 & ~(r_addr[0]),
          r_out_bits_a_mask_acc_4 | r_out_bits_a_mask_eq_4 & r_addr[0],
          r_out_bits_a_mask_acc_4 | r_out_bits_a_mask_eq_4 & ~(r_addr[0]),
          r_out_bits_a_mask_acc_3 | r_out_bits_a_mask_eq_3 & r_addr[0],
          r_out_bits_a_mask_acc_3 | r_out_bits_a_mask_eq_3 & ~(r_addr[0]),
          r_out_bits_a_mask_acc_2 | r_out_bits_a_mask_eq_2 & r_addr[0],
          r_out_bits_a_mask_acc_2 | r_out_bits_a_mask_eq_2 & ~(r_addr[0])}
       : 8'h0) | (muxState_1 ? auto_in_w_bits_strb : 8'h0);	// src/main/scala/amba/axi4/ToTL.scala:100:23, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10
  assign auto_out_a_bits_data = muxState_1 ? auto_in_w_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/amba/axi4/ToTL.scala:180:25
endmodule

// VCS coverage exclude_file
module ram_4x8(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [1:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [7:0] R0_data,
  input  [1:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [7:0] W0_data
);

  reg [7:0] Memory[0:3];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_28(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [6:0] io_enq_bits_extra_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_bits_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [6:0] io_deq_bits_extra_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_bits_real_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [7:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire       full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire       do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_4x8 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_real_last, io_enq_bits_extra_id})	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_extra_id = _ram_ext_R0_data[6:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_real_last = _ram_ext_R0_data[7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module AXI4UserYanker_1(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_3_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_2_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_1_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _GEN = auto_in_ar_bits_id ? _Queue_1_io_enq_ready : _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
  wire       _GEN_0 = auto_out_r_valid & auto_in_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:75:37
  wire       _GEN_1 = auto_in_ar_valid & auto_out_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:78:37
  wire       _GEN_2 = auto_in_aw_bits_id ? _Queue_3_io_enq_ready : _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
  




















 // not def SYNTHESIS
  wire       _GEN_3 = auto_out_b_valid & auto_in_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:104:37
  wire       _GEN_4 = auto_in_aw_valid & auto_out_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:107:37
  Queue_28 Queue (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue_io_enq_ready),
    .io_enq_valid          (_GEN_1 & ~auto_in_ar_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_extra_id  (auto_in_ar_bits_echo_extra_id),
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_0 & ~auto_out_r_bits_id & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid          (_Queue_io_deq_valid),
    .io_deq_bits_extra_id  (_Queue_io_deq_bits_extra_id),
    .io_deq_bits_real_last (_Queue_io_deq_bits_real_last)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_28 Queue_1 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue_1_io_enq_ready),
    .io_enq_valid          (_GEN_1 & auto_in_ar_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:78:{37,53}
    .io_enq_bits_extra_id  (auto_in_ar_bits_echo_extra_id),
    .io_enq_bits_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready          (_GEN_0 & auto_out_r_bits_id & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:75:{37,53,58}
    .io_deq_valid          (_Queue_1_io_deq_valid),
    .io_deq_bits_extra_id  (_Queue_1_io_deq_bits_extra_id),
    .io_deq_bits_real_last (_Queue_1_io_deq_bits_real_last)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_28 Queue_2 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue_2_io_enq_ready),
    .io_enq_valid          (_GEN_4 & ~auto_in_aw_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_extra_id  (auto_in_aw_bits_echo_extra_id),
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_3 & ~auto_out_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid          (_Queue_2_io_deq_valid),
    .io_deq_bits_extra_id  (_Queue_2_io_deq_bits_extra_id),
    .io_deq_bits_real_last (_Queue_2_io_deq_bits_real_last)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_28 Queue_3 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (_Queue_3_io_enq_ready),
    .io_enq_valid          (_GEN_4 & auto_in_aw_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:107:{37,53}
    .io_enq_bits_extra_id  (auto_in_aw_bits_echo_extra_id),
    .io_enq_bits_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready          (_GEN_3 & auto_out_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:104:{37,53}
    .io_deq_valid          (_Queue_3_io_deq_valid),
    .io_deq_bits_extra_id  (_Queue_3_io_deq_bits_extra_id),
    .io_deq_bits_real_last (_Queue_3_io_deq_bits_real_last)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  assign auto_in_aw_ready = auto_out_aw_ready & _GEN_2;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_extra_id =
    auto_out_b_bits_id ? _Queue_3_io_deq_bits_extra_id : _Queue_2_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  assign auto_in_b_bits_echo_real_last =
    auto_out_b_bits_id ? _Queue_3_io_deq_bits_real_last : _Queue_2_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
  assign auto_in_ar_ready = auto_out_ar_ready & _GEN;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_extra_id =
    auto_out_r_bits_id ? _Queue_1_io_deq_bits_extra_id : _Queue_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  assign auto_in_r_bits_echo_real_last =
    auto_out_r_bits_id ? _Queue_1_io_deq_bits_real_last : _Queue_io_deq_bits_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid & _GEN_2;	// src/main/scala/amba/axi4/UserYanker.scala:86:36, :87:36
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid & _GEN;	// src/main/scala/amba/axi4/UserYanker.scala:57:36, :58:36
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module Queue_32(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [6:0]  io_enq_bits_echo_extra_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [6:0]  io_deq_bits_echo_extra_id	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [1:0]  ram_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [31:0] ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [6:0]  ram_echo_extra_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_burst <= io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_len <= io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_addr <= io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_echo_extra_id <= io_enq_bits_echo_extra_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  
























 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_id = full ? ram_id : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_addr = full ? ram_addr : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_len = full ? ram_len : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_size = full ? ram_size : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_burst = full ? ram_burst : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_echo_extra_id = full ? ram_echo_extra_id : io_enq_bits_echo_extra_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module Queue_34(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_strb,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg         ram_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [63:0] ram_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_last <= io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_strb <= io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_data <= io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  





















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_data = full ? ram_data : io_enq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_strb = full ? ram_strb : io_enq_bits_strb;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_last = full ? ram_last : io_enq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module AXI4Fragmenter(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  wire        w_idle;	// src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire        in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35
  wire        _in_w_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _in_w_deq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         busy;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len = busy ? r_len : _deq_q_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [5:0]  _GEN = len[6:1] | len[7:2];	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [4:0]  _GEN_0 = _GEN[4:0] | {len[7], _GEN[5:2]};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [7:0]  _wipeHigh_T = ~len;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :90:33
  wire [7:0]  _wipeHigh_T_3 = _wipeHigh_T | {_wipeHigh_T[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:90:33, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _wipeHigh_T_6 = _wipeHigh_T_3 | {_wipeHigh_T_3[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_2 = addr[10:3] | {addr[9:3], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :73:29, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_5 = _align1_T_2 | {_align1_T_2[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire        fixed = _deq_q_io_deq_bits_burst == 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  beats1 =
    fixed | _deq_q_io_deq_bits_size != 3'h3
      ? 8'h0
      : ({1'h0, len[7], _GEN[5], _GEN_0[4:3], _GEN_0[2:0] | {len[7], _GEN[5], _GEN_0[4]}}
         | ~(_wipeHigh_T_6 | {_wipeHigh_T_6[3:0], 4'h0}))
        & ~(_align1_T_5 | {_align1_T_5[3:0], 4'h0})
        & ({5'h0,
            {3{{addr[31:30], addr[27], addr[25], addr[16], addr[13]} == 6'h0
                 | {addr[31:30], addr[27], addr[25], ~(addr[16])} == 5'h0
                 | {addr[31:30], addr[27], ~(addr[25]), addr[16]} == 5'h0
                 | {addr[31:30], ~(addr[27])} == 3'h0 | {addr[31], ~(addr[30])} == 2'h0
                 | addr[31:30] == 2'h2}}}
           | {8{{addr[31:30], addr[27], addr[25], addr[16], ~(addr[13])} == 6'h0}});	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :69:23, :80:100, :90:24, :91:32, :92:24, :93:{37,46}, :96:34, :97:34, :98:25, :101:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/util/package.scala:245:{43,53}, :254:{43,48}
  wire        ar_last = beats1 == len;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :101:25, :114:27
  wire [31:0] _out_bits_addr_T = ~addr;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_2 = 10'h7 << _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         busy_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _support1_T_79 =
    {5'h0,
     {3{{addr_1[31:30], addr_1[27], addr_1[25], addr_1[13]} == 5'h0
          | {addr_1[31:30], addr_1[27], ~(addr_1[25])} == 4'h0
          | {addr_1[31:30], ~(addr_1[27])} == 3'h0 | addr_1[31:30] == 2'h2}}}
    | {8{{addr_1[31:30], addr_1[27], addr_1[25], ~(addr_1[13])} == 5'h0}};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :80:100, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire [5:0]  _GEN_1 = len_1[6:1] | len_1[7:2];	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [4:0]  _GEN_2 = _GEN_1[4:0] | {len_1[7], _GEN_1[5:2]};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, src/main/scala/util/package.scala:254:{43,48}
  wire [7:0]  _wipeHigh_T_11 = ~len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :90:33
  wire [7:0]  _wipeHigh_T_14 = _wipeHigh_T_11 | {_wipeHigh_T_11[6:0], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:90:33, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _wipeHigh_T_17 = _wipeHigh_T_14 | {_wipeHigh_T_14[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_12 = addr_1[10:3] | {addr_1[9:3], 1'h0};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :73:29, src/main/scala/util/package.scala:245:{43,53}
  wire [7:0]  _align1_T_15 = _align1_T_12 | {_align1_T_12[5:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire        fixed_1 = _deq_q_1_io_deq_bits_burst == 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  beats1_1 =
    fixed_1 | _deq_q_1_io_deq_bits_size != 3'h3
      ? 8'h0
      : ({1'h0,
          len_1[7],
          _GEN_1[5],
          _GEN_2[4:3],
          _GEN_2[2:0] | {len_1[7], _GEN_1[5], _GEN_2[4]}}
         | ~(_wipeHigh_T_17 | {_wipeHigh_T_17[3:0], 4'h0}))
        & ~(_align1_T_15 | {_align1_T_15[3:0], 4'h0})
        & {_support1_T_79[7:5],
           _support1_T_79[4:0] | {5{{addr_1[31], ~(addr_1[30])} == 2'h0}}};	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :69:23, :90:24, :91:32, :92:24, :93:{37,46}, :96:34, :97:34, :98:25, :101:25, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/util/package.scala:245:{43,53}, :254:{43,48}
  wire [8:0]  w_beats = {beats1_1, 1'h1} & {1'h1, ~beats1_1};	// src/main/scala/amba/axi4/Fragmenter.scala:101:25, src/main/scala/util/package.scala:233:{40,47,49,53}
  wire        aw_last = beats1_1 == len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :101:25, :114:27
  wire [31:0] _out_bits_addr_T_7 = ~addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_9 = 10'h7 << _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire        _in_aw_ready_T = w_idle | wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :163:52, :173:30
  wire        nodeOut_aw_valid = _deq_q_1_io_deq_valid & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign in_aw_ready = auto_out_aw_ready & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:52, :164:35
  wire        wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :165:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg  [8:0]  w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  wire [8:0]  w_todo = w_idle ? (wbeats_valid ? w_beats : 9'h0) : w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :172:30, :173:30, :174:{23,35}, src/main/scala/util/package.scala:233:47
  wire        w_last = w_todo == 9'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  wire        _w_counter_T = auto_out_w_ready & nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  assign nodeOut_w_valid = _in_w_deq_q_io_deq_valid & (~w_idle | wbeats_valid);	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  














 // not def SYNTHESIS
  wire        nodeOut_b_ready = auto_in_b_ready | ~auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}
  reg  [1:0]  error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  wire        _GEN_3 = nodeOut_b_ready & auto_out_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [22:0] _wrapMask_T_1 =
    {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [8:0]  beats = {beats1, 1'h1} & {1'h1, ~beats1};	// src/main/scala/amba/axi4/Fragmenter.scala:101:25, src/main/scala/util/package.scala:233:{40,47,49,53}
  wire [31:0] _inc_addr_T_1 = addr + {16'h0, {7'h0, beats} << _deq_q_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:233:47
  wire [22:0] _wrapMask_T_3 =
    {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _inc_addr_T_3 =
    addr_1 + {16'h0, {7'h0, w_beats} << _deq_q_1_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:233:47
  wire        _GEN_4 = auto_out_ar_ready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  wire        _GEN_5 = in_aw_ready & _deq_q_1_io_deq_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  always @(posedge clock) begin
    if (reset) begin
      busy <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
    end
    else begin
      if (_GEN_4)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy <= ~ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :114:27, :129:19
      if (_GEN_5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy_1 <= ~aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :114:27, :129:19
      wbeats_latched <=
        ~(auto_out_aw_ready & nodeOut_aw_valid)
        & (wbeats_valid & w_idle | wbeats_latched);	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :159:{26,43,60}, :160:{26,43}, :163:35, :165:35, :173:30, src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_counter <= w_todo - {8'h0, _w_counter_T};	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (~auto_out_b_bits_id & _GEN_3) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= error_0 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id & _GEN_3) begin	// src/main/scala/amba/axi4/Fragmenter.scala:210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= error_1 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
    end
    if (_GEN_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (fixed)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34
        r_addr <= _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr <=
          {17'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
          | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr <= _inc_addr_T_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len <= len - beats[7:0];	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25, src/main/scala/util/package.scala:233:47
    end
    if (_GEN_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (fixed_1)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_1_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr_1 <=
          {17'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
          | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr_1 <= _inc_addr_T_3;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len_1 <= len_1 - w_beats[7:0];	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25, src/main/scala/util/package.scala:233:47
    end
  end // always @(posedge)
  



























 // ENABLE_INITIAL_REG_
  Queue_32 deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (auto_in_ar_ready),
    .io_enq_valid              (auto_in_ar_valid),
    .io_enq_bits_id            (auto_in_ar_bits_id),
    .io_enq_bits_addr          (auto_in_ar_bits_addr),
    .io_enq_bits_len           (auto_in_ar_bits_len),
    .io_enq_bits_size          (auto_in_ar_bits_size),
    .io_enq_bits_burst         (auto_in_ar_bits_burst),
    .io_enq_bits_echo_extra_id (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready              (auto_out_ar_ready & ar_last),	// src/main/scala/amba/axi4/Fragmenter.scala:114:27, :115:30
    .io_deq_valid              (_deq_q_io_deq_valid),
    .io_deq_bits_id            (auto_out_ar_bits_id),
    .io_deq_bits_addr          (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len           (_deq_q_io_deq_bits_len),
    .io_deq_bits_size          (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst         (_deq_q_io_deq_bits_burst),
    .io_deq_bits_echo_extra_id (auto_out_ar_bits_echo_extra_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_32 deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (auto_in_aw_ready),
    .io_enq_valid              (auto_in_aw_valid),
    .io_enq_bits_id            (auto_in_aw_bits_id),
    .io_enq_bits_addr          (auto_in_aw_bits_addr),
    .io_enq_bits_len           (auto_in_aw_bits_len),
    .io_enq_bits_size          (auto_in_aw_bits_size),
    .io_enq_bits_burst         (auto_in_aw_bits_burst),
    .io_enq_bits_echo_extra_id (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready              (in_aw_ready & aw_last),	// src/main/scala/amba/axi4/Fragmenter.scala:114:27, :115:30, :164:35
    .io_deq_valid              (_deq_q_1_io_deq_valid),
    .io_deq_bits_id            (auto_out_aw_bits_id),
    .io_deq_bits_addr          (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len           (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size          (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst         (_deq_q_1_io_deq_bits_burst),
    .io_deq_bits_echo_extra_id (auto_out_aw_bits_echo_extra_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_34 in_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready & (~w_idle | wbeats_valid)),	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:37, :182:{33,51}
    .io_deq_valid     (_in_w_deq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (_in_w_deq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_valid = auto_out_b_valid & auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:203:33
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp =
    auto_out_b_bits_resp | (auto_out_b_bits_id ? error_1 : error_0);	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
  assign auto_in_b_bits_echo_extra_id = auto_out_b_bits_echo_extra_id;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_extra_id = auto_out_r_bits_echo_extra_id;
  assign auto_in_r_bits_last = auto_out_r_bits_last & auto_out_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:194:41
  assign auto_out_aw_valid = nodeOut_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:163:35
  assign auto_out_aw_bits_addr =
    ~{_out_bits_addr_T_7[31:3], _out_bits_addr_T_7[2:0] | ~(_out_bits_addr_T_9[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_aw_bits_len = beats1_1;	// src/main/scala/amba/axi4/Fragmenter.scala:101:25
  assign auto_out_aw_bits_size = _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_echo_real_last = aw_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27
  assign auto_out_w_valid = nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  assign auto_out_w_bits_last = w_last;	// src/main/scala/amba/axi4/Fragmenter.scala:175:27
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33
  assign auto_out_ar_valid = _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_addr =
    ~{_out_bits_addr_T[31:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_2[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_ar_bits_len = beats1;	// src/main/scala/amba/axi4/Fragmenter.scala:101:25
  assign auto_out_ar_bits_size = _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_echo_real_last = ar_last;	// src/main/scala/amba/axi4/Fragmenter.scala:114:27
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module AXI4IdIndexer_1(
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = {auto_out_b_bits_echo_extra_id, auto_out_b_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:93:30
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = {auto_out_r_bits_echo_extra_id, auto_out_r_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:92:30
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id[0];	// src/main/scala/amba/axi4/IdIndexer.scala:68:43
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;
  assign auto_out_aw_bits_echo_extra_id = auto_in_aw_bits_id[7:1];	// src/main/scala/amba/axi4/IdIndexer.scala:84:56
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id[0];	// src/main/scala/amba/axi4/IdIndexer.scala:65:43
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;
  assign auto_out_ar_bits_echo_extra_id = auto_in_ar_bits_id[7:1];	// src/main/scala/amba/axi4/IdIndexer.scala:83:56
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module TLInterconnectCoupler_5(
  input         clock,
                reset,
  output        auto_axi4index_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_axi4index_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4index_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_axi4index_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4index_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4index_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4index_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_axi4index_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_axi4index_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_axi4index_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4index_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4index_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4index_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_axi4index_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_axi4index_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4index_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_tl_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_tl_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _axi4index_auto_out_aw_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_out_w_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_b_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_r_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4frag_auto_in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_w_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_in_b_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_ar_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_in_r_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_out_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [2:0]  _axi4frag_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [6:0]  _axi4frag_auto_out_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_r_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4yank_auto_in_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_w_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_b_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_bits_echo_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_r_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_echo_real_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_out_w_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_w_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [31:0] _axi4yank_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [7:0]  _axi4yank_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_out_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi42tl_auto_in_aw_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_w_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_b_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_b_bits_id;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [1:0]  _axi42tl_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_ar_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_bits_id;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [63:0] _axi42tl_auto_in_r_bits_data;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [1:0]  _axi42tl_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_in_r_bits_last;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_a_valid;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [2:0]  _axi42tl_auto_out_a_bits_opcode;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [3:0]  _axi42tl_auto_out_a_bits_size;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [3:0]  _axi42tl_auto_out_a_bits_source;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [31:0] _axi42tl_auto_out_a_bits_address;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [7:0]  _axi42tl_auto_out_a_bits_mask;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire [63:0] _axi42tl_auto_out_a_bits_data;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _axi42tl_auto_out_d_ready;	// src/main/scala/amba/axi4/ToTL.scala:232:29
  wire        _fixer_auto_in_a_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_in_d_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_in_d_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_bits_denied;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_in_d_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_a_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_a_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [3:0]  _fixer_auto_out_a_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_a_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [7:0]  _fixer_auto_out_a_bits_mask;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_out_a_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_d_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _buffer_auto_in_a_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_sink;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_denied;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _buffer_auto_in_d_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  TLBuffer_3 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_fixer_auto_out_a_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_opcode   (_fixer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_size     (_fixer_auto_out_a_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_source   (_fixer_auto_out_a_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_address  (_fixer_auto_out_a_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_mask     (_fixer_auto_out_a_bits_mask),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_data     (_fixer_auto_out_a_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_d_ready         (_fixer_auto_out_d_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (auto_tl_out_a_ready),
    .auto_out_a_valid        (auto_tl_out_a_valid),
    .auto_out_a_bits_opcode  (auto_tl_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_tl_out_a_bits_param),
    .auto_out_a_bits_size    (auto_tl_out_a_bits_size),
    .auto_out_a_bits_source  (auto_tl_out_a_bits_source),
    .auto_out_a_bits_address (auto_tl_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_tl_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_tl_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_tl_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_tl_out_d_ready),
    .auto_out_d_valid        (auto_tl_out_d_valid),
    .auto_out_d_bits_opcode  (auto_tl_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_tl_out_d_bits_param),
    .auto_out_d_bits_size    (auto_tl_out_d_bits_size),
    .auto_out_d_bits_source  (auto_tl_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_tl_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_tl_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_tl_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_tl_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Buffer.scala:69:28
  TLFIFOFixer_2 fixer (	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (_fixer_auto_in_a_ready),
    .auto_in_a_valid         (_axi42tl_auto_out_a_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_opcode   (_axi42tl_auto_out_a_bits_opcode),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_size     (_axi42tl_auto_out_a_bits_size),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_source   (_axi42tl_auto_out_a_bits_source),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_address  (_axi42tl_auto_out_a_bits_address),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_mask     (_axi42tl_auto_out_a_bits_mask),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_a_bits_data     (_axi42tl_auto_out_a_bits_data),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_d_ready         (_axi42tl_auto_out_d_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_in_d_valid         (_fixer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_fixer_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_fixer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_fixer_auto_in_d_bits_source),
    .auto_in_d_bits_denied   (_fixer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_fixer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_fixer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_a_valid        (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fixer_auto_out_a_bits_data),
    .auto_out_d_ready        (_fixer_auto_out_d_ready),
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/Buffer.scala:69:28
  );	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  AXI4ToTL axi42tl (	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_aw_ready        (_axi42tl_auto_in_aw_ready),
    .auto_in_aw_valid        (_axi4yank_auto_out_aw_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_id      (_axi4yank_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_addr    (_axi4yank_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_len     (_axi4yank_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_aw_bits_size    (_axi4yank_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_ready         (_axi42tl_auto_in_w_ready),
    .auto_in_w_valid         (_axi4yank_auto_out_w_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_data     (_axi4yank_auto_out_w_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_strb     (_axi4yank_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_w_bits_last     (_axi4yank_auto_out_w_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_b_ready         (_axi4yank_auto_out_b_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_b_valid         (_axi42tl_auto_in_b_valid),
    .auto_in_b_bits_id       (_axi42tl_auto_in_b_bits_id),
    .auto_in_b_bits_resp     (_axi42tl_auto_in_b_bits_resp),
    .auto_in_ar_ready        (_axi42tl_auto_in_ar_ready),
    .auto_in_ar_valid        (_axi4yank_auto_out_ar_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_id      (_axi4yank_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_addr    (_axi4yank_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_len     (_axi4yank_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_ar_bits_size    (_axi4yank_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_r_ready         (_axi4yank_auto_out_r_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_in_r_valid         (_axi42tl_auto_in_r_valid),
    .auto_in_r_bits_id       (_axi42tl_auto_in_r_bits_id),
    .auto_in_r_bits_data     (_axi42tl_auto_in_r_bits_data),
    .auto_in_r_bits_resp     (_axi42tl_auto_in_r_bits_resp),
    .auto_in_r_bits_last     (_axi42tl_auto_in_r_bits_last),
    .auto_out_a_ready        (_fixer_auto_in_a_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_a_valid        (_axi42tl_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_axi42tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_size    (_axi42tl_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_axi42tl_auto_out_a_bits_source),
    .auto_out_a_bits_address (_axi42tl_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_axi42tl_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_axi42tl_auto_out_a_bits_data),
    .auto_out_d_ready        (_axi42tl_auto_out_d_ready),
    .auto_out_d_valid        (_fixer_auto_in_d_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_opcode  (_fixer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_size    (_fixer_auto_in_d_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_source  (_fixer_auto_in_d_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_denied  (_fixer_auto_in_d_bits_denied),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_data    (_fixer_auto_in_d_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_out_d_bits_corrupt (_fixer_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  );	// src/main/scala/amba/axi4/ToTL.scala:232:29
  AXI4UserYanker_1 axi4yank (	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_ready               (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid               (_axi4frag_auto_out_aw_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_extra_id  (_axi4frag_auto_out_aw_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_ready                (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                (_axi4frag_auto_out_w_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_data            (_axi4frag_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_last            (_axi4frag_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_ready                (_axi4frag_auto_out_b_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_valid                (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id              (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_extra_id   (_axi4yank_auto_in_b_bits_echo_extra_id),
    .auto_in_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid               (_axi4frag_auto_out_ar_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_extra_id  (_axi4frag_auto_out_ar_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_ready                (_axi4frag_auto_out_r_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_valid                (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id              (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data            (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_extra_id   (_axi4yank_auto_in_r_bits_echo_extra_id),
    .auto_in_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last            (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready              (_axi42tl_auto_in_aw_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_aw_valid              (_axi4yank_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4yank_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4yank_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4yank_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4yank_auto_out_aw_bits_size),
    .auto_out_w_ready               (_axi42tl_auto_in_w_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_w_valid               (_axi4yank_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4yank_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4yank_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4yank_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4yank_auto_out_b_ready),
    .auto_out_b_valid               (_axi42tl_auto_in_b_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_b_bits_id             (_axi42tl_auto_in_b_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_b_bits_resp           (_axi42tl_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_ar_ready              (_axi42tl_auto_in_ar_ready),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_ar_valid              (_axi4yank_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4yank_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4yank_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4yank_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4yank_auto_out_ar_bits_size),
    .auto_out_r_ready               (_axi4yank_auto_out_r_ready),
    .auto_out_r_valid               (_axi42tl_auto_in_r_valid),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_id             (_axi42tl_auto_in_r_bits_id),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_data           (_axi42tl_auto_in_r_bits_data),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_resp           (_axi42tl_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/ToTL.scala:232:29
    .auto_out_r_bits_last           (_axi42tl_auto_in_r_bits_last)	// src/main/scala/amba/axi4/ToTL.scala:232:29
  );	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4Fragmenter axi4frag (	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_aw_valid                (_axi4index_auto_out_aw_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_id              (_axi4index_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_addr            (_axi4index_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_len             (_axi4index_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_size            (_axi4index_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_burst           (_axi4index_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_extra_id   (_axi4index_auto_out_aw_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_w_valid                 (_axi4index_auto_out_w_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_data             (_axi4index_auto_out_w_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_strb             (_axi4index_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_last             (_axi4index_auto_out_w_bits_last),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_ready                 (_axi4index_auto_out_b_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4frag_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_extra_id    (_axi4frag_auto_in_b_bits_echo_extra_id),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_ar_valid                (_axi4index_auto_out_ar_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_id              (_axi4index_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_addr            (_axi4index_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_len             (_axi4index_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_size            (_axi4index_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_burst           (_axi4index_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_extra_id   (_axi4index_auto_out_ar_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_ready                 (_axi4index_auto_out_r_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4frag_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_extra_id    (_axi4frag_auto_in_r_bits_echo_extra_id),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_ready               (_axi4yank_auto_in_aw_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len            (_axi4frag_auto_out_aw_bits_len),
    .auto_out_aw_bits_size           (_axi4frag_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_extra_id  (_axi4frag_auto_out_aw_bits_echo_extra_id),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_axi4yank_auto_in_w_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_b_valid                (_axi4yank_auto_in_b_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_id              (_axi4yank_auto_in_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_resp            (_axi4yank_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_extra_id   (_axi4yank_auto_in_b_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_real_last  (_axi4yank_auto_in_b_bits_echo_real_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_ready               (_axi4yank_auto_in_ar_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len            (_axi4frag_auto_out_ar_bits_len),
    .auto_out_ar_bits_size           (_axi4frag_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_extra_id  (_axi4frag_auto_out_ar_bits_echo_extra_id),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready),
    .auto_out_r_valid                (_axi4yank_auto_in_r_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_id              (_axi4yank_auto_in_r_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_data            (_axi4yank_auto_in_r_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_resp            (_axi4yank_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_extra_id   (_axi4yank_auto_in_r_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_real_last  (_axi4yank_auto_in_r_bits_echo_real_last),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_last            (_axi4yank_auto_in_r_bits_last)	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  );	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  AXI4IdIndexer_1 axi4index (	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_ready               (auto_axi4index_in_aw_ready),
    .auto_in_aw_valid               (auto_axi4index_in_aw_valid),
    .auto_in_aw_bits_id             (auto_axi4index_in_aw_bits_id),
    .auto_in_aw_bits_addr           (auto_axi4index_in_aw_bits_addr),
    .auto_in_aw_bits_len            (auto_axi4index_in_aw_bits_len),
    .auto_in_aw_bits_size           (auto_axi4index_in_aw_bits_size),
    .auto_in_aw_bits_burst          (auto_axi4index_in_aw_bits_burst),
    .auto_in_w_ready                (auto_axi4index_in_w_ready),
    .auto_in_w_valid                (auto_axi4index_in_w_valid),
    .auto_in_w_bits_data            (auto_axi4index_in_w_bits_data),
    .auto_in_w_bits_strb            (auto_axi4index_in_w_bits_strb),
    .auto_in_w_bits_last            (auto_axi4index_in_w_bits_last),
    .auto_in_b_ready                (auto_axi4index_in_b_ready),
    .auto_in_b_valid                (auto_axi4index_in_b_valid),
    .auto_in_b_bits_id              (auto_axi4index_in_b_bits_id),
    .auto_in_b_bits_resp            (auto_axi4index_in_b_bits_resp),
    .auto_in_ar_ready               (auto_axi4index_in_ar_ready),
    .auto_in_ar_valid               (auto_axi4index_in_ar_valid),
    .auto_in_ar_bits_id             (auto_axi4index_in_ar_bits_id),
    .auto_in_ar_bits_addr           (auto_axi4index_in_ar_bits_addr),
    .auto_in_ar_bits_len            (auto_axi4index_in_ar_bits_len),
    .auto_in_ar_bits_size           (auto_axi4index_in_ar_bits_size),
    .auto_in_ar_bits_burst          (auto_axi4index_in_ar_bits_burst),
    .auto_in_r_ready                (auto_axi4index_in_r_ready),
    .auto_in_r_valid                (auto_axi4index_in_r_valid),
    .auto_in_r_bits_id              (auto_axi4index_in_r_bits_id),
    .auto_in_r_bits_data            (auto_axi4index_in_r_bits_data),
    .auto_in_r_bits_resp            (auto_axi4index_in_r_bits_resp),
    .auto_in_r_bits_last            (auto_axi4index_in_r_bits_last),
    .auto_out_aw_ready              (_axi4frag_auto_in_aw_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_aw_valid              (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id            (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr          (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len           (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size          (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst         (_axi4index_auto_out_aw_bits_burst),
    .auto_out_aw_bits_echo_extra_id (_axi4index_auto_out_aw_bits_echo_extra_id),
    .auto_out_w_ready               (_axi4frag_auto_in_w_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_w_valid               (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data           (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb           (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last           (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready               (_axi4index_auto_out_b_ready),
    .auto_out_b_valid               (_axi4frag_auto_in_b_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_id             (_axi4frag_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_resp           (_axi4frag_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_echo_extra_id  (_axi4frag_auto_in_b_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_ready              (_axi4frag_auto_in_ar_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_valid              (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id            (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr          (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len           (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size          (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst         (_axi4index_auto_out_ar_bits_burst),
    .auto_out_ar_bits_echo_extra_id (_axi4index_auto_out_ar_bits_echo_extra_id),
    .auto_out_r_ready               (_axi4index_auto_out_r_ready),
    .auto_out_r_valid               (_axi4frag_auto_in_r_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_id             (_axi4frag_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_data           (_axi4frag_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_resp           (_axi4frag_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_echo_extra_id  (_axi4frag_auto_in_r_bits_echo_extra_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_last           (_axi4frag_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  );	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
endmodule

module FixedClockBroadcast_3(
  input  auto_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_in_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_3_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_3_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_3_clock = auto_in_clock;
  assign auto_out_3_reset = auto_in_reset;
  assign auto_out_1_clock = auto_in_clock;
  assign auto_out_1_reset = auto_in_reset;
  assign auto_out_0_clock = auto_in_clock;
  assign auto_out_0_reset = auto_in_reset;
endmodule

module TLMonitor_8(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire         _GEN_0 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_46 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [31:0]  _GEN_47 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _GEN_48 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_47;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_47;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_49 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_50 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_49 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_49 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_49 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_50 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_50 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLFIFOFixer_3(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [2:0]  a_id =
    {{auto_in_a_bits_address[27],
      auto_in_a_bits_address[25],
      auto_in_a_bits_address[16],
      auto_in_a_bits_address[13]} == 4'h0,
     {auto_in_a_bits_address[27],
      {auto_in_a_bits_address[27],
       auto_in_a_bits_address[25],
       auto_in_a_bits_address[16],
       ~(auto_in_a_bits_address[13])} == 4'h0}
       | {2{{auto_in_a_bits_address[27],
             ~(auto_in_a_bits_address[25]),
             auto_in_a_bits_address[16]} == 3'h0}}}
    | ({auto_in_a_bits_address[27],
        auto_in_a_bits_address[25],
        ~(auto_in_a_bits_address[16])} == 3'h0
         ? 3'h5
         : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        a_noDomain = a_id == 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:57:29
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first = a_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         flight_0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_1;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_2;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_3;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_4;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_5;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_6;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_7;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_8;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_9;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_10;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_11;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_12;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_13;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_14;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  reg         flight_15;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
  wire        stalls_a_sel = auto_in_a_bits_source[4:3] == 2'h0;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  reg  [2:0]  stalls_id;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire        stalls_a_sel_1 = auto_in_a_bits_source[4:3] == 2'h1;	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  reg  [2:0]  stalls_id_1;	// src/main/scala/tilelink/FIFOFixer.scala:79:30
  wire        stall =
    stalls_a_sel & a_first
    & (flight_0 | flight_1 | flight_2 | flight_3 | flight_4 | flight_5 | flight_6
       | flight_7) & (a_noDomain | stalls_id != a_id) | stalls_a_sel_1 & a_first
    & (flight_8 | flight_9 | flight_10 | flight_11 | flight_12 | flight_13 | flight_14
       | flight_15) & (a_noDomain | stalls_id_1 != a_id);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:57:29, :73:27, :79:30, :82:{15,26,44,50,65,71}, :85:45
  wire        nodeIn_a_ready = auto_out_a_ready & ~stall;	// src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:50, :90:33
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire        d_first_first = d_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN =
    d_first_first & auto_out_d_bits_opcode != 3'h6 & auto_in_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:69:{42,63}, :75:21
  wire        _stalls_id_T_4 = nodeIn_a_ready & auto_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:90:33
  wire        _GEN_0 = a_first & _stalls_id_T_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/FIFOFixer.scala:74:21
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      flight_0 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_1 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_2 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_3 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_4 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_5 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_6 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_7 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_8 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_9 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_10 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_11 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_12 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_13 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_14 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
      flight_15 <= 1'h0;	// src/main/scala/tilelink/FIFOFixer.scala:73:27
    end
    else begin
      if (_stalls_id_T_4) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            auto_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (auto_in_d_ready & auto_out_d_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            auto_out_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      flight_0 <=
        ~(_GEN & auto_out_d_bits_source == 5'h0)
        & (_GEN_0 & auto_in_a_bits_source == 5'h0 | flight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_1 <=
        ~(_GEN & auto_out_d_bits_source == 5'h1)
        & (_GEN_0 & auto_in_a_bits_source == 5'h1 | flight_1);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_2 <=
        ~(_GEN & auto_out_d_bits_source == 5'h2)
        & (_GEN_0 & auto_in_a_bits_source == 5'h2 | flight_2);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_3 <=
        ~(_GEN & auto_out_d_bits_source == 5'h3)
        & (_GEN_0 & auto_in_a_bits_source == 5'h3 | flight_3);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_4 <=
        ~(_GEN & auto_out_d_bits_source == 5'h4)
        & (_GEN_0 & auto_in_a_bits_source == 5'h4 | flight_4);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_5 <=
        ~(_GEN & auto_out_d_bits_source == 5'h5)
        & (_GEN_0 & auto_in_a_bits_source == 5'h5 | flight_5);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_6 <=
        ~(_GEN & auto_out_d_bits_source == 5'h6)
        & (_GEN_0 & auto_in_a_bits_source == 5'h6 | flight_6);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_7 <=
        ~(_GEN & auto_out_d_bits_source == 5'h7)
        & (_GEN_0 & auto_in_a_bits_source == 5'h7 | flight_7);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_8 <=
        ~(_GEN & auto_out_d_bits_source == 5'h8)
        & (_GEN_0 & auto_in_a_bits_source == 5'h8 | flight_8);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_9 <=
        ~(_GEN & auto_out_d_bits_source == 5'h9)
        & (_GEN_0 & auto_in_a_bits_source == 5'h9 | flight_9);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_10 <=
        ~(_GEN & auto_out_d_bits_source == 5'hA)
        & (_GEN_0 & auto_in_a_bits_source == 5'hA | flight_10);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_11 <=
        ~(_GEN & auto_out_d_bits_source == 5'hB)
        & (_GEN_0 & auto_in_a_bits_source == 5'hB | flight_11);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_12 <=
        ~(_GEN & auto_out_d_bits_source == 5'hC)
        & (_GEN_0 & auto_in_a_bits_source == 5'hC | flight_12);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_13 <=
        ~(_GEN & auto_out_d_bits_source == 5'hD)
        & (_GEN_0 & auto_in_a_bits_source == 5'hD | flight_13);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_14 <=
        ~(_GEN & auto_out_d_bits_source == 5'hE)
        & (_GEN_0 & auto_in_a_bits_source == 5'hE | flight_14);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
      flight_15 <=
        ~(_GEN & auto_out_d_bits_source == 5'hF)
        & (_GEN_0 & auto_in_a_bits_source == 5'hF | flight_15);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/FIFOFixer.scala:69:42, :73:27, :74:{21,35,62}, :75:{21,35,62}
    end
    if (_stalls_id_T_4 & stalls_a_sel)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/FIFOFixer.scala:79:47
      stalls_id <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
    if (_stalls_id_T_4 & stalls_a_sel_1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:54:32, src/main/scala/tilelink/FIFOFixer.scala:79:47
      stalls_id_1 <= a_id;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/FIFOFixer.scala:79:30
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  TLMonitor_8 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/FIFOFixer.scala:90:33
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_d_bits_param),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_sink    (auto_out_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/FIFOFixer.scala:90:33
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_param = auto_out_d_bits_param;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_in_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_out_a_valid = auto_in_a_valid & ~stall;	// src/main/scala/tilelink/FIFOFixer.scala:85:45, :89:{33,50}
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_param = auto_in_a_bits_param;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

module TLMonitor_9(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire         _GEN_0 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_46 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_46;	// src/main/scala/util/package.scala:235:71
  wire [31:0]  _GEN_47 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _GEN_48 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_47;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_47;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_48;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_49 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_50 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_49 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_49 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_49 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_50 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_50 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLXbar_5(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_4_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_4_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_4_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_4_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [16:0] auto_out_4_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_4_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_4_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_4_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_4_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_4_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_4_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_4_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_3_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_3_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [11:0] auto_out_3_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_3_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_3_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_3_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_3_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_3_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_3_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_3_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_3_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_2_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_2_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [25:0] auto_out_2_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_2_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_2_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_2_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_2_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_2_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_2_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_2_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_2_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_1_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_1_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [13:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        requestAIO_0_0 =
    {auto_in_a_bits_address[27],
     auto_in_a_bits_address[25],
     auto_in_a_bits_address[16],
     ~(auto_in_a_bits_address[13])} == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:217:41
  wire        requestAIO_0_2 =
    {auto_in_a_bits_address[27],
     ~(auto_in_a_bits_address[25]),
     auto_in_a_bits_address[16]} == 3'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        requestAIO_0_3 =
    {auto_in_a_bits_address[27],
     auto_in_a_bits_address[25],
     auto_in_a_bits_address[16],
     auto_in_a_bits_address[13]} == 4'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:217:41
  wire        requestAIO_0_4 =
    {auto_in_a_bits_address[27],
     auto_in_a_bits_address[25],
     ~(auto_in_a_bits_address[16])} == 3'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}
  wire        _portsAOI_in_0_a_ready_T_8 =
    requestAIO_0_0 & auto_out_0_a_ready | auto_in_a_bits_address[27] & auto_out_1_a_ready
    | requestAIO_0_2 & auto_out_2_a_ready | requestAIO_0_3 & auto_out_3_a_ready
    | requestAIO_0_4 & auto_out_4_a_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [4:0]  readys_valid =
    {auto_out_4_d_valid,
     auto_out_3_d_valid,
     auto_out_2_d_valid,
     auto_out_1_d_valid,
     auto_out_0_d_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51
  reg  [4:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [4:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [7:0]  _GEN =
    {_readys_filter_T_1[3:0],
     auto_out_4_d_valid,
     auto_out_3_d_valid,
     auto_out_2_d_valid,
     auto_out_1_d_valid}
    | {_readys_filter_T_1, auto_out_4_d_valid, auto_out_3_d_valid, auto_out_2_d_valid};	// src/main/scala/tilelink/Arbiter.scala:24:28, src/main/scala/util/package.scala:254:{43,48}
  wire [6:0]  _GEN_0 = _GEN[6:0] | {_readys_filter_T_1[4], _GEN[7:2]};	// src/main/scala/tilelink/Arbiter.scala:24:28, src/main/scala/util/package.scala:254:{43,48}
  wire [4:0]  readys_readys =
    ~({readys_mask[4],
       _readys_filter_T_1[4] | readys_mask[3],
       _GEN[7] | readys_mask[2],
       _GEN_0[6:5] | readys_mask[1:0]}
      & (_GEN_0[4:0] | {_readys_filter_T_1[4], _GEN[7], _GEN_0[6:4]}));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:{43,48}
  wire        winner_0 = readys_readys[0] & auto_out_0_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_1 = readys_readys[1] & auto_out_1_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_2 = readys_readys[2] & auto_out_2_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_3 = readys_readys[3] & auto_out_3_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_4 = readys_readys[4] & auto_out_4_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        _in_0_d_valid_T = auto_out_0_d_valid | auto_out_1_d_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31
  





















 // not def SYNTHESIS
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_2 = idle ? winner_2 : state_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_3 = idle ? winner_3 : state_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_4 = idle ? winner_4 : state_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        in_0_d_valid =
    idle
      ? _in_0_d_valid_T | auto_out_2_d_valid | auto_out_3_d_valid | auto_out_4_d_valid
      : state_0 & auto_out_0_d_valid | state_1 & auto_out_1_d_valid | state_2
        & auto_out_2_d_valid | state_3 & auto_out_3_d_valid | state_4
        & auto_out_4_d_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}
  wire        _in_0_d_bits_T = muxState_0 & auto_out_0_d_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        _in_0_d_bits_T_18 = muxState_0 & auto_out_0_d_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        _in_0_d_bits_T_27 = muxState_0 & auto_out_0_d_bits_sink;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [4:0]  _in_0_d_bits_T_44 =
    (muxState_0 ? auto_out_0_d_bits_source : 5'h0)
    | (muxState_1 ? auto_out_1_d_bits_source : 5'h0)
    | (muxState_2 ? auto_out_2_d_bits_source : 5'h0)
    | (muxState_3 ? auto_out_3_d_bits_source : 5'h0)
    | (muxState_4 ? auto_out_4_d_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [3:0]  _in_0_d_bits_T_53 =
    (muxState_0 ? auto_out_0_d_bits_size : 4'h0)
    | (muxState_1 ? {1'h0, auto_out_1_d_bits_size} : 4'h0)
    | (muxState_2 ? {1'h0, auto_out_2_d_bits_size} : 4'h0)
    | (muxState_3 ? {1'h0, auto_out_3_d_bits_size} : 4'h0)
    | (muxState_4 ? {1'h0, auto_out_4_d_bits_size} : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:246:29
  wire [1:0]  _in_0_d_bits_T_54 = muxState_0 ? auto_out_0_d_bits_param : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [2:0]  _in_0_d_bits_T_71 =
    (muxState_0 ? auto_out_0_d_bits_opcode : 3'h0)
    | (muxState_1 ? auto_out_1_d_bits_opcode : 3'h0)
    | (muxState_2 ? auto_out_2_d_bits_opcode : 3'h0)
    | (muxState_3 ? auto_out_3_d_bits_opcode : 3'h0) | {2'h0, muxState_4};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [26:0] _beatsDO_decode_T_1 = 27'hFFF << auto_out_0_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  maskedBeats_0 =
    winner_0 & auto_out_0_d_bits_opcode[0] ? ~(_beatsDO_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :82:69, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  wire [20:0] _beatsDO_decode_T_17 = 21'h3F << auto_out_4_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [20:0] _beatsDO_decode_T_13 = 21'h3F << auto_out_3_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [20:0] _beatsDO_decode_T_9 = 21'h3F << auto_out_2_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [20:0] _beatsDO_decode_T_5 = 21'h3F << auto_out_1_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [4:0]  _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire [4:0]  _readys_mask_T_3 = _readys_mask_T | {_readys_mask_T[3:0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:28:29, src/main/scala/util/package.scala:245:{43,53}
  wire [4:0]  _readys_mask_T_6 = _readys_mask_T_3 | {_readys_mask_T_3[2:0], 2'h0};	// src/main/scala/util/package.scala:245:{43,53}
  wire        latch = idle & auto_in_d_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 5'h1F;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <=
          {maskedBeats_0[8:3],
           maskedBeats_0[2:0]
             | (winner_1 & auto_out_1_d_bits_opcode[0]
                  ? ~(_beatsDO_decode_T_5[5:3])
                  : 3'h0)
             | (winner_2 & auto_out_2_d_bits_opcode[0]
                  ? ~(_beatsDO_decode_T_9[5:3])
                  : 3'h0)
             | (winner_3 & auto_out_3_d_bits_opcode[0]
                  ? ~(_beatsDO_decode_T_13[5:3])
                  : 3'h0) | (winner_4 ? ~(_beatsDO_decode_T_17[5:3]) : 3'h0)};	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, auto_in_d_ready & in_0_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch & (|readys_valid))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask <= _readys_mask_T_6 | {_readys_mask_T_6[0], 4'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, src/main/scala/util/package.scala:245:{43,53}
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_2 <= winner_2;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_3 <= winner_3;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_4 <= winner_4;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
    end
  end // always @(posedge)
  






















 // ENABLE_INITIAL_REG_
  TLMonitor_9 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_portsAOI_in_0_a_ready_T_8),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (in_0_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode  (_in_0_d_bits_T_71),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_param   (_in_0_d_bits_T_54),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_size    (_in_0_d_bits_T_53),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_source  (_in_0_d_bits_T_44),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_sink    (_in_0_d_bits_T_27),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_denied  (_in_0_d_bits_T_18),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_corrupt (_in_0_d_bits_T)	// src/main/scala/chisel3/util/Mux.scala:30:73
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = _portsAOI_in_0_a_ready_T_8;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_valid = in_0_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_d_bits_opcode = _in_0_d_bits_T_71;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_param = _in_0_d_bits_T_54;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_size = _in_0_d_bits_T_53;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_source = _in_0_d_bits_T_44;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_sink = _in_0_d_bits_T_27;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_denied = _in_0_d_bits_T_18;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_data =
    (muxState_0 ? auto_out_0_d_bits_data : 64'h0)
    | (muxState_1 ? auto_out_1_d_bits_data : 64'h0)
    | (muxState_2 ? auto_out_2_d_bits_data : 64'h0)
    | (muxState_3 ? auto_out_3_d_bits_data : 64'h0)
    | (muxState_4 ? auto_out_4_d_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_d_bits_corrupt = _in_0_d_bits_T;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_4_a_valid = auto_in_a_valid & requestAIO_0_4;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_out_4_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_4_a_bits_param = auto_in_a_bits_param;
  assign auto_out_4_a_bits_size = auto_in_a_bits_size[2:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_4_a_bits_source = auto_in_a_bits_source;
  assign auto_out_4_a_bits_address = auto_in_a_bits_address[16:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_4_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_4_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_4_d_ready = auto_in_d_ready & (idle ? readys_readys[4] : state_4);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  assign auto_out_3_a_valid = auto_in_a_valid & requestAIO_0_3;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_out_3_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_3_a_bits_param = auto_in_a_bits_param;
  assign auto_out_3_a_bits_size = auto_in_a_bits_size[2:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_3_a_bits_source = auto_in_a_bits_source;
  assign auto_out_3_a_bits_address = auto_in_a_bits_address[11:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_3_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_3_a_bits_data = auto_in_a_bits_data;
  assign auto_out_3_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_3_d_ready = auto_in_d_ready & (idle ? readys_readys[3] : state_3);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  assign auto_out_2_a_valid = auto_in_a_valid & requestAIO_0_2;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_out_2_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_2_a_bits_param = auto_in_a_bits_param;
  assign auto_out_2_a_bits_size = auto_in_a_bits_size[2:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_2_a_bits_source = auto_in_a_bits_source;
  assign auto_out_2_a_bits_address = auto_in_a_bits_address[25:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_2_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_2_a_bits_data = auto_in_a_bits_data;
  assign auto_out_2_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_2_d_ready = auto_in_d_ready & (idle ? readys_readys[2] : state_2);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  assign auto_out_1_a_valid = auto_in_a_valid & auto_in_a_bits_address[27];	// src/main/scala/diplomacy/Parameters.scala:137:{41,46}, src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_out_1_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_1_a_bits_param = auto_in_a_bits_param;
  assign auto_out_1_a_bits_size = auto_in_a_bits_size[2:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_1_a_bits_source = auto_in_a_bits_source;
  assign auto_out_1_a_bits_address = auto_in_a_bits_address;
  assign auto_out_1_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_1_a_bits_data = auto_in_a_bits_data;
  assign auto_out_1_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_1_d_ready = auto_in_d_ready & (idle ? readys_readys[1] : state_1);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  assign auto_out_0_a_valid = auto_in_a_valid & requestAIO_0_0;	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_out_0_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_0_a_bits_param = auto_in_a_bits_param;
  assign auto_out_0_a_bits_size = auto_in_a_bits_size;
  assign auto_out_0_a_bits_source = auto_in_a_bits_source;
  assign auto_out_0_a_bits_address = auto_in_a_bits_address[13:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_0_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_0_a_bits_corrupt = auto_in_a_bits_corrupt;
  assign auto_out_0_d_ready = auto_in_d_ready & (idle ? readys_readys[0] : state_0);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
endmodule

module TLMonitor_10(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_0 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_2 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  







































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_48 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_48;	// src/main/scala/util/package.scala:235:71
  wire [270:0] _GEN_49 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_49;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_50 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_51 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_50 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_50 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_50 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_51 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_51 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

// VCS coverage exclude_file
module ram_source_2x5(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input        R0_addr,
               R0_en,
               R0_clk,
  output [4:0] R0_data,
  input        W0_addr,
               W0_en,
               W0_clk,
  input  [4:0] W0_data
);

  reg [4:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 5'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

// VCS coverage exclude_file
module ram_address_2x28(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [27:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [27:0] W0_data
);

  reg [27:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 28'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_35(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [27:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [27:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_source_2x5 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_address_2x28 ram_address_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_address),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_address)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_mask_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_mask),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_mask)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_36(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_source_2x5 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_sink_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_sink),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_sink)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_denied_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_denied),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_denied)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module TLBuffer_4(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0] _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [4:0] _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  TLMonitor_10 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_param   (_nodeIn_d_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_size    (_nodeIn_d_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_nodeIn_d_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_35 nodeOut_a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_a_q_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_data    (auto_in_a_bits_data),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (auto_out_a_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (auto_out_a_bits_size),
    .io_deq_bits_source  (auto_out_a_bits_source),
    .io_deq_bits_address (auto_out_a_bits_address),
    .io_deq_bits_mask    (auto_out_a_bits_mask),
    .io_deq_bits_data    (auto_out_a_bits_data),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_36 nodeIn_d_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_d_ready),
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_param   (auto_out_d_bits_param),
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_sink    (auto_out_d_bits_sink),
    .io_enq_bits_denied  (auto_out_d_bits_denied),
    .io_enq_bits_data    (auto_out_d_bits_data),
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_deq_valid        (_nodeIn_d_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_d_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_d_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_d_q_io_deq_bits_source),
    .io_deq_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),
    .io_deq_bits_data    (auto_in_d_bits_data),
    .io_deq_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_param = _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_size = _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_sink = _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_denied = _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module TLMonitor_11(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_0 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_2 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  










































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_49 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_49;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_49;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_49;	// src/main/scala/util/package.scala:235:71
  wire [270:0] _GEN_50 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_50;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_50;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_51 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_52 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_51 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_51 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_51 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_52 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_52 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLAtomicAutomata_1(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        source_i_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  reg  [1:0]  cam_s_state_0;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
  reg  [2:0]  cam_a_0_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [2:0]  cam_a_0_bits_param;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [3:0]  cam_a_0_bits_size;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [4:0]  cam_a_0_bits_source;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [27:0] cam_a_0_bits_address;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [7:0]  cam_a_0_bits_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [63:0] cam_a_0_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg         cam_a_0_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [3:0]  cam_a_0_lut;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
  reg  [63:0] cam_d_data_0;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  reg         cam_d_denied_0;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  reg         cam_d_corrupt_0;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
  wire        cam_free_0 = cam_s_state_0 == 2'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :82:44
  wire        winner_0 = cam_s_state_0 == 2'h2;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :83:44
  wire        _a_canArithmetic_T_3 = auto_in_a_bits_size < 4'h4;	// src/main/scala/diplomacy/Parameters.scala:92:38
  wire [3:0]  _GEN =
    {auto_in_a_bits_address[27],
     auto_in_a_bits_address[25],
     auto_in_a_bits_address[16],
     ~(auto_in_a_bits_address[13])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}
  wire        a_isSupported =
    auto_in_a_bits_opcode == 3'h3
      ? _a_canArithmetic_T_3 & ~(|_GEN)
      : auto_in_a_bits_opcode != 3'h2 | _a_canArithmetic_T_3 & ~(|_GEN);	// src/main/scala/diplomacy/Parameters.scala:92:38, :137:{41,46,59}, src/main/scala/tilelink/AtomicAutomata.scala:92:47, :93:47, :94:{32,63}, src/main/scala/tilelink/Parameters.scala:671:54
  wire [3:0]  _logic_out_T = cam_a_0_lut >> {2'h0, cam_a_0_bits_data[0], cam_d_data_0[0]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_2 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[1], cam_d_data_0[1]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_4 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[2], cam_d_data_0[2]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_6 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[3], cam_d_data_0[3]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_8 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[4], cam_d_data_0[4]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_10 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[5], cam_d_data_0[5]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_12 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[6], cam_d_data_0[6]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_14 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[7], cam_d_data_0[7]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_16 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[8], cam_d_data_0[8]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_18 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[9], cam_d_data_0[9]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_20 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[10], cam_d_data_0[10]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_22 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[11], cam_d_data_0[11]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_24 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[12], cam_d_data_0[12]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_26 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[13], cam_d_data_0[13]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_28 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[14], cam_d_data_0[14]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_30 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[15], cam_d_data_0[15]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_32 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[16], cam_d_data_0[16]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_34 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[17], cam_d_data_0[17]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_36 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[18], cam_d_data_0[18]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_38 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[19], cam_d_data_0[19]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_40 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[20], cam_d_data_0[20]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_42 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[21], cam_d_data_0[21]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_44 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[22], cam_d_data_0[22]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_46 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[23], cam_d_data_0[23]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_48 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[24], cam_d_data_0[24]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_50 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[25], cam_d_data_0[25]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_52 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[26], cam_d_data_0[26]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_54 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[27], cam_d_data_0[27]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_56 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[28], cam_d_data_0[28]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_58 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[29], cam_d_data_0[29]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_60 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[30], cam_d_data_0[30]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_62 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[31], cam_d_data_0[31]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_64 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[32], cam_d_data_0[32]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_66 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[33], cam_d_data_0[33]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_68 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[34], cam_d_data_0[34]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_70 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[35], cam_d_data_0[35]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_72 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[36], cam_d_data_0[36]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_74 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[37], cam_d_data_0[37]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_76 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[38], cam_d_data_0[38]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_78 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[39], cam_d_data_0[39]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_80 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[40], cam_d_data_0[40]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_82 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[41], cam_d_data_0[41]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_84 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[42], cam_d_data_0[42]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_86 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[43], cam_d_data_0[43]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_88 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[44], cam_d_data_0[44]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_90 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[45], cam_d_data_0[45]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_92 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[46], cam_d_data_0[46]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_94 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[47], cam_d_data_0[47]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_96 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[48], cam_d_data_0[48]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_98 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[49], cam_d_data_0[49]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_100 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[50], cam_d_data_0[50]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_102 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[51], cam_d_data_0[51]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_104 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[52], cam_d_data_0[52]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_106 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[53], cam_d_data_0[53]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_108 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[54], cam_d_data_0[54]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_110 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[55], cam_d_data_0[55]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_112 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[56], cam_d_data_0[56]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_114 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[57], cam_d_data_0[57]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_116 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[58], cam_d_data_0[58]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_118 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[59], cam_d_data_0[59]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_120 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[60], cam_d_data_0[60]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_122 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[61], cam_d_data_0[61]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_124 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[62], cam_d_data_0[62]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [3:0]  _logic_out_T_126 =
    cam_a_0_lut >> {2'h0, cam_a_0_bits_data[63], cam_d_data_0[63]};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :115:{63,73}, :116:57
  wire [6:0]  _GEN_0 = ~(cam_a_0_bits_mask[6:0]) | cam_a_0_bits_mask[7:1];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :123:{25,31,39}
  wire [6:0]  _signbit_a_T =
    {cam_a_0_bits_data[55],
     cam_a_0_bits_data[47],
     cam_a_0_bits_data[39],
     cam_a_0_bits_data[31],
     cam_a_0_bits_data[23],
     cam_a_0_bits_data[15],
     cam_a_0_bits_data[7]} & ~_GEN_0;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :115:63, :123:{23,31}, :124:29, :127:38
  wire [6:0]  _signbit_d_T =
    {cam_d_data_0[55],
     cam_d_data_0[47],
     cam_d_data_0[39],
     cam_d_data_0[31],
     cam_d_data_0[23],
     cam_d_data_0[15],
     cam_d_data_0[7]} & ~_GEN_0;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :115:73, :123:{23,31}, :125:29, :128:38
  wire [5:0]  _GEN_1 = _signbit_a_T[6:1] | _signbit_a_T[5:0];	// src/main/scala/tilelink/AtomicAutomata.scala:127:38, src/main/scala/util/package.scala:245:{43,53}
  wire [3:0]  _GEN_2 = _GEN_1[5:2] | _GEN_1[3:0];	// src/main/scala/util/package.scala:245:{43,53}
  wire        _signext_a_T_24 = _GEN_1[1] | _signbit_a_T[0];	// src/main/scala/tilelink/AtomicAutomata.scala:127:38, src/main/scala/util/package.scala:245:43
  wire [5:0]  _GEN_3 = _signbit_d_T[6:1] | _signbit_d_T[5:0];	// src/main/scala/tilelink/AtomicAutomata.scala:128:38, src/main/scala/util/package.scala:245:{43,53}
  wire [3:0]  _GEN_4 = _GEN_3[5:2] | _GEN_3[3:0];	// src/main/scala/util/package.scala:245:{43,53}
  wire        _signext_d_T_24 = _GEN_3[1] | _signbit_d_T[0];	// src/main/scala/tilelink/AtomicAutomata.scala:128:38, src/main/scala/util/package.scala:245:43
  wire [63:0] wide_mask =
    {{8{cam_a_0_bits_mask[7]}},
     {8{cam_a_0_bits_mask[6]}},
     {8{cam_a_0_bits_mask[5]}},
     {8{cam_a_0_bits_mask[4]}},
     {8{cam_a_0_bits_mask[3]}},
     {8{cam_a_0_bits_mask[2]}},
     {8{cam_a_0_bits_mask[1]}},
     {8{cam_a_0_bits_mask[0]}}};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :132:40
  wire [63:0] a_a_ext =
    cam_a_0_bits_data & wide_mask
    | {{8{_GEN_2[3] | _signext_a_T_24}},
       {8{_GEN_2[2] | _GEN_1[0]}},
       {8{_GEN_2[1] | _signbit_a_T[0]}},
       {8{_GEN_2[0]}},
       {8{_signext_a_T_24}},
       {8{_GEN_1[0]}},
       {8{_signbit_a_T[0]}},
       8'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :127:38, :129:40, :132:40, :133:{28,41}, src/main/scala/util/package.scala:245:43
  wire [63:0] a_d_ext =
    cam_d_data_0 & wide_mask
    | {{8{_GEN_4[3] | _signext_d_T_24}},
       {8{_GEN_4[2] | _GEN_3[0]}},
       {8{_GEN_4[1] | _signbit_d_T[0]}},
       {8{_GEN_4[0]}},
       {8{_signext_d_T_24}},
       {8{_GEN_3[0]}},
       {8{_signbit_d_T[0]}},
       8'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :128:38, :130:40, :132:40, :134:{28,41}, src/main/scala/util/package.scala:245:43
  wire [63:0] _adder_out_T = a_a_ext + ({64{~(cam_a_0_bits_param[2])}} ^ a_d_ext);	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, :121:39, :133:41, :134:41, :135:26, :136:33
  wire        a_allow = ~((&cam_s_state_0) | winner_0) & (a_isSupported | cam_free_0);	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :82:44, :83:44, :84:{49,57}, :94:32, :151:{23,35,53}
  wire        nodeIn_a_ready = source_i_ready & a_allow;	// src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/tilelink/AtomicAutomata.scala:151:35, :152:38
  wire        source_i_valid = auto_in_a_valid & a_allow;	// src/main/scala/tilelink/AtomicAutomata.scala:151:35, :153:38
  wire        _source_c_bits_a_mask_T = cam_a_0_bits_size > 4'h2;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:206:21
  wire        source_c_bits_a_mask_size = cam_a_0_bits_size[1:0] == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:209:26
  wire        source_c_bits_a_mask_acc =
    _source_c_bits_a_mask_T | source_c_bits_a_mask_size & ~(cam_a_0_bits_address[2]);	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        source_c_bits_a_mask_acc_1 =
    _source_c_bits_a_mask_T | source_c_bits_a_mask_size & cam_a_0_bits_address[2];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        source_c_bits_a_mask_size_1 = cam_a_0_bits_size[1:0] == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:209:26
  wire        source_c_bits_a_mask_eq_2 =
    ~(cam_a_0_bits_address[2]) & ~(cam_a_0_bits_address[1]);	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        source_c_bits_a_mask_acc_2 =
    source_c_bits_a_mask_acc | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_3 =
    ~(cam_a_0_bits_address[2]) & cam_a_0_bits_address[1];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        source_c_bits_a_mask_acc_3 =
    source_c_bits_a_mask_acc | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_4 =
    cam_a_0_bits_address[2] & ~(cam_a_0_bits_address[1]);	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        source_c_bits_a_mask_acc_4 =
    source_c_bits_a_mask_acc_1 | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        source_c_bits_a_mask_eq_5 =
    cam_a_0_bits_address[2] & cam_a_0_bits_address[1];	// src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        source_c_bits_a_mask_acc_5 =
    source_c_bits_a_mask_acc_1 | source_c_bits_a_mask_size_1 & source_c_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        winner_1 = ~winner_0 & source_i_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/AtomicAutomata.scala:83:44, :153:38
  wire        _nodeOut_a_valid_T = winner_0 | source_i_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/AtomicAutomata.scala:83:44, :153:38
  














 // not def SYNTHESIS
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, src/main/scala/tilelink/AtomicAutomata.scala:83:44
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign source_i_ready = auto_out_a_ready & (idle ? ~winner_0 : state_1);	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/tilelink/AtomicAutomata.scala:83:44
  wire        nodeOut_a_valid =
    idle ? _nodeOut_a_valid_T : state_0 & winner_0 | state_1 & source_i_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/AtomicAutomata.scala:83:44, :153:38
  reg  [3:0]  casez_tmp;	// src/main/scala/chisel3/util/Mux.scala:77:13
  always @(*) begin
    casez (auto_in_a_bits_param[1:0])	// src/main/scala/tilelink/AtomicAutomata.scala:181:52
      2'b00:
        casez_tmp = 4'h6;
      2'b01:
        casez_tmp = 4'hE;
      2'b10:
        casez_tmp = 4'h8;
      default:
        casez_tmp = 4'hC;
    endcase	// src/main/scala/tilelink/AtomicAutomata.scala:181:52
  end // always @(*)
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first = d_first_counter == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_cam_sel_0 =
    cam_a_0_bits_source == auto_out_d_bits_source & (|cam_s_state_0);	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :79:24, :85:49, :206:53, :207:83
  wire        d_ackd = auto_out_d_bits_opcode == 3'h1;	// src/main/scala/tilelink/AtomicAutomata.scala:215:40
  wire        d_drop = d_first & d_ackd & d_cam_sel_0;	// src/main/scala/tilelink/AtomicAutomata.scala:207:83, :215:40, :234:{30,40}, src/main/scala/tilelink/Edges.scala:232:25
  wire        d_replace = d_first & auto_out_d_bits_opcode == 3'h0 & d_cam_sel_0;	// src/main/scala/tilelink/AtomicAutomata.scala:207:83, :216:40, :235:{33,42}, src/main/scala/tilelink/Edges.scala:232:25
  wire        nodeIn_d_valid = auto_out_d_valid & ~d_drop;	// src/main/scala/tilelink/AtomicAutomata.scala:234:{30,40}, :237:{35,38}
  wire        nodeOut_d_ready = auto_in_d_ready | d_drop;	// src/main/scala/tilelink/AtomicAutomata.scala:234:{30,40}, :238:35
  wire [2:0]  nodeIn_d_bits_opcode = d_replace ? 3'h1 : auto_out_d_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:235:{33,42}, :240:19, :241:26, :242:28
  wire        nodeIn_d_bits_corrupt =
    d_replace ? cam_d_corrupt_0 | auto_out_d_bits_denied : auto_out_d_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:{33,42}, :240:19, :241:26, :244:{29,46}
  wire        nodeIn_d_bits_denied = d_replace & cam_d_denied_0 | auto_out_d_bits_denied;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:{33,42}, :240:19, :241:26, :245:29
  wire [26:0] _decode_T_1 = 27'hFFF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire        _GEN_5 = source_i_ready & source_i_valid & ~a_isSupported & cam_free_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :82:44, :94:32, :153:38, :155:15, :176:{29,48}, :178:23, :180:24
  wire        _d_first_T = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:238:35
  wire        _GEN_6 = _d_first_T & d_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:218:26, src/main/scala/tilelink/Edges.scala:232:25
  always @(posedge clock) begin
    if (reset) begin
      cam_s_state_0 <= 2'h0;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_GEN_6 & d_cam_sel_0)	// src/main/scala/tilelink/AtomicAutomata.scala:196:30, :207:83, :218:{26,38}, :227:23, :229:23
        cam_s_state_0 <= {d_ackd, 1'h0};	// src/main/scala/tilelink/AtomicAutomata.scala:78:28, :215:40, :229:29
      else if (auto_out_a_ready & (idle | state_0) & winner_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31, src/main/scala/tilelink/AtomicAutomata.scala:83:44, :176:48, :196:30, :198:23, :199:23
        cam_s_state_0 <= 2'h1;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      else if (_GEN_5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :176:{29,48}, :178:23, :180:24
        cam_s_state_0 <= 2'h3;	// src/main/scala/tilelink/AtomicAutomata.scala:78:28
      if (idle & auto_out_a_ready)	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
        beatsLeft <= winner_1 & ~(auto_in_a_bits_opcode[2]) ? ~(_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, auto_out_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/AtomicAutomata.scala:83:44
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (_d_first_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            auto_out_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (_GEN_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :176:{29,48}, :178:23, :180:24
      cam_a_0_bits_opcode <= auto_in_a_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_param <= auto_in_a_bits_param;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_size <= auto_in_a_bits_size;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_source <= auto_in_a_bits_source;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_address <= auto_in_a_bits_address;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_mask <= auto_in_a_bits_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_data <= auto_in_a_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_bits_corrupt <= auto_in_a_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:79:24
      cam_a_0_lut <= casez_tmp;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/tilelink/AtomicAutomata.scala:79:24
    end
    if (_GEN_6 & d_cam_sel_0 & d_ackd) begin	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :207:83, :215:40, :218:{26,38}, :220:{22,33}, :221:22
      cam_d_data_0 <= auto_out_d_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
      cam_d_denied_0 <= auto_out_d_bits_denied;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
      cam_d_corrupt_0 <= auto_out_d_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24
    end
  end // always @(posedge)
  


































 // ENABLE_INITIAL_REG_
  TLMonitor_11 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/AtomicAutomata.scala:152:38
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/AtomicAutomata.scala:237:35
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :242:28
    .io_in_d_bits_param   (auto_out_d_bits_param),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_sink    (auto_out_d_bits_sink),
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :245:29
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :244:29
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/AtomicAutomata.scala:152:38
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/AtomicAutomata.scala:237:35
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :242:28
  assign auto_in_d_bits_param = auto_out_d_bits_param;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :245:29
  assign auto_in_d_bits_data = d_replace ? cam_d_data_0 : auto_out_d_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:80:24, :235:{33,42}, :240:19, :241:26, :243:26
  assign auto_in_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:240:19, :241:26, :244:29
  assign auto_out_a_valid = nodeOut_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_a_bits_opcode =
    muxState_1 ? (a_isSupported ? auto_in_a_bits_opcode : 3'h4) : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:94:32, :154:24, :155:31, :156:32
  assign auto_out_a_bits_param = muxState_1 & a_isSupported ? auto_in_a_bits_param : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:94:32
  assign auto_out_a_bits_size =
    (muxState_0 ? cam_a_0_bits_size : 4'h0) | (muxState_1 ? auto_in_a_bits_size : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24
  assign auto_out_a_bits_source =
    (muxState_0 ? cam_a_0_bits_source : 5'h0)
    | (muxState_1 ? auto_in_a_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24
  assign auto_out_a_bits_address =
    (muxState_0 ? cam_a_0_bits_address : 28'h0)
    | (muxState_1 ? auto_in_a_bits_address : 28'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24
  assign auto_out_a_bits_mask =
    (muxState_0
       ? {source_c_bits_a_mask_acc_5 | source_c_bits_a_mask_eq_5
            & cam_a_0_bits_address[0],
          source_c_bits_a_mask_acc_5 | source_c_bits_a_mask_eq_5
            & ~(cam_a_0_bits_address[0]),
          source_c_bits_a_mask_acc_4 | source_c_bits_a_mask_eq_4
            & cam_a_0_bits_address[0],
          source_c_bits_a_mask_acc_4 | source_c_bits_a_mask_eq_4
            & ~(cam_a_0_bits_address[0]),
          source_c_bits_a_mask_acc_3 | source_c_bits_a_mask_eq_3
            & cam_a_0_bits_address[0],
          source_c_bits_a_mask_acc_3 | source_c_bits_a_mask_eq_3
            & ~(cam_a_0_bits_address[0]),
          source_c_bits_a_mask_acc_2 | source_c_bits_a_mask_eq_2
            & cam_a_0_bits_address[0],
          source_c_bits_a_mask_acc_2 | source_c_bits_a_mask_eq_2
            & ~(cam_a_0_bits_address[0])}
       : 8'h0) | (muxState_1 ? auto_in_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10
  assign auto_out_a_bits_data =
    (muxState_0
       ? (cam_a_0_bits_opcode[0]
            ? {_logic_out_T_126[0],
               _logic_out_T_124[0],
               _logic_out_T_122[0],
               _logic_out_T_120[0],
               _logic_out_T_118[0],
               _logic_out_T_116[0],
               _logic_out_T_114[0],
               _logic_out_T_112[0],
               _logic_out_T_110[0],
               _logic_out_T_108[0],
               _logic_out_T_106[0],
               _logic_out_T_104[0],
               _logic_out_T_102[0],
               _logic_out_T_100[0],
               _logic_out_T_98[0],
               _logic_out_T_96[0],
               _logic_out_T_94[0],
               _logic_out_T_92[0],
               _logic_out_T_90[0],
               _logic_out_T_88[0],
               _logic_out_T_86[0],
               _logic_out_T_84[0],
               _logic_out_T_82[0],
               _logic_out_T_80[0],
               _logic_out_T_78[0],
               _logic_out_T_76[0],
               _logic_out_T_74[0],
               _logic_out_T_72[0],
               _logic_out_T_70[0],
               _logic_out_T_68[0],
               _logic_out_T_66[0],
               _logic_out_T_64[0],
               _logic_out_T_62[0],
               _logic_out_T_60[0],
               _logic_out_T_58[0],
               _logic_out_T_56[0],
               _logic_out_T_54[0],
               _logic_out_T_52[0],
               _logic_out_T_50[0],
               _logic_out_T_48[0],
               _logic_out_T_46[0],
               _logic_out_T_44[0],
               _logic_out_T_42[0],
               _logic_out_T_40[0],
               _logic_out_T_38[0],
               _logic_out_T_36[0],
               _logic_out_T_34[0],
               _logic_out_T_32[0],
               _logic_out_T_30[0],
               _logic_out_T_28[0],
               _logic_out_T_26[0],
               _logic_out_T_24[0],
               _logic_out_T_22[0],
               _logic_out_T_20[0],
               _logic_out_T_18[0],
               _logic_out_T_16[0],
               _logic_out_T_14[0],
               _logic_out_T_12[0],
               _logic_out_T_10[0],
               _logic_out_T_8[0],
               _logic_out_T_6[0],
               _logic_out_T_4[0],
               _logic_out_T_2[0],
               _logic_out_T[0]}
            : cam_a_0_bits_param[2]
                ? _adder_out_T
                : cam_a_0_bits_param[0] == (a_a_ext[63] == a_d_ext[63]
                                              ? ~(_adder_out_T[63])
                                              : cam_a_0_bits_param[1] == a_a_ext[63])
                    ? cam_a_0_bits_data
                    : cam_d_data_0)
       : 64'h0) | (muxState_1 ? auto_in_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :116:{28,57}, :119:42, :120:42, :121:39, :133:41, :134:41, :136:33, :138:{38,49}, :139:{27,39,50,55,65}, :140:31, :141:{28,50}, :147:{14,34}
  assign auto_out_a_bits_corrupt =
    muxState_0 & (cam_a_0_bits_corrupt | cam_d_corrupt_0) | muxState_1
    & auto_in_a_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/AtomicAutomata.scala:79:24, :80:24, :168:45
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/tilelink/AtomicAutomata.scala:238:35
endmodule

module TLMonitor_12(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [13:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [13:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_0 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_2 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  






















































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_41 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_41;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_41;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_41;	// src/main/scala/util/package.scala:235:71
  wire [270:0] _GEN_42 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_42;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_42;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_43 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_44 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_43 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_43 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_43 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_44 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_44 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  
















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Queue_37(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0] io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0] io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0] io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0] io_deq_bits_source	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [4:0] ram_source;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [3:0] ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0] ram_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg        full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire       do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :304:19
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram_source <= io_enq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_opcode <= io_enq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  



















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_opcode = ram_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_size = ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_source = ram_source;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module TLError(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [13:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg  [2:0]  casez_tmp;	// src/main/scala/devices/tilelink/Error.scala:35:21
  wire        _a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _a_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _a_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _a_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [4:0]  _a_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [26:0] _GEN = {23'h0, _a_q_io_deq_bits_size};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  wire [26:0] _a_last_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  a_last_beats1 =
    _a_q_io_deq_bits_opcode[2] ? 9'h0 : ~(_a_last_beats1_decode_T_1[11:3]);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:93:37, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  a_last_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_last = a_last_counter == 9'h1 | a_last_beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire [26:0] _beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  beats1 = casez_tmp[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/devices/tilelink/Error.scala:35:21, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_q_io_deq_ready =
    auto_in_d_ready & (counter == 9'h1 | beats1 == 9'h0) | ~a_last;	// src/main/scala/devices/tilelink/Error.scala:32:{26,46,49}, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire        da_valid = _a_q_io_deq_valid & a_last;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Error.scala:33:25, src/main/scala/tilelink/Edges.scala:233:33
  always @(*) begin
    casez (_a_q_io_deq_bits_opcode)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  end // always @(*)
  always @(posedge clock) begin
    if (reset) begin
      a_last_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (a_q_io_deq_ready & _a_q_io_deq_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21, src/main/scala/devices/tilelink/Error.scala:32:46
        if (a_last_counter == 9'h0)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_last_counter <= a_last_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_last_counter <= a_last_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (auto_in_d_ready & da_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/Error.scala:33:25
        if (counter == 9'h0)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
  end // always @(posedge)
  

















 // ENABLE_INITIAL_REG_
  TLMonitor_12 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (da_valid),	// src/main/scala/devices/tilelink/Error.scala:33:25
    .io_in_d_bits_opcode  (casez_tmp),	// src/main/scala/devices/tilelink/Error.scala:35:21
    .io_in_d_bits_size    (_a_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_a_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (casez_tmp[0])	// src/main/scala/devices/tilelink/Error.scala:35:21, src/main/scala/tilelink/Edges.scala:107:36
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_37 a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock              (clock),
    .reset              (reset),
    .io_enq_ready       (_a_q_io_enq_ready),
    .io_enq_valid       (auto_in_a_valid),
    .io_enq_bits_opcode (auto_in_a_bits_opcode),
    .io_enq_bits_size   (auto_in_a_bits_size),
    .io_enq_bits_source (auto_in_a_bits_source),
    .io_deq_ready       (a_q_io_deq_ready),	// src/main/scala/devices/tilelink/Error.scala:32:46
    .io_deq_valid       (_a_q_io_deq_valid),
    .io_deq_bits_opcode (_a_q_io_deq_bits_opcode),
    .io_deq_bits_size   (_a_q_io_deq_bits_size),
    .io_deq_bits_source (_a_q_io_deq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = da_valid;	// src/main/scala/devices/tilelink/Error.scala:33:25
  assign auto_in_d_bits_opcode = casez_tmp;	// src/main/scala/devices/tilelink/Error.scala:35:21
  assign auto_in_d_bits_size = _a_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _a_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = casez_tmp[0];	// src/main/scala/devices/tilelink/Error.scala:35:21, src/main/scala/tilelink/Edges.scala:107:36
endmodule

module TLMonitor_13(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [13:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0]  _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [13:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg          sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [151:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_0 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_2 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [151:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  


























































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0]  _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _GEN_43 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_43;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_43;	// src/main/scala/util/package.scala:235:71
  wire [26:0]  _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_43;	// src/main/scala/util/package.scala:235:71
  wire [270:0] _GEN_44 = {263'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hFF << _GEN_44;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [259:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {252'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hFF << _GEN_44;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_45 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_46 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 152'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_45 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_45 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[151:0] : 152'h0))
        & ~(_GEN_45 ? _d_sizes_clr_T_5[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_46 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_46 ? _d_sizes_clr_T_11[151:0] : 152'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

// VCS coverage exclude_file
module ram_address_2x14(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [13:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [13:0] W0_data
);

  reg [13:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 14'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_38(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [13:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [13:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_source_2x5 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_address_2x14 ram_address_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_address),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_address)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_mask_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_mask),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_mask)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module TLBuffer_5(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [13:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [13:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0] _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0] _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0] _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [4:0] _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire       _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  TLMonitor_13 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_param   (_nodeIn_d_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_size    (_nodeIn_d_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_nodeIn_d_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_38 nodeOut_a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_a_q_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (auto_out_a_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (auto_out_a_bits_size),
    .io_deq_bits_source  (auto_out_a_bits_source),
    .io_deq_bits_address (auto_out_a_bits_address),
    .io_deq_bits_mask    (auto_out_a_bits_mask),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_36 nodeIn_d_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_d_ready),
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_param   (2'h0),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_sink    (1'h0),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_enq_bits_denied  (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_enq_bits_data    (64'h0),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/diplomacy/LazyModule.scala:374:18
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_deq_valid        (_nodeIn_d_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_d_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_d_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_d_q_io_deq_bits_source),
    .io_deq_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),
    .io_deq_bits_data    (auto_in_d_bits_data),
    .io_deq_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_param = _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_size = _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_sink = _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_denied = _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module ErrorDeviceWrapper(
  input         clock,
                reset,
  output        auto_buffer_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_buffer_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_buffer_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_buffer_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [13:0] auto_buffer_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_buffer_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_buffer_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_buffer_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_buffer_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_buffer_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_buffer_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _buffer_auto_out_a_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_out_a_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_out_a_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [4:0]  _buffer_auto_out_a_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [13:0] _buffer_auto_out_a_bits_address;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_out_d_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _error_auto_in_a_ready;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  wire        _error_auto_in_d_valid;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  wire [2:0]  _error_auto_in_d_bits_opcode;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  wire [3:0]  _error_auto_in_d_bits_size;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  wire [4:0]  _error_auto_in_d_bits_source;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  wire        _error_auto_in_d_bits_corrupt;	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  TLError error (	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_a_ready        (_error_auto_in_a_ready),
    .auto_in_a_valid        (_buffer_auto_out_a_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_param   (_buffer_auto_out_a_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_size    (_buffer_auto_out_a_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_source  (_buffer_auto_out_a_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_address (_buffer_auto_out_a_bits_address),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_mask    (_buffer_auto_out_a_bits_mask),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_d_ready        (_buffer_auto_out_d_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_d_valid        (_error_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_error_auto_in_d_bits_opcode),
    .auto_in_d_bits_size    (_error_auto_in_d_bits_size),
    .auto_in_d_bits_source  (_error_auto_in_d_bits_source),
    .auto_in_d_bits_corrupt (_error_auto_in_d_bits_corrupt)
  );	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  TLBuffer_5 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (auto_buffer_in_a_ready),
    .auto_in_a_valid         (auto_buffer_in_a_valid),
    .auto_in_a_bits_opcode   (auto_buffer_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_buffer_in_a_bits_param),
    .auto_in_a_bits_size     (auto_buffer_in_a_bits_size),
    .auto_in_a_bits_source   (auto_buffer_in_a_bits_source),
    .auto_in_a_bits_address  (auto_buffer_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_buffer_in_a_bits_mask),
    .auto_in_a_bits_corrupt  (auto_buffer_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_buffer_in_d_ready),
    .auto_in_d_valid         (auto_buffer_in_d_valid),
    .auto_in_d_bits_opcode   (auto_buffer_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_buffer_in_d_bits_param),
    .auto_in_d_bits_size     (auto_buffer_in_d_bits_size),
    .auto_in_d_bits_source   (auto_buffer_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_buffer_in_d_bits_sink),
    .auto_in_d_bits_denied   (auto_buffer_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_buffer_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_buffer_in_d_bits_corrupt),
    .auto_out_a_ready        (_error_auto_in_a_ready),	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_error_auto_in_d_valid),	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .auto_out_d_bits_opcode  (_error_auto_in_d_bits_opcode),	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .auto_out_d_bits_size    (_error_auto_in_d_bits_size),	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .auto_out_d_bits_source  (_error_auto_in_d_bits_source),	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
    .auto_out_d_bits_corrupt (_error_auto_in_d_bits_corrupt)	// src/main/scala/devices/tilelink/CanHaveBuiltInDevices.scala:38:29
  );	// src/main/scala/tilelink/Buffer.scala:69:28
endmodule

module TLMonitor_14(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]  _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [75:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _GEN_0 = {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [75:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_1 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_3 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [75:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  




































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]  _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _GEN_35 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_1 = 13'h3F << _GEN_35;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_5 = 13'h3F << _GEN_35;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_9 = 13'h3F << _GEN_35;	// src/main/scala/util/package.scala:235:71
  wire [258:0] _GEN_36 = {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [270:0] _GEN_37 = {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [258:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_38 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_39 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_2 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_38 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_38 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_38 ? _d_sizes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_39 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_39 ? _d_sizes_clr_T_11[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  






































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Repeater(
  input         clock,
                reset,
                io_repeat,	// src/main/scala/util/Repeater.scala:12:14
  output        io_full,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_ready,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_valid,	// src/main/scala/util/Repeater.scala:12:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  input  [27:0] io_enq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_bits_corrupt,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_ready,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_valid,	// src/main/scala/util/Repeater.scala:12:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  output [27:0] io_deq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_bits_corrupt	// src/main/scala/util/Repeater.scala:12:14
);

  reg         full;	// src/main/scala/util/Repeater.scala:19:21
  reg  [2:0]  saved_opcode;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_param;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_size;	// src/main/scala/util/Repeater.scala:20:18
  reg  [4:0]  saved_source;	// src/main/scala/util/Repeater.scala:20:18
  reg  [27:0] saved_address;	// src/main/scala/util/Repeater.scala:20:18
  reg  [7:0]  saved_mask;	// src/main/scala/util/Repeater.scala:20:18
  reg         saved_corrupt;	// src/main/scala/util/Repeater.scala:20:18
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/util/Repeater.scala:19:21, :23:32
  wire        io_enq_ready_0 = io_deq_ready & ~full;	// src/main/scala/util/Repeater.scala:19:21, :24:{32,35}
  wire        _GEN = io_enq_ready_0 & io_enq_valid & io_repeat;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:24:32, :28:21
  always @(posedge clock) begin
    if (reset)
      full <= 1'h0;	// src/main/scala/util/Repeater.scala:19:21
    else
      full <= ~(io_deq_ready & io_deq_valid_0 & ~io_repeat) & (_GEN | full);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:19:21, :23:32, :28:{21,36,43}, :29:{21,24,36,43}
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:28:21
      saved_opcode <= io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:20:18
      saved_param <= io_enq_bits_param;	// src/main/scala/util/Repeater.scala:20:18
      saved_size <= io_enq_bits_size;	// src/main/scala/util/Repeater.scala:20:18
      saved_source <= io_enq_bits_source;	// src/main/scala/util/Repeater.scala:20:18
      saved_address <= io_enq_bits_address;	// src/main/scala/util/Repeater.scala:20:18
      saved_mask <= io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:20:18
      saved_corrupt <= io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:20:18
    end
  end // always @(posedge)
  

























 // ENABLE_INITIAL_REG_
  assign io_full = full;	// src/main/scala/util/Repeater.scala:19:21
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/Repeater.scala:24:32
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/Repeater.scala:23:32
  assign io_deq_bits_opcode = full ? saved_opcode : io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_param = full ? saved_param : io_enq_bits_param;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_size = full ? saved_size : io_enq_bits_size;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_source = full ? saved_source : io_enq_bits_source;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_address = full ? saved_address : io_enq_bits_address;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_mask = full ? saved_mask : io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_corrupt = full ? saved_corrupt : io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
endmodule

module TLFragmenter(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _repeater_io_full;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [4:0]  _repeater_io_deq_bits_source;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [27:0] _repeater_io_deq_bits_address;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [7:0]  _repeater_io_deq_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  reg  [2:0]  acknum;	// src/main/scala/tilelink/Fragmenter.scala:191:29
  reg  [2:0]  dOrig;	// src/main/scala/tilelink/Fragmenter.scala:192:24
  reg         dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30
  wire        dFirst = acknum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29, :195:29
  wire [5:0]  _dsizeOH1_T_1 = 6'h7 << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  _GEN = ~(auto_out_d_bits_source[2:0]);	// src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:49
  wire [2:0]  dFirst_size_hi = auto_out_d_bits_source[2:0] & {1'h1, _GEN[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _dFirst_size_T_8 =
    {1'h0, dFirst_size_hi[2:1]} | ~(_dsizeOH1_T_1[2:0]) & {_GEN[0], _dsizeOH1_T_1[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}, :235:{46,71,76}
  wire [2:0]  dFirst_size =
    {|dFirst_size_hi,
     |(_dFirst_size_T_8[2:1]),
     _dFirst_size_T_8[2] | _dFirst_size_T_8[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  wire        drop = ~(auto_out_d_bits_opcode[0]) & (|(auto_out_d_bits_source[2:0]));	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:194:41, :196:30, :224:{20,30}
  wire        nodeOut_d_ready = auto_in_d_ready | drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :225:35
  wire        nodeIn_d_valid = auto_out_d_valid & ~drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :226:{36,39}
  wire [2:0]  nodeIn_d_bits_size = dFirst ? dFirst_size : dOrig;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :229:32
  wire [12:0] _aOrigOH1_T_1 = 13'h3F << _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30, src/main/scala/util/package.scala:235:71
  reg  [2:0]  gennum;	// src/main/scala/tilelink/Fragmenter.scala:293:29
  wire        aFirst = gennum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :294:29
  wire [2:0]  _old_gennum1_T_1 = gennum - 3'h1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
  wire [2:0]  aFragnum = aFirst ? ~(_aOrigOH1_T_1[5:3]) : _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:294:29, :295:{30,79}, src/main/scala/util/package.scala:235:{46,71,76}
  reg         aToggle_r;	// src/main/scala/tilelink/Fragmenter.scala:299:54
  














 // not def SYNTHESIS
  wire        _GEN_0 = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:225:35
  wire        _GEN_1 = _GEN_0 & dFirst;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :210:27, :212:25, :213:19
  always @(posedge clock) begin
    if (reset) begin
      acknum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29
      dToggle <= 1'h0;	// src/main/scala/tilelink/Fragmenter.scala:193:30
      gennum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29
    end
    else begin
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (dFirst)	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= auto_out_d_bits_source[2:0];	// src/main/scala/tilelink/Fragmenter.scala:191:29, :194:41
        else	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= acknum - {2'h0, auto_out_d_bits_opcode[0] | (&auto_out_d_bits_size)};	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:191:29, :206:{32,56}, :211:55
      end
      if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
        dToggle <= auto_out_d_bits_source[3];	// src/main/scala/tilelink/Fragmenter.scala:193:30, :214:41
      if (auto_out_a_ready & _repeater_io_deq_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:264:30
        if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= ~(_aOrigOH1_T_1[5:3]);	// src/main/scala/tilelink/Fragmenter.scala:293:29, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
      end
    end
    if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
      dOrig <= dFirst_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24
    if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
      aToggle_r <= dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30, :299:54
  end // always @(posedge)
  




















 // ENABLE_INITIAL_REG_
  TLMonitor_14 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_repeater_io_enq_ready),	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/Fragmenter.scala:226:36
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/Fragmenter.scala:229:32
    .io_in_d_bits_source  (auto_out_d_bits_source[8:4])	// src/main/scala/tilelink/Fragmenter.scala:228:47
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Repeater repeater (	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (_repeater_io_deq_bits_opcode[2] & (|aFragnum)),	// src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :304:{41,53}
    .io_full             (_repeater_io_full),
    .io_enq_ready        (_repeater_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (_repeater_io_deq_valid),
    .io_deq_bits_opcode  (_repeater_io_deq_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (_repeater_io_deq_bits_size),
    .io_deq_bits_source  (_repeater_io_deq_bits_source),
    .io_deq_bits_address (_repeater_io_deq_bits_address),
    .io_deq_bits_mask    (_repeater_io_deq_bits_mask),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_a_ready = _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/Fragmenter.scala:226:36
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:229:32
  assign auto_in_d_bits_source = auto_out_d_bits_source[8:4];	// src/main/scala/tilelink/Fragmenter.scala:228:47
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_out_a_valid = _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_opcode = _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_size =
    _repeater_io_deq_bits_size[2] ? 2'h3 : _repeater_io_deq_bits_size[1:0];	// src/main/scala/tilelink/Fragmenter.scala:264:30, :287:{24,31}
  assign auto_out_a_bits_source =
    {_repeater_io_deq_bits_source, ~(aFirst ? dToggle : aToggle_r), aFragnum};	// src/main/scala/tilelink/Fragmenter.scala:193:30, :264:30, :294:29, :295:30, :299:{23,27,54}, :307:33
  assign auto_out_a_bits_address =
    {_repeater_io_deq_bits_address[27:6],
     _repeater_io_deq_bits_address[5:0] | {~(aFragnum | _aOrigOH1_T_1[5:3]), 3'h0}};	// src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :306:{49,51,88,111}, src/main/scala/util/package.scala:235:{71,76}
  assign auto_out_a_bits_mask = _repeater_io_full ? 8'hFF : auto_in_a_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30, :315:31
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/tilelink/Fragmenter.scala:225:35
endmodule

module TLInterconnectCoupler_7(
  input         clock,
                reset,
                auto_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLFragmenter fragmenter (	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (auto_tl_in_a_ready),
    .auto_in_a_valid         (auto_tl_in_a_valid),
    .auto_in_a_bits_opcode   (auto_tl_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_tl_in_a_bits_param),
    .auto_in_a_bits_size     (auto_tl_in_a_bits_size),
    .auto_in_a_bits_source   (auto_tl_in_a_bits_source),
    .auto_in_a_bits_address  (auto_tl_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_tl_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_tl_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_tl_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_tl_in_d_ready),
    .auto_in_d_valid         (auto_tl_in_d_valid),
    .auto_in_d_bits_opcode   (auto_tl_in_d_bits_opcode),
    .auto_in_d_bits_size     (auto_tl_in_d_bits_size),
    .auto_in_d_bits_source   (auto_tl_in_d_bits_source),
    .auto_in_d_bits_data     (auto_tl_in_d_bits_data),
    .auto_out_a_ready        (auto_fragmenter_out_a_ready),
    .auto_out_a_valid        (auto_fragmenter_out_a_valid),
    .auto_out_a_bits_opcode  (auto_fragmenter_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_fragmenter_out_a_bits_param),
    .auto_out_a_bits_size    (auto_fragmenter_out_a_bits_size),
    .auto_out_a_bits_source  (auto_fragmenter_out_a_bits_source),
    .auto_out_a_bits_address (auto_fragmenter_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_fragmenter_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_fragmenter_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_fragmenter_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_fragmenter_out_d_ready),
    .auto_out_d_valid        (auto_fragmenter_out_d_valid),
    .auto_out_d_bits_opcode  (auto_fragmenter_out_d_bits_opcode),
    .auto_out_d_bits_size    (auto_fragmenter_out_d_bits_size),
    .auto_out_d_bits_source  (auto_fragmenter_out_d_bits_source),
    .auto_out_d_bits_data    (auto_fragmenter_out_d_bits_data)
  );	// src/main/scala/tilelink/Fragmenter.scala:335:34
endmodule

module TLMonitor_15(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [25:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]  _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [25:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [75:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _GEN_0 = {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [75:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [75:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  
























































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]  _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _GEN_34 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_1 = 13'h3F << _GEN_34;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_5 = 13'h3F << _GEN_34;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_9 = 13'h3F << _GEN_34;	// src/main/scala/util/package.scala:235:71
  wire [258:0] _GEN_35 = {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [31:0]  _GEN_36 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _GEN_37 = {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_36;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_35;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [258:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_35;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_36;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_37;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_38 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_39 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_38 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_38 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_38 ? _d_sizes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_39 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_39 ? _d_sizes_clr_T_11[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  






































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Repeater_1(
  input         clock,
                reset,
                io_repeat,	// src/main/scala/util/Repeater.scala:12:14
  output        io_full,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_ready,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_valid,	// src/main/scala/util/Repeater.scala:12:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  input  [25:0] io_enq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_bits_corrupt,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_ready,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_valid,	// src/main/scala/util/Repeater.scala:12:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  output [25:0] io_deq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_bits_corrupt	// src/main/scala/util/Repeater.scala:12:14
);

  reg         full;	// src/main/scala/util/Repeater.scala:19:21
  reg  [2:0]  saved_opcode;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_param;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_size;	// src/main/scala/util/Repeater.scala:20:18
  reg  [4:0]  saved_source;	// src/main/scala/util/Repeater.scala:20:18
  reg  [25:0] saved_address;	// src/main/scala/util/Repeater.scala:20:18
  reg  [7:0]  saved_mask;	// src/main/scala/util/Repeater.scala:20:18
  reg         saved_corrupt;	// src/main/scala/util/Repeater.scala:20:18
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/util/Repeater.scala:19:21, :23:32
  wire        io_enq_ready_0 = io_deq_ready & ~full;	// src/main/scala/util/Repeater.scala:19:21, :24:{32,35}
  wire        _GEN = io_enq_ready_0 & io_enq_valid & io_repeat;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:24:32, :28:21
  always @(posedge clock) begin
    if (reset)
      full <= 1'h0;	// src/main/scala/util/Repeater.scala:19:21
    else
      full <= ~(io_deq_ready & io_deq_valid_0 & ~io_repeat) & (_GEN | full);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:19:21, :23:32, :28:{21,36,43}, :29:{21,24,36,43}
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:28:21
      saved_opcode <= io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:20:18
      saved_param <= io_enq_bits_param;	// src/main/scala/util/Repeater.scala:20:18
      saved_size <= io_enq_bits_size;	// src/main/scala/util/Repeater.scala:20:18
      saved_source <= io_enq_bits_source;	// src/main/scala/util/Repeater.scala:20:18
      saved_address <= io_enq_bits_address;	// src/main/scala/util/Repeater.scala:20:18
      saved_mask <= io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:20:18
      saved_corrupt <= io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:20:18
    end
  end // always @(posedge)
  

























 // ENABLE_INITIAL_REG_
  assign io_full = full;	// src/main/scala/util/Repeater.scala:19:21
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/Repeater.scala:24:32
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/Repeater.scala:23:32
  assign io_deq_bits_opcode = full ? saved_opcode : io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_param = full ? saved_param : io_enq_bits_param;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_size = full ? saved_size : io_enq_bits_size;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_source = full ? saved_source : io_enq_bits_source;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_address = full ? saved_address : io_enq_bits_address;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_mask = full ? saved_mask : io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_corrupt = full ? saved_corrupt : io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
endmodule

module TLFragmenter_1(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [25:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [25:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _repeater_io_full;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [4:0]  _repeater_io_deq_bits_source;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [25:0] _repeater_io_deq_bits_address;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [7:0]  _repeater_io_deq_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  reg  [2:0]  acknum;	// src/main/scala/tilelink/Fragmenter.scala:191:29
  reg  [2:0]  dOrig;	// src/main/scala/tilelink/Fragmenter.scala:192:24
  reg         dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30
  wire        dFirst = acknum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29, :195:29
  wire [5:0]  _dsizeOH1_T_1 = 6'h7 << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  _GEN = ~(auto_out_d_bits_source[2:0]);	// src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:49
  wire [2:0]  dFirst_size_hi = auto_out_d_bits_source[2:0] & {1'h1, _GEN[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _dFirst_size_T_8 =
    {1'h0, dFirst_size_hi[2:1]} | ~(_dsizeOH1_T_1[2:0]) & {_GEN[0], _dsizeOH1_T_1[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}, :235:{46,71,76}
  wire [2:0]  dFirst_size =
    {|dFirst_size_hi,
     |(_dFirst_size_T_8[2:1]),
     _dFirst_size_T_8[2] | _dFirst_size_T_8[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  wire        drop = ~(auto_out_d_bits_opcode[0]) & (|(auto_out_d_bits_source[2:0]));	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:194:41, :196:30, :224:{20,30}
  wire        nodeOut_d_ready = auto_in_d_ready | drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :225:35
  wire        nodeIn_d_valid = auto_out_d_valid & ~drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :226:{36,39}
  wire [2:0]  nodeIn_d_bits_size = dFirst ? dFirst_size : dOrig;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :229:32
  wire [12:0] _aOrigOH1_T_1 = 13'h3F << _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30, src/main/scala/util/package.scala:235:71
  reg  [2:0]  gennum;	// src/main/scala/tilelink/Fragmenter.scala:293:29
  wire        aFirst = gennum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :294:29
  wire [2:0]  _old_gennum1_T_1 = gennum - 3'h1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
  wire [2:0]  aFragnum = aFirst ? ~(_aOrigOH1_T_1[5:3]) : _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:294:29, :295:{30,79}, src/main/scala/util/package.scala:235:{46,71,76}
  reg         aToggle_r;	// src/main/scala/tilelink/Fragmenter.scala:299:54
  














 // not def SYNTHESIS
  wire        _GEN_0 = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:225:35
  wire        _GEN_1 = _GEN_0 & dFirst;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :210:27, :212:25, :213:19
  always @(posedge clock) begin
    if (reset) begin
      acknum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29
      dToggle <= 1'h0;	// src/main/scala/tilelink/Fragmenter.scala:193:30
      gennum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29
    end
    else begin
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (dFirst)	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= auto_out_d_bits_source[2:0];	// src/main/scala/tilelink/Fragmenter.scala:191:29, :194:41
        else	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= acknum - {2'h0, auto_out_d_bits_opcode[0] | (&auto_out_d_bits_size)};	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:191:29, :206:{32,56}, :211:55
      end
      if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
        dToggle <= auto_out_d_bits_source[3];	// src/main/scala/tilelink/Fragmenter.scala:193:30, :214:41
      if (auto_out_a_ready & _repeater_io_deq_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:264:30
        if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= ~(_aOrigOH1_T_1[5:3]);	// src/main/scala/tilelink/Fragmenter.scala:293:29, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
      end
    end
    if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
      dOrig <= dFirst_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24
    if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
      aToggle_r <= dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30, :299:54
  end // always @(posedge)
  




















 // ENABLE_INITIAL_REG_
  TLMonitor_15 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_repeater_io_enq_ready),	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/Fragmenter.scala:226:36
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/Fragmenter.scala:229:32
    .io_in_d_bits_source  (auto_out_d_bits_source[8:4])	// src/main/scala/tilelink/Fragmenter.scala:228:47
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Repeater_1 repeater (	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (_repeater_io_deq_bits_opcode[2] & (|aFragnum)),	// src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :304:{41,53}
    .io_full             (_repeater_io_full),
    .io_enq_ready        (_repeater_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (_repeater_io_deq_valid),
    .io_deq_bits_opcode  (_repeater_io_deq_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (_repeater_io_deq_bits_size),
    .io_deq_bits_source  (_repeater_io_deq_bits_source),
    .io_deq_bits_address (_repeater_io_deq_bits_address),
    .io_deq_bits_mask    (_repeater_io_deq_bits_mask),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_a_ready = _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/Fragmenter.scala:226:36
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:229:32
  assign auto_in_d_bits_source = auto_out_d_bits_source[8:4];	// src/main/scala/tilelink/Fragmenter.scala:228:47
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_out_a_valid = _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_opcode = _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_size =
    _repeater_io_deq_bits_size[2] ? 2'h3 : _repeater_io_deq_bits_size[1:0];	// src/main/scala/tilelink/Fragmenter.scala:264:30, :287:{24,31}
  assign auto_out_a_bits_source =
    {_repeater_io_deq_bits_source, ~(aFirst ? dToggle : aToggle_r), aFragnum};	// src/main/scala/tilelink/Fragmenter.scala:193:30, :264:30, :294:29, :295:30, :299:{23,27,54}, :307:33
  assign auto_out_a_bits_address =
    {_repeater_io_deq_bits_address[25:6],
     _repeater_io_deq_bits_address[5:0] | {~(aFragnum | _aOrigOH1_T_1[5:3]), 3'h0}};	// src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :306:{49,51,88,111}, src/main/scala/util/package.scala:235:{71,76}
  assign auto_out_a_bits_mask = _repeater_io_full ? 8'hFF : auto_in_a_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30, :315:31
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/tilelink/Fragmenter.scala:225:35
endmodule

module TLInterconnectCoupler_8(
  input         clock,
                reset,
                auto_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [25:0] auto_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [25:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLFragmenter_1 fragmenter (	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (auto_tl_in_a_ready),
    .auto_in_a_valid         (auto_tl_in_a_valid),
    .auto_in_a_bits_opcode   (auto_tl_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_tl_in_a_bits_param),
    .auto_in_a_bits_size     (auto_tl_in_a_bits_size),
    .auto_in_a_bits_source   (auto_tl_in_a_bits_source),
    .auto_in_a_bits_address  (auto_tl_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_tl_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_tl_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_tl_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_tl_in_d_ready),
    .auto_in_d_valid         (auto_tl_in_d_valid),
    .auto_in_d_bits_opcode   (auto_tl_in_d_bits_opcode),
    .auto_in_d_bits_size     (auto_tl_in_d_bits_size),
    .auto_in_d_bits_source   (auto_tl_in_d_bits_source),
    .auto_in_d_bits_data     (auto_tl_in_d_bits_data),
    .auto_out_a_ready        (auto_fragmenter_out_a_ready),
    .auto_out_a_valid        (auto_fragmenter_out_a_valid),
    .auto_out_a_bits_opcode  (auto_fragmenter_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_fragmenter_out_a_bits_param),
    .auto_out_a_bits_size    (auto_fragmenter_out_a_bits_size),
    .auto_out_a_bits_source  (auto_fragmenter_out_a_bits_source),
    .auto_out_a_bits_address (auto_fragmenter_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_fragmenter_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_fragmenter_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_fragmenter_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_fragmenter_out_d_ready),
    .auto_out_d_valid        (auto_fragmenter_out_d_valid),
    .auto_out_d_bits_opcode  (auto_fragmenter_out_d_bits_opcode),
    .auto_out_d_bits_size    (auto_fragmenter_out_d_bits_size),
    .auto_out_d_bits_source  (auto_fragmenter_out_d_bits_source),
    .auto_out_d_bits_data    (auto_fragmenter_out_d_bits_data)
  );	// src/main/scala/tilelink/Fragmenter.scala:335:34
endmodule

module TLMonitor_16(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [11:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]  _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [11:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [75:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _GEN_0 = {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [75:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire         _GEN_1 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [75:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  























































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]  _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _GEN_33 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_1 = 13'h3F << _GEN_33;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_5 = 13'h3F << _GEN_33;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_9 = 13'h3F << _GEN_33;	// src/main/scala/util/package.scala:235:71
  wire [258:0] _GEN_34 = {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [31:0]  _GEN_35 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _GEN_36 = {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_35;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [258:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_35;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_37 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire         _GEN_38 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_37 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_37 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_37 ? _d_sizes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_38 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_38 ? _d_sizes_clr_T_11[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  






































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Repeater_2(
  input         clock,
                reset,
                io_repeat,	// src/main/scala/util/Repeater.scala:12:14
  output        io_full,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_ready,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_valid,	// src/main/scala/util/Repeater.scala:12:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  input  [11:0] io_enq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_bits_corrupt,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_ready,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_valid,	// src/main/scala/util/Repeater.scala:12:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  output [11:0] io_deq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_bits_corrupt	// src/main/scala/util/Repeater.scala:12:14
);

  reg         full;	// src/main/scala/util/Repeater.scala:19:21
  reg  [2:0]  saved_opcode;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_param;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_size;	// src/main/scala/util/Repeater.scala:20:18
  reg  [4:0]  saved_source;	// src/main/scala/util/Repeater.scala:20:18
  reg  [11:0] saved_address;	// src/main/scala/util/Repeater.scala:20:18
  reg  [7:0]  saved_mask;	// src/main/scala/util/Repeater.scala:20:18
  reg         saved_corrupt;	// src/main/scala/util/Repeater.scala:20:18
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/util/Repeater.scala:19:21, :23:32
  wire        io_enq_ready_0 = io_deq_ready & ~full;	// src/main/scala/util/Repeater.scala:19:21, :24:{32,35}
  wire        _GEN = io_enq_ready_0 & io_enq_valid & io_repeat;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:24:32, :28:21
  always @(posedge clock) begin
    if (reset)
      full <= 1'h0;	// src/main/scala/util/Repeater.scala:19:21
    else
      full <= ~(io_deq_ready & io_deq_valid_0 & ~io_repeat) & (_GEN | full);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:19:21, :23:32, :28:{21,36,43}, :29:{21,24,36,43}
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:28:21
      saved_opcode <= io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:20:18
      saved_param <= io_enq_bits_param;	// src/main/scala/util/Repeater.scala:20:18
      saved_size <= io_enq_bits_size;	// src/main/scala/util/Repeater.scala:20:18
      saved_source <= io_enq_bits_source;	// src/main/scala/util/Repeater.scala:20:18
      saved_address <= io_enq_bits_address;	// src/main/scala/util/Repeater.scala:20:18
      saved_mask <= io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:20:18
      saved_corrupt <= io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:20:18
    end
  end // always @(posedge)
  

























 // ENABLE_INITIAL_REG_
  assign io_full = full;	// src/main/scala/util/Repeater.scala:19:21
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/Repeater.scala:24:32
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/Repeater.scala:23:32
  assign io_deq_bits_opcode = full ? saved_opcode : io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_param = full ? saved_param : io_enq_bits_param;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_size = full ? saved_size : io_enq_bits_size;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_source = full ? saved_source : io_enq_bits_source;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_address = full ? saved_address : io_enq_bits_address;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_mask = full ? saved_mask : io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_corrupt = full ? saved_corrupt : io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
endmodule

module TLFragmenter_2(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [11:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _repeater_io_full;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [4:0]  _repeater_io_deq_bits_source;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [11:0] _repeater_io_deq_bits_address;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [7:0]  _repeater_io_deq_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  reg  [2:0]  acknum;	// src/main/scala/tilelink/Fragmenter.scala:191:29
  reg  [2:0]  dOrig;	// src/main/scala/tilelink/Fragmenter.scala:192:24
  reg         dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30
  wire        dFirst = acknum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29, :195:29
  wire [5:0]  _dsizeOH1_T_1 = 6'h7 << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  _GEN = ~(auto_out_d_bits_source[2:0]);	// src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:49
  wire [2:0]  dFirst_size_hi = auto_out_d_bits_source[2:0] & {1'h1, _GEN[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _dFirst_size_T_8 =
    {1'h0, dFirst_size_hi[2:1]} | ~(_dsizeOH1_T_1[2:0]) & {_GEN[0], _dsizeOH1_T_1[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}, :235:{46,71,76}
  wire [2:0]  dFirst_size =
    {|dFirst_size_hi,
     |(_dFirst_size_T_8[2:1]),
     _dFirst_size_T_8[2] | _dFirst_size_T_8[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  wire        drop = ~(auto_out_d_bits_opcode[0]) & (|(auto_out_d_bits_source[2:0]));	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:194:41, :196:30, :224:{20,30}
  wire        nodeOut_d_ready = auto_in_d_ready | drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :225:35
  wire        nodeIn_d_valid = auto_out_d_valid & ~drop;	// src/main/scala/tilelink/Fragmenter.scala:224:30, :226:{36,39}
  wire [2:0]  nodeIn_d_bits_size = dFirst ? dFirst_size : dOrig;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :229:32
  wire [12:0] _aOrigOH1_T_1 = 13'h3F << _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30, src/main/scala/util/package.scala:235:71
  reg  [2:0]  gennum;	// src/main/scala/tilelink/Fragmenter.scala:293:29
  wire        aFirst = gennum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :294:29
  wire [2:0]  _old_gennum1_T_1 = gennum - 3'h1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
  wire [2:0]  aFragnum = aFirst ? ~(_aOrigOH1_T_1[5:3]) : _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:294:29, :295:{30,79}, src/main/scala/util/package.scala:235:{46,71,76}
  reg         aToggle_r;	// src/main/scala/tilelink/Fragmenter.scala:299:54
  














 // not def SYNTHESIS
  wire        _GEN_0 = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:225:35
  wire        _GEN_1 = _GEN_0 & dFirst;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :210:27, :212:25, :213:19
  always @(posedge clock) begin
    if (reset) begin
      acknum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29
      dToggle <= 1'h0;	// src/main/scala/tilelink/Fragmenter.scala:193:30
      gennum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29
    end
    else begin
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (dFirst)	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= auto_out_d_bits_source[2:0];	// src/main/scala/tilelink/Fragmenter.scala:191:29, :194:41
        else	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= acknum - {2'h0, auto_out_d_bits_opcode[0] | (&auto_out_d_bits_size)};	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Fragmenter.scala:191:29, :206:{32,56}, :211:55
      end
      if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
        dToggle <= auto_out_d_bits_source[3];	// src/main/scala/tilelink/Fragmenter.scala:193:30, :214:41
      if (auto_out_a_ready & _repeater_io_deq_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:264:30
        if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= ~(_aOrigOH1_T_1[5:3]);	// src/main/scala/tilelink/Fragmenter.scala:293:29, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
      end
    end
    if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
      dOrig <= dFirst_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24
    if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
      aToggle_r <= dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30, :299:54
  end // always @(posedge)
  




















 // ENABLE_INITIAL_REG_
  TLMonitor_16 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_repeater_io_enq_ready),	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/Fragmenter.scala:226:36
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/Fragmenter.scala:229:32
    .io_in_d_bits_source  (auto_out_d_bits_source[8:4])	// src/main/scala/tilelink/Fragmenter.scala:228:47
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Repeater_2 repeater (	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (_repeater_io_deq_bits_opcode[2] & (|aFragnum)),	// src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :304:{41,53}
    .io_full             (_repeater_io_full),
    .io_enq_ready        (_repeater_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (_repeater_io_deq_valid),
    .io_deq_bits_opcode  (_repeater_io_deq_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (_repeater_io_deq_bits_size),
    .io_deq_bits_source  (_repeater_io_deq_bits_source),
    .io_deq_bits_address (_repeater_io_deq_bits_address),
    .io_deq_bits_mask    (_repeater_io_deq_bits_mask),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_a_ready = _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/Fragmenter.scala:226:36
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:229:32
  assign auto_in_d_bits_source = auto_out_d_bits_source[8:4];	// src/main/scala/tilelink/Fragmenter.scala:228:47
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_out_a_valid = _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_opcode = _repeater_io_deq_bits_opcode;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_size =
    _repeater_io_deq_bits_size[2] ? 2'h3 : _repeater_io_deq_bits_size[1:0];	// src/main/scala/tilelink/Fragmenter.scala:264:30, :287:{24,31}
  assign auto_out_a_bits_source =
    {_repeater_io_deq_bits_source, ~(aFirst ? dToggle : aToggle_r), aFragnum};	// src/main/scala/tilelink/Fragmenter.scala:193:30, :264:30, :294:29, :295:30, :299:{23,27,54}, :307:33
  assign auto_out_a_bits_address =
    {_repeater_io_deq_bits_address[11:6],
     _repeater_io_deq_bits_address[5:0] | {~(aFragnum | _aOrigOH1_T_1[5:3]), 3'h0}};	// src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :306:{49,51,88,111}, src/main/scala/util/package.scala:235:{71,76}
  assign auto_out_a_bits_mask = _repeater_io_full ? 8'hFF : auto_in_a_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30, :315:31
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/tilelink/Fragmenter.scala:225:35
endmodule

module TLInterconnectCoupler_10(
  input         clock,
                reset,
                auto_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [11:0] auto_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLFragmenter_2 fragmenter (	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (auto_tl_in_a_ready),
    .auto_in_a_valid         (auto_tl_in_a_valid),
    .auto_in_a_bits_opcode   (auto_tl_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_tl_in_a_bits_param),
    .auto_in_a_bits_size     (auto_tl_in_a_bits_size),
    .auto_in_a_bits_source   (auto_tl_in_a_bits_source),
    .auto_in_a_bits_address  (auto_tl_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_tl_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_tl_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_tl_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_tl_in_d_ready),
    .auto_in_d_valid         (auto_tl_in_d_valid),
    .auto_in_d_bits_opcode   (auto_tl_in_d_bits_opcode),
    .auto_in_d_bits_size     (auto_tl_in_d_bits_size),
    .auto_in_d_bits_source   (auto_tl_in_d_bits_source),
    .auto_in_d_bits_data     (auto_tl_in_d_bits_data),
    .auto_out_a_ready        (auto_fragmenter_out_a_ready),
    .auto_out_a_valid        (auto_fragmenter_out_a_valid),
    .auto_out_a_bits_opcode  (auto_fragmenter_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_fragmenter_out_a_bits_param),
    .auto_out_a_bits_size    (auto_fragmenter_out_a_bits_size),
    .auto_out_a_bits_source  (auto_fragmenter_out_a_bits_source),
    .auto_out_a_bits_address (auto_fragmenter_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_fragmenter_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_fragmenter_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_fragmenter_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_fragmenter_out_d_ready),
    .auto_out_d_valid        (auto_fragmenter_out_d_valid),
    .auto_out_d_bits_opcode  (auto_fragmenter_out_d_bits_opcode),
    .auto_out_d_bits_size    (auto_fragmenter_out_d_bits_size),
    .auto_out_d_bits_source  (auto_fragmenter_out_d_bits_source),
    .auto_out_d_bits_data    (auto_fragmenter_out_d_bits_data)
  );	// src/main/scala/tilelink/Fragmenter.scala:335:34
endmodule

module TLMonitor_17(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [16:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire         a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [16:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [75:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _GEN = {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [75:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire         _GEN_0 = a_first_done & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  











































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]  _GEN_21 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_1 = 13'h3F << _GEN_21;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_5 = 13'h3F << _GEN_21;	// src/main/scala/util/package.scala:235:71
  wire [258:0] _GEN_22 = {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [270:0] _GEN_23 = {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [31:0]  _d_clr_T = 32'h1 << io_in_d_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_23;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_22;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_23;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [258:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_22;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire         _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         _GEN_24 = _d_first_T_2 & d_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:675:25
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
    end
    else begin
      if (a_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <= ~(_d_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= ~(_d_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_24 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_24 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_24 ? _d_sizes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,89}, :678:{21,74}, :704:{39,54,56}
      if (a_first_done | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
    end
    if (a_first_done & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  
































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (/* unused */)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Repeater_3(
  input         clock,
                reset,
                io_repeat,	// src/main/scala/util/Repeater.scala:12:14
  output        io_full,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_ready,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_valid,	// src/main/scala/util/Repeater.scala:12:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_enq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  input  [4:0]  io_enq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  input  [16:0] io_enq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  input         io_enq_bits_corrupt,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_ready,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_valid,	// src/main/scala/util/Repeater.scala:12:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_param,	// src/main/scala/util/Repeater.scala:12:14
                io_deq_bits_size,	// src/main/scala/util/Repeater.scala:12:14
  output [4:0]  io_deq_bits_source,	// src/main/scala/util/Repeater.scala:12:14
  output [16:0] io_deq_bits_address,	// src/main/scala/util/Repeater.scala:12:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/util/Repeater.scala:12:14
  output        io_deq_bits_corrupt	// src/main/scala/util/Repeater.scala:12:14
);

  reg         full;	// src/main/scala/util/Repeater.scala:19:21
  reg  [2:0]  saved_opcode;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_param;	// src/main/scala/util/Repeater.scala:20:18
  reg  [2:0]  saved_size;	// src/main/scala/util/Repeater.scala:20:18
  reg  [4:0]  saved_source;	// src/main/scala/util/Repeater.scala:20:18
  reg  [16:0] saved_address;	// src/main/scala/util/Repeater.scala:20:18
  reg  [7:0]  saved_mask;	// src/main/scala/util/Repeater.scala:20:18
  reg         saved_corrupt;	// src/main/scala/util/Repeater.scala:20:18
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/util/Repeater.scala:19:21, :23:32
  wire        io_enq_ready_0 = io_deq_ready & ~full;	// src/main/scala/util/Repeater.scala:19:21, :24:{32,35}
  wire        _GEN = io_enq_ready_0 & io_enq_valid & io_repeat;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:24:32, :28:21
  always @(posedge clock) begin
    if (reset)
      full <= 1'h0;	// src/main/scala/util/Repeater.scala:19:21
    else
      full <= ~(io_deq_ready & io_deq_valid_0 & ~io_repeat) & (_GEN | full);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:19:21, :23:32, :28:{21,36,43}, :29:{21,24,36,43}
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/Repeater.scala:28:21
      saved_opcode <= io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:20:18
      saved_param <= io_enq_bits_param;	// src/main/scala/util/Repeater.scala:20:18
      saved_size <= io_enq_bits_size;	// src/main/scala/util/Repeater.scala:20:18
      saved_source <= io_enq_bits_source;	// src/main/scala/util/Repeater.scala:20:18
      saved_address <= io_enq_bits_address;	// src/main/scala/util/Repeater.scala:20:18
      saved_mask <= io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:20:18
      saved_corrupt <= io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:20:18
    end
  end // always @(posedge)
  

























 // ENABLE_INITIAL_REG_
  assign io_full = full;	// src/main/scala/util/Repeater.scala:19:21
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/Repeater.scala:24:32
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/Repeater.scala:23:32
  assign io_deq_bits_opcode = full ? saved_opcode : io_enq_bits_opcode;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_param = full ? saved_param : io_enq_bits_param;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_size = full ? saved_size : io_enq_bits_size;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_source = full ? saved_source : io_enq_bits_source;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_address = full ? saved_address : io_enq_bits_address;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_mask = full ? saved_mask : io_enq_bits_mask;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
  assign io_deq_bits_corrupt = full ? saved_corrupt : io_enq_bits_corrupt;	// src/main/scala/util/Repeater.scala:19:21, :20:18, :25:21
endmodule

module TLFragmenter_3(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [16:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [16:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _repeater_io_full;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire        _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [2:0]  _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [4:0]  _repeater_io_deq_bits_source;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [16:0] _repeater_io_deq_bits_address;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  wire [7:0]  _repeater_io_deq_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  reg  [2:0]  acknum;	// src/main/scala/tilelink/Fragmenter.scala:191:29
  reg  [2:0]  dOrig;	// src/main/scala/tilelink/Fragmenter.scala:192:24
  reg         dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30
  wire        dFirst = acknum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29, :195:29
  wire [5:0]  _dsizeOH1_T_1 = 6'h7 << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  _GEN = ~(auto_out_d_bits_source[2:0]);	// src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:49
  wire [2:0]  dFirst_size_hi = auto_out_d_bits_source[2:0] & {1'h1, _GEN[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, src/main/scala/tilelink/Fragmenter.scala:194:41, src/main/scala/util/package.scala:233:{47,49}
  wire [2:0]  _dFirst_size_T_8 =
    {1'h0, dFirst_size_hi[2:1]} | ~(_dsizeOH1_T_1[2:0]) & {_GEN[0], _dsizeOH1_T_1[2:1]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28, src/main/scala/util/package.scala:233:{47,49}, :235:{46,71,76}
  wire [2:0]  dFirst_size =
    {|dFirst_size_hi,
     |(_dFirst_size_T_8[2:1]),
     _dFirst_size_T_8[2] | _dFirst_size_T_8[0]};	// src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/util/package.scala:233:47
  wire [2:0]  nodeIn_d_bits_size = dFirst ? dFirst_size : dOrig;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :229:32
  wire [12:0] _aOrigOH1_T_1 = 13'h3F << _repeater_io_deq_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:264:30, src/main/scala/util/package.scala:235:71
  reg  [2:0]  gennum;	// src/main/scala/tilelink/Fragmenter.scala:293:29
  wire        aFirst = gennum == 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :294:29
  wire [2:0]  _old_gennum1_T_1 = gennum - 3'h1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
  wire [2:0]  aFragnum = aFirst ? ~(_aOrigOH1_T_1[5:3]) : _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:294:29, :295:{30,79}, src/main/scala/util/package.scala:235:{46,71,76}
  reg         aToggle_r;	// src/main/scala/tilelink/Fragmenter.scala:299:54
  








 // not def SYNTHESIS
  wire        _GEN_0 = auto_in_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        _GEN_1 = _GEN_0 & dFirst;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:192:24, :195:29, :210:27, :212:25, :213:19
  always @(posedge clock) begin
    if (reset) begin
      acknum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:191:29
      dToggle <= 1'h0;	// src/main/scala/tilelink/Fragmenter.scala:193:30
      gennum <= 3'h0;	// src/main/scala/tilelink/Fragmenter.scala:293:29
    end
    else begin
      if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (dFirst)	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= auto_out_d_bits_source[2:0];	// src/main/scala/tilelink/Fragmenter.scala:191:29, :194:41
        else	// src/main/scala/tilelink/Fragmenter.scala:195:29
          acknum <= acknum - 3'h1;	// src/main/scala/tilelink/Fragmenter.scala:191:29, :211:55
      end
      if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
        dToggle <= auto_out_d_bits_source[3];	// src/main/scala/tilelink/Fragmenter.scala:193:30, :214:41
      if (auto_out_a_ready & _repeater_io_deq_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Fragmenter.scala:264:30
        if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= ~(_aOrigOH1_T_1[5:3]);	// src/main/scala/tilelink/Fragmenter.scala:293:29, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Fragmenter.scala:294:29
          gennum <= _old_gennum1_T_1;	// src/main/scala/tilelink/Fragmenter.scala:293:29, :295:79
      end
    end
    if (_GEN_1)	// src/main/scala/tilelink/Fragmenter.scala:192:24, :210:27, :212:25, :213:19
      dOrig <= dFirst_size;	// src/main/scala/chisel3/util/OneHot.scala:32:10, src/main/scala/tilelink/Fragmenter.scala:192:24
    if (aFirst)	// src/main/scala/tilelink/Fragmenter.scala:294:29
      aToggle_r <= dToggle;	// src/main/scala/tilelink/Fragmenter.scala:193:30, :299:54
  end // always @(posedge)
  




















 // ENABLE_INITIAL_REG_
  TLMonitor_17 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_repeater_io_enq_ready),	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/Fragmenter.scala:229:32
    .io_in_d_bits_source  (auto_out_d_bits_source[8:4])	// src/main/scala/tilelink/Fragmenter.scala:228:47
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Repeater_3 repeater (	// src/main/scala/tilelink/Fragmenter.scala:264:30
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (|aFragnum),	// src/main/scala/tilelink/Fragmenter.scala:295:30, :304:53
    .io_full             (_repeater_io_full),
    .io_enq_ready        (_repeater_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_corrupt (auto_in_a_bits_corrupt),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (_repeater_io_deq_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (_repeater_io_deq_bits_size),
    .io_deq_bits_source  (_repeater_io_deq_bits_source),
    .io_deq_bits_address (_repeater_io_deq_bits_address),
    .io_deq_bits_mask    (_repeater_io_deq_bits_mask),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_a_ready = _repeater_io_enq_ready;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/Fragmenter.scala:229:32
  assign auto_in_d_bits_source = auto_out_d_bits_source[8:4];	// src/main/scala/tilelink/Fragmenter.scala:228:47
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_out_a_valid = _repeater_io_deq_valid;	// src/main/scala/tilelink/Fragmenter.scala:264:30
  assign auto_out_a_bits_size =
    _repeater_io_deq_bits_size[2] ? 2'h3 : _repeater_io_deq_bits_size[1:0];	// src/main/scala/tilelink/Fragmenter.scala:264:30, :287:{24,31}
  assign auto_out_a_bits_source =
    {_repeater_io_deq_bits_source, ~(aFirst ? dToggle : aToggle_r), aFragnum};	// src/main/scala/tilelink/Fragmenter.scala:193:30, :264:30, :294:29, :295:30, :299:{23,27,54}, :307:33
  assign auto_out_a_bits_address =
    {_repeater_io_deq_bits_address[16:6],
     _repeater_io_deq_bits_address[5:0] | {~(aFragnum | _aOrigOH1_T_1[5:3]), 3'h0}};	// src/main/scala/tilelink/Fragmenter.scala:264:30, :295:30, :306:{49,51,88,111}, src/main/scala/util/package.scala:235:{71,76}
  assign auto_out_a_bits_mask = _repeater_io_full ? 8'hFF : auto_in_a_bits_mask;	// src/main/scala/tilelink/Fragmenter.scala:264:30, :315:31
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

module TLInterconnectCoupler_11(
  input         clock,
                reset,
                auto_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [16:0] auto_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [16:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLFragmenter_3 fragmenter (	// src/main/scala/tilelink/Fragmenter.scala:335:34
    .clock                   (clock),
    .reset                   (reset),
    .auto_in_a_ready         (auto_tl_in_a_ready),
    .auto_in_a_valid         (auto_tl_in_a_valid),
    .auto_in_a_bits_opcode   (auto_tl_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_tl_in_a_bits_param),
    .auto_in_a_bits_size     (auto_tl_in_a_bits_size),
    .auto_in_a_bits_source   (auto_tl_in_a_bits_source),
    .auto_in_a_bits_address  (auto_tl_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_tl_in_a_bits_mask),
    .auto_in_a_bits_corrupt  (auto_tl_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_tl_in_d_ready),
    .auto_in_d_valid         (auto_tl_in_d_valid),
    .auto_in_d_bits_size     (auto_tl_in_d_bits_size),
    .auto_in_d_bits_source   (auto_tl_in_d_bits_source),
    .auto_in_d_bits_data     (auto_tl_in_d_bits_data),
    .auto_out_a_ready        (auto_fragmenter_out_a_ready),
    .auto_out_a_valid        (auto_fragmenter_out_a_valid),
    .auto_out_a_bits_opcode  (auto_fragmenter_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_fragmenter_out_a_bits_param),
    .auto_out_a_bits_size    (auto_fragmenter_out_a_bits_size),
    .auto_out_a_bits_source  (auto_fragmenter_out_a_bits_source),
    .auto_out_a_bits_address (auto_fragmenter_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_fragmenter_out_a_bits_mask),
    .auto_out_a_bits_corrupt (auto_fragmenter_out_a_bits_corrupt),
    .auto_out_d_ready        (auto_fragmenter_out_d_ready),
    .auto_out_d_valid        (auto_fragmenter_out_d_valid),
    .auto_out_d_bits_size    (auto_fragmenter_out_d_bits_size),
    .auto_out_d_bits_source  (auto_fragmenter_out_d_bits_source),
    .auto_out_d_bits_data    (auto_fragmenter_out_d_bits_data)
  );	// src/main/scala/tilelink/Fragmenter.scala:335:34
endmodule

module PeripheryBus_1(
  input         auto_coupler_to_bootrom_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bootrom_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bootrom_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_bootrom_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_coupler_to_bootrom_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [16:0] auto_coupler_to_bootrom_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_bootrom_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bootrom_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bootrom_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_bootrom_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_coupler_to_bootrom_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_bootrom_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_debug_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_debug_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_debug_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_debug_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_debug_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_coupler_to_debug_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [11:0] auto_coupler_to_debug_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_debug_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_debug_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_debug_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_debug_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_debug_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_debug_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_debug_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_coupler_to_debug_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_debug_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_clint_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_clint_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_clint_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_clint_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_clint_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_coupler_to_clint_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [25:0] auto_coupler_to_clint_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_clint_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_clint_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_clint_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_clint_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_clint_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_clint_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_clint_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_coupler_to_clint_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_clint_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_plic_fragmenter_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_plic_fragmenter_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_plic_fragmenter_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_plic_fragmenter_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coupler_to_plic_fragmenter_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_coupler_to_plic_fragmenter_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [27:0] auto_coupler_to_plic_fragmenter_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_plic_fragmenter_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_plic_fragmenter_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_plic_fragmenter_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_plic_fragmenter_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_plic_fragmenter_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_plic_fragmenter_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_plic_fragmenter_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_coupler_to_plic_fragmenter_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_plic_fragmenter_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_fixedClockNode_out_2_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fixedClockNode_out_2_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fixedClockNode_out_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_fixedClockNode_out_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bus_xing_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_bus_xing_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_bus_xing_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_bus_xing_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_bus_xing_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_bus_xing_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_bus_xing_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bus_xing_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_bus_xing_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_bus_xing_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_bus_xing_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_bus_xing_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_bus_xing_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                clock,	// src/main/scala/prci/ClockDomain.scala:17:19
                reset	// src/main/scala/prci/ClockDomain.scala:18:19
);

  wire        _coupler_to_bootrom_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_bootrom_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_bootrom_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _coupler_to_bootrom_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_bootrom_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_debug_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_debug_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_debug_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_debug_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _coupler_to_debug_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_debug_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_clint_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_clint_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_clint_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_clint_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _coupler_to_clint_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_clint_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_plic_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_plic_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_plic_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_plic_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _coupler_to_plic_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_plic_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _wrapped_error_device_auto_buffer_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _wrapped_error_device_auto_buffer_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _wrapped_error_device_auto_buffer_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [1:0]  _wrapped_error_device_auto_buffer_in_d_bits_param;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [3:0]  _wrapped_error_device_auto_buffer_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [4:0]  _wrapped_error_device_auto_buffer_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _wrapped_error_device_auto_buffer_in_d_bits_sink;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _wrapped_error_device_auto_buffer_in_d_bits_denied;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _wrapped_error_device_auto_buffer_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _wrapped_error_device_auto_buffer_in_d_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _atomics_auto_out_a_valid;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [2:0]  _atomics_auto_out_a_bits_opcode;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [2:0]  _atomics_auto_out_a_bits_param;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [3:0]  _atomics_auto_out_a_bits_size;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [4:0]  _atomics_auto_out_a_bits_source;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [27:0] _atomics_auto_out_a_bits_address;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [7:0]  _atomics_auto_out_a_bits_mask;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire [63:0] _atomics_auto_out_a_bits_data;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire        _atomics_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire        _atomics_auto_out_d_ready;	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  wire        _buffer_auto_in_a_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [4:0]  _buffer_auto_in_d_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_sink;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_denied;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _buffer_auto_in_d_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_out_a_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_out_a_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_out_a_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [4:0]  _buffer_auto_out_a_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [27:0] _buffer_auto_out_a_bits_address;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  _buffer_auto_out_a_bits_mask;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _buffer_auto_out_a_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_out_d_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _out_xbar_auto_in_a_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_in_d_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_in_d_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [1:0]  _out_xbar_auto_in_d_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [3:0]  _out_xbar_auto_in_d_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_in_d_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_in_d_bits_sink;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_in_d_bits_denied;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [63:0] _out_xbar_auto_in_d_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_in_d_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_4_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_4_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_4_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_4_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_out_4_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [16:0] _out_xbar_auto_out_4_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [7:0]  _out_xbar_auto_out_4_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_4_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_4_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_3_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_3_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_3_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_3_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_out_3_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [11:0] _out_xbar_auto_out_3_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [7:0]  _out_xbar_auto_out_3_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [63:0] _out_xbar_auto_out_3_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_3_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_3_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_2_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_2_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_2_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_2_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_out_2_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [25:0] _out_xbar_auto_out_2_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [7:0]  _out_xbar_auto_out_2_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [63:0] _out_xbar_auto_out_2_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_2_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_2_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_1_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_1_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_1_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_1_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_out_1_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [27:0] _out_xbar_auto_out_1_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [7:0]  _out_xbar_auto_out_1_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [63:0] _out_xbar_auto_out_1_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_1_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_1_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_0_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_0_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [2:0]  _out_xbar_auto_out_0_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [3:0]  _out_xbar_auto_out_0_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [4:0]  _out_xbar_auto_out_0_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [13:0] _out_xbar_auto_out_0_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire [7:0]  _out_xbar_auto_out_0_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_0_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _out_xbar_auto_out_0_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  wire        _fixer_auto_in_a_ready;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_in_d_valid;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [2:0]  _fixer_auto_in_d_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [1:0]  _fixer_auto_in_d_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [3:0]  _fixer_auto_in_d_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [4:0]  _fixer_auto_in_d_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_in_d_bits_sink;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_in_d_bits_denied;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [63:0] _fixer_auto_in_d_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_in_d_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [2:0]  _fixer_auto_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [3:0]  _fixer_auto_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [4:0]  _fixer_auto_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [27:0] _fixer_auto_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [7:0]  _fixer_auto_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire [63:0] _fixer_auto_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixer_auto_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  wire        _fixedClockNode_auto_out_0_clock;	// src/main/scala/prci/ClockGroup.scala:110:107
  wire        _fixedClockNode_auto_out_0_reset;	// src/main/scala/prci/ClockGroup.scala:110:107
  FixedClockBroadcast_3 fixedClockNode (	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_clock    (auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock),
    .auto_in_reset    (auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset),
    .auto_out_3_clock (auto_fixedClockNode_out_2_clock),
    .auto_out_3_reset (auto_fixedClockNode_out_2_reset),
    .auto_out_1_clock (auto_fixedClockNode_out_0_clock),
    .auto_out_1_reset (auto_fixedClockNode_out_0_reset),
    .auto_out_0_clock (_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fixedClockNode_auto_out_0_reset)
  );	// src/main/scala/prci/ClockGroup.scala:110:107
  TLFIFOFixer_3 fixer (	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .clock                   (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                   (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_a_ready         (_fixer_auto_in_a_ready),
    .auto_in_a_valid         (_buffer_auto_out_a_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_opcode   (_buffer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_param    (_buffer_auto_out_a_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_size     (_buffer_auto_out_a_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_source   (_buffer_auto_out_a_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_address  (_buffer_auto_out_a_bits_address),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_mask     (_buffer_auto_out_a_bits_mask),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_data     (_buffer_auto_out_a_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_a_bits_corrupt  (_buffer_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_d_ready         (_buffer_auto_out_d_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_in_d_valid         (_fixer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_fixer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_fixer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_fixer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_fixer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_fixer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_fixer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_fixer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_fixer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_out_xbar_auto_in_a_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_a_valid        (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_fixer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fixer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_fixer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_fixer_auto_out_d_ready),
    .auto_out_d_valid        (_out_xbar_auto_in_d_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_opcode  (_out_xbar_auto_in_d_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_param   (_out_xbar_auto_in_d_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_size    (_out_xbar_auto_in_d_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_source  (_out_xbar_auto_in_d_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_sink    (_out_xbar_auto_in_d_bits_sink),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_denied  (_out_xbar_auto_in_d_bits_denied),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_data    (_out_xbar_auto_in_d_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_out_d_bits_corrupt (_out_xbar_auto_in_d_bits_corrupt)	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  );	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  TLXbar_5 out_xbar (	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .clock                     (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                     (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_a_ready           (_out_xbar_auto_in_a_ready),
    .auto_in_a_valid           (_fixer_auto_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_opcode     (_fixer_auto_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_param      (_fixer_auto_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_size       (_fixer_auto_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_source     (_fixer_auto_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_address    (_fixer_auto_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_mask       (_fixer_auto_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_data       (_fixer_auto_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_a_bits_corrupt    (_fixer_auto_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_d_ready           (_fixer_auto_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_in_d_valid           (_out_xbar_auto_in_d_valid),
    .auto_in_d_bits_opcode     (_out_xbar_auto_in_d_bits_opcode),
    .auto_in_d_bits_param      (_out_xbar_auto_in_d_bits_param),
    .auto_in_d_bits_size       (_out_xbar_auto_in_d_bits_size),
    .auto_in_d_bits_source     (_out_xbar_auto_in_d_bits_source),
    .auto_in_d_bits_sink       (_out_xbar_auto_in_d_bits_sink),
    .auto_in_d_bits_denied     (_out_xbar_auto_in_d_bits_denied),
    .auto_in_d_bits_data       (_out_xbar_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt    (_out_xbar_auto_in_d_bits_corrupt),
    .auto_out_4_a_ready        (_coupler_to_bootrom_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_4_a_valid        (_out_xbar_auto_out_4_a_valid),
    .auto_out_4_a_bits_opcode  (_out_xbar_auto_out_4_a_bits_opcode),
    .auto_out_4_a_bits_param   (_out_xbar_auto_out_4_a_bits_param),
    .auto_out_4_a_bits_size    (_out_xbar_auto_out_4_a_bits_size),
    .auto_out_4_a_bits_source  (_out_xbar_auto_out_4_a_bits_source),
    .auto_out_4_a_bits_address (_out_xbar_auto_out_4_a_bits_address),
    .auto_out_4_a_bits_mask    (_out_xbar_auto_out_4_a_bits_mask),
    .auto_out_4_a_bits_corrupt (_out_xbar_auto_out_4_a_bits_corrupt),
    .auto_out_4_d_ready        (_out_xbar_auto_out_4_d_ready),
    .auto_out_4_d_valid        (_coupler_to_bootrom_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_4_d_bits_size    (_coupler_to_bootrom_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_4_d_bits_source  (_coupler_to_bootrom_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_4_d_bits_data    (_coupler_to_bootrom_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_a_ready        (_coupler_to_debug_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_a_valid        (_out_xbar_auto_out_3_a_valid),
    .auto_out_3_a_bits_opcode  (_out_xbar_auto_out_3_a_bits_opcode),
    .auto_out_3_a_bits_param   (_out_xbar_auto_out_3_a_bits_param),
    .auto_out_3_a_bits_size    (_out_xbar_auto_out_3_a_bits_size),
    .auto_out_3_a_bits_source  (_out_xbar_auto_out_3_a_bits_source),
    .auto_out_3_a_bits_address (_out_xbar_auto_out_3_a_bits_address),
    .auto_out_3_a_bits_mask    (_out_xbar_auto_out_3_a_bits_mask),
    .auto_out_3_a_bits_data    (_out_xbar_auto_out_3_a_bits_data),
    .auto_out_3_a_bits_corrupt (_out_xbar_auto_out_3_a_bits_corrupt),
    .auto_out_3_d_ready        (_out_xbar_auto_out_3_d_ready),
    .auto_out_3_d_valid        (_coupler_to_debug_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_d_bits_opcode  (_coupler_to_debug_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_d_bits_size    (_coupler_to_debug_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_d_bits_source  (_coupler_to_debug_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_3_d_bits_data    (_coupler_to_debug_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_a_ready        (_coupler_to_clint_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_a_valid        (_out_xbar_auto_out_2_a_valid),
    .auto_out_2_a_bits_opcode  (_out_xbar_auto_out_2_a_bits_opcode),
    .auto_out_2_a_bits_param   (_out_xbar_auto_out_2_a_bits_param),
    .auto_out_2_a_bits_size    (_out_xbar_auto_out_2_a_bits_size),
    .auto_out_2_a_bits_source  (_out_xbar_auto_out_2_a_bits_source),
    .auto_out_2_a_bits_address (_out_xbar_auto_out_2_a_bits_address),
    .auto_out_2_a_bits_mask    (_out_xbar_auto_out_2_a_bits_mask),
    .auto_out_2_a_bits_data    (_out_xbar_auto_out_2_a_bits_data),
    .auto_out_2_a_bits_corrupt (_out_xbar_auto_out_2_a_bits_corrupt),
    .auto_out_2_d_ready        (_out_xbar_auto_out_2_d_ready),
    .auto_out_2_d_valid        (_coupler_to_clint_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_opcode  (_coupler_to_clint_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_size    (_coupler_to_clint_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_source  (_coupler_to_clint_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_2_d_bits_data    (_coupler_to_clint_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_a_ready        (_coupler_to_plic_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_a_valid        (_out_xbar_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_out_xbar_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_param   (_out_xbar_auto_out_1_a_bits_param),
    .auto_out_1_a_bits_size    (_out_xbar_auto_out_1_a_bits_size),
    .auto_out_1_a_bits_source  (_out_xbar_auto_out_1_a_bits_source),
    .auto_out_1_a_bits_address (_out_xbar_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_mask    (_out_xbar_auto_out_1_a_bits_mask),
    .auto_out_1_a_bits_data    (_out_xbar_auto_out_1_a_bits_data),
    .auto_out_1_a_bits_corrupt (_out_xbar_auto_out_1_a_bits_corrupt),
    .auto_out_1_d_ready        (_out_xbar_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_coupler_to_plic_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_d_bits_opcode  (_coupler_to_plic_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_d_bits_size    (_coupler_to_plic_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_d_bits_source  (_coupler_to_plic_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_1_d_bits_data    (_coupler_to_plic_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_a_ready        (_wrapped_error_device_auto_buffer_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_a_valid        (_out_xbar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_out_xbar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_param   (_out_xbar_auto_out_0_a_bits_param),
    .auto_out_0_a_bits_size    (_out_xbar_auto_out_0_a_bits_size),
    .auto_out_0_a_bits_source  (_out_xbar_auto_out_0_a_bits_source),
    .auto_out_0_a_bits_address (_out_xbar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_mask    (_out_xbar_auto_out_0_a_bits_mask),
    .auto_out_0_a_bits_corrupt (_out_xbar_auto_out_0_a_bits_corrupt),
    .auto_out_0_d_ready        (_out_xbar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_wrapped_error_device_auto_buffer_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_opcode  (_wrapped_error_device_auto_buffer_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_param   (_wrapped_error_device_auto_buffer_in_d_bits_param),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_size    (_wrapped_error_device_auto_buffer_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_source  (_wrapped_error_device_auto_buffer_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_sink    (_wrapped_error_device_auto_buffer_in_d_bits_sink),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_denied  (_wrapped_error_device_auto_buffer_in_d_bits_denied),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_data    (_wrapped_error_device_auto_buffer_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_0_d_bits_corrupt (_wrapped_error_device_auto_buffer_in_d_bits_corrupt)	// src/main/scala/diplomacy/LazyModule.scala:501:27
  );	// src/main/scala/subsystem/PeripheryBus.scala:50:30
  TLBuffer_4 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                   (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                   (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_atomics_auto_out_a_valid),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_opcode   (_atomics_auto_out_a_bits_opcode),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_param    (_atomics_auto_out_a_bits_param),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_size     (_atomics_auto_out_a_bits_size),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_source   (_atomics_auto_out_a_bits_source),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_address  (_atomics_auto_out_a_bits_address),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_mask     (_atomics_auto_out_a_bits_mask),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_data     (_atomics_auto_out_a_bits_data),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_a_bits_corrupt  (_atomics_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_d_ready         (_atomics_auto_out_d_ready),	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_fixer_auto_in_a_ready),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_a_valid        (_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_fixer_auto_in_d_valid),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_opcode  (_fixer_auto_in_d_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_param   (_fixer_auto_in_d_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_size    (_fixer_auto_in_d_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_source  (_fixer_auto_in_d_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_sink    (_fixer_auto_in_d_bits_sink),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_denied  (_fixer_auto_in_d_bits_denied),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_data    (_fixer_auto_in_d_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:47:33
    .auto_out_d_bits_corrupt (_fixer_auto_in_d_bits_corrupt)	// src/main/scala/subsystem/PeripheryBus.scala:47:33
  );	// src/main/scala/tilelink/Buffer.scala:69:28
  TLAtomicAutomata_1 atomics (	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
    .clock                   (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                   (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_in_a_ready         (auto_bus_xing_in_a_ready),
    .auto_in_a_valid         (auto_bus_xing_in_a_valid),
    .auto_in_a_bits_opcode   (auto_bus_xing_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_bus_xing_in_a_bits_param),
    .auto_in_a_bits_size     (auto_bus_xing_in_a_bits_size),
    .auto_in_a_bits_source   (auto_bus_xing_in_a_bits_source),
    .auto_in_a_bits_address  (auto_bus_xing_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_bus_xing_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_bus_xing_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_bus_xing_in_a_bits_corrupt),
    .auto_in_d_ready         (auto_bus_xing_in_d_ready),
    .auto_in_d_valid         (auto_bus_xing_in_d_valid),
    .auto_in_d_bits_opcode   (auto_bus_xing_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_bus_xing_in_d_bits_param),
    .auto_in_d_bits_size     (auto_bus_xing_in_d_bits_size),
    .auto_in_d_bits_source   (auto_bus_xing_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_bus_xing_in_d_bits_sink),
    .auto_in_d_bits_denied   (auto_bus_xing_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_bus_xing_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_bus_xing_in_d_bits_corrupt),
    .auto_out_a_ready        (_buffer_auto_in_a_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_a_valid        (_atomics_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_atomics_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_atomics_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_atomics_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_atomics_auto_out_a_bits_source),
    .auto_out_a_bits_address (_atomics_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_atomics_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_atomics_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_atomics_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_atomics_auto_out_d_ready),
    .auto_out_d_valid        (_buffer_auto_in_d_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/Buffer.scala:69:28
  );	// src/main/scala/tilelink/AtomicAutomata.scala:285:29
  ErrorDeviceWrapper wrapped_error_device (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                         (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                         (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_buffer_in_a_ready        (_wrapped_error_device_auto_buffer_in_a_ready),
    .auto_buffer_in_a_valid        (_out_xbar_auto_out_0_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_opcode  (_out_xbar_auto_out_0_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_param   (_out_xbar_auto_out_0_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_size    (_out_xbar_auto_out_0_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_source  (_out_xbar_auto_out_0_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_address (_out_xbar_auto_out_0_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_mask    (_out_xbar_auto_out_0_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_a_bits_corrupt (_out_xbar_auto_out_0_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_d_ready        (_out_xbar_auto_out_0_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_buffer_in_d_valid        (_wrapped_error_device_auto_buffer_in_d_valid),
    .auto_buffer_in_d_bits_opcode  (_wrapped_error_device_auto_buffer_in_d_bits_opcode),
    .auto_buffer_in_d_bits_param   (_wrapped_error_device_auto_buffer_in_d_bits_param),
    .auto_buffer_in_d_bits_size    (_wrapped_error_device_auto_buffer_in_d_bits_size),
    .auto_buffer_in_d_bits_source  (_wrapped_error_device_auto_buffer_in_d_bits_source),
    .auto_buffer_in_d_bits_sink    (_wrapped_error_device_auto_buffer_in_d_bits_sink),
    .auto_buffer_in_d_bits_denied  (_wrapped_error_device_auto_buffer_in_d_bits_denied),
    .auto_buffer_in_d_bits_data    (_wrapped_error_device_auto_buffer_in_d_bits_data),
    .auto_buffer_in_d_bits_corrupt (_wrapped_error_device_auto_buffer_in_d_bits_corrupt)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  TLInterconnectCoupler_7 coupler_to_plic (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                              (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                              (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_fragmenter_out_a_ready        (auto_coupler_to_plic_fragmenter_out_a_ready),
    .auto_fragmenter_out_a_valid        (auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_fragmenter_out_a_bits_opcode
      (auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_fragmenter_out_a_bits_param
      (auto_coupler_to_plic_fragmenter_out_a_bits_param),
    .auto_fragmenter_out_a_bits_size    (auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_fragmenter_out_a_bits_source
      (auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_fragmenter_out_a_bits_address
      (auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_fragmenter_out_a_bits_mask    (auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_fragmenter_out_a_bits_data    (auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_fragmenter_out_a_bits_corrupt
      (auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),
    .auto_fragmenter_out_d_ready        (auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_fragmenter_out_d_valid        (auto_coupler_to_plic_fragmenter_out_d_valid),
    .auto_fragmenter_out_d_bits_opcode
      (auto_coupler_to_plic_fragmenter_out_d_bits_opcode),
    .auto_fragmenter_out_d_bits_size    (auto_coupler_to_plic_fragmenter_out_d_bits_size),
    .auto_fragmenter_out_d_bits_source
      (auto_coupler_to_plic_fragmenter_out_d_bits_source),
    .auto_fragmenter_out_d_bits_data    (auto_coupler_to_plic_fragmenter_out_d_bits_data),
    .auto_tl_in_a_ready                 (_coupler_to_plic_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                 (_out_xbar_auto_out_1_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_opcode           (_out_xbar_auto_out_1_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_param            (_out_xbar_auto_out_1_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_size             (_out_xbar_auto_out_1_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_source           (_out_xbar_auto_out_1_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_address          (_out_xbar_auto_out_1_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_mask             (_out_xbar_auto_out_1_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_data             (_out_xbar_auto_out_1_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_corrupt          (_out_xbar_auto_out_1_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_ready                 (_out_xbar_auto_out_1_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_valid                 (_coupler_to_plic_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode           (_coupler_to_plic_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size             (_coupler_to_plic_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source           (_coupler_to_plic_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data             (_coupler_to_plic_auto_tl_in_d_bits_data)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  TLInterconnectCoupler_8 coupler_to_clint (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                              (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                              (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_fragmenter_out_a_ready        (auto_coupler_to_clint_fragmenter_out_a_ready),
    .auto_fragmenter_out_a_valid        (auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_fragmenter_out_a_bits_opcode
      (auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_fragmenter_out_a_bits_param
      (auto_coupler_to_clint_fragmenter_out_a_bits_param),
    .auto_fragmenter_out_a_bits_size
      (auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_fragmenter_out_a_bits_source
      (auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_fragmenter_out_a_bits_address
      (auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_fragmenter_out_a_bits_mask
      (auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_fragmenter_out_a_bits_data
      (auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_fragmenter_out_a_bits_corrupt
      (auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),
    .auto_fragmenter_out_d_ready        (auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_fragmenter_out_d_valid        (auto_coupler_to_clint_fragmenter_out_d_valid),
    .auto_fragmenter_out_d_bits_opcode
      (auto_coupler_to_clint_fragmenter_out_d_bits_opcode),
    .auto_fragmenter_out_d_bits_size
      (auto_coupler_to_clint_fragmenter_out_d_bits_size),
    .auto_fragmenter_out_d_bits_source
      (auto_coupler_to_clint_fragmenter_out_d_bits_source),
    .auto_fragmenter_out_d_bits_data
      (auto_coupler_to_clint_fragmenter_out_d_bits_data),
    .auto_tl_in_a_ready                 (_coupler_to_clint_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                 (_out_xbar_auto_out_2_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_opcode           (_out_xbar_auto_out_2_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_param            (_out_xbar_auto_out_2_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_size             (_out_xbar_auto_out_2_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_source           (_out_xbar_auto_out_2_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_address          (_out_xbar_auto_out_2_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_mask             (_out_xbar_auto_out_2_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_data             (_out_xbar_auto_out_2_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_corrupt          (_out_xbar_auto_out_2_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_ready                 (_out_xbar_auto_out_2_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_valid                 (_coupler_to_clint_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode           (_coupler_to_clint_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size             (_coupler_to_clint_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source           (_coupler_to_clint_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data             (_coupler_to_clint_auto_tl_in_d_bits_data)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  TLInterconnectCoupler_10 coupler_to_debug (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                              (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                              (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_fragmenter_out_a_ready        (auto_coupler_to_debug_fragmenter_out_a_ready),
    .auto_fragmenter_out_a_valid        (auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_fragmenter_out_a_bits_opcode
      (auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_fragmenter_out_a_bits_param
      (auto_coupler_to_debug_fragmenter_out_a_bits_param),
    .auto_fragmenter_out_a_bits_size
      (auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_fragmenter_out_a_bits_source
      (auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_fragmenter_out_a_bits_address
      (auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_fragmenter_out_a_bits_mask
      (auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_fragmenter_out_a_bits_data
      (auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_fragmenter_out_a_bits_corrupt
      (auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),
    .auto_fragmenter_out_d_ready        (auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_fragmenter_out_d_valid        (auto_coupler_to_debug_fragmenter_out_d_valid),
    .auto_fragmenter_out_d_bits_opcode
      (auto_coupler_to_debug_fragmenter_out_d_bits_opcode),
    .auto_fragmenter_out_d_bits_size
      (auto_coupler_to_debug_fragmenter_out_d_bits_size),
    .auto_fragmenter_out_d_bits_source
      (auto_coupler_to_debug_fragmenter_out_d_bits_source),
    .auto_fragmenter_out_d_bits_data
      (auto_coupler_to_debug_fragmenter_out_d_bits_data),
    .auto_tl_in_a_ready                 (_coupler_to_debug_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                 (_out_xbar_auto_out_3_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_opcode           (_out_xbar_auto_out_3_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_param            (_out_xbar_auto_out_3_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_size             (_out_xbar_auto_out_3_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_source           (_out_xbar_auto_out_3_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_address          (_out_xbar_auto_out_3_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_mask             (_out_xbar_auto_out_3_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_data             (_out_xbar_auto_out_3_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_corrupt          (_out_xbar_auto_out_3_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_ready                 (_out_xbar_auto_out_3_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_valid                 (_coupler_to_debug_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode           (_coupler_to_debug_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size             (_coupler_to_debug_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source           (_coupler_to_debug_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data             (_coupler_to_debug_auto_tl_in_d_bits_data)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  TLInterconnectCoupler_11 coupler_to_bootrom (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock                              (_fixedClockNode_auto_out_0_clock),	// src/main/scala/prci/ClockGroup.scala:110:107
    .reset                              (_fixedClockNode_auto_out_0_reset),	// src/main/scala/prci/ClockGroup.scala:110:107
    .auto_fragmenter_out_a_ready        (auto_coupler_to_bootrom_fragmenter_out_a_ready),
    .auto_fragmenter_out_a_valid        (auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_fragmenter_out_a_bits_opcode
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),
    .auto_fragmenter_out_a_bits_param
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_param),
    .auto_fragmenter_out_a_bits_size
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_fragmenter_out_a_bits_source
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_fragmenter_out_a_bits_address
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_fragmenter_out_a_bits_mask
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),
    .auto_fragmenter_out_a_bits_corrupt
      (auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),
    .auto_fragmenter_out_d_ready        (auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_fragmenter_out_d_valid        (auto_coupler_to_bootrom_fragmenter_out_d_valid),
    .auto_fragmenter_out_d_bits_size
      (auto_coupler_to_bootrom_fragmenter_out_d_bits_size),
    .auto_fragmenter_out_d_bits_source
      (auto_coupler_to_bootrom_fragmenter_out_d_bits_source),
    .auto_fragmenter_out_d_bits_data
      (auto_coupler_to_bootrom_fragmenter_out_d_bits_data),
    .auto_tl_in_a_ready                 (_coupler_to_bootrom_auto_tl_in_a_ready),
    .auto_tl_in_a_valid                 (_out_xbar_auto_out_4_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_opcode           (_out_xbar_auto_out_4_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_param            (_out_xbar_auto_out_4_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_size             (_out_xbar_auto_out_4_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_source           (_out_xbar_auto_out_4_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_address          (_out_xbar_auto_out_4_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_mask             (_out_xbar_auto_out_4_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_a_bits_corrupt          (_out_xbar_auto_out_4_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_ready                 (_out_xbar_auto_out_4_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:50:30
    .auto_tl_in_d_valid                 (_coupler_to_bootrom_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_size             (_coupler_to_bootrom_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source           (_coupler_to_bootrom_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data             (_coupler_to_bootrom_auto_tl_in_d_bits_data)
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  assign auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock =
    auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_clock;
  assign auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset =
    auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_reset;
  assign clock = _fixedClockNode_auto_out_0_clock;	// src/main/scala/prci/ClockGroup.scala:110:107
  assign reset = _fixedClockNode_auto_out_0_reset;	// src/main/scala/prci/ClockGroup.scala:110:107
endmodule

module TLMonitor_18(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]   _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire          _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]    a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [6:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]    d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [6:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg           denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [127:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [511:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [511:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]    a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]    d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [511:0]  _GEN_0 = {503'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [511:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [127:0]  _GEN_1 = {121'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire          _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [127:0]  _GEN_3 = {121'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [127:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [511:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]    d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  














































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]   _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _GEN_32 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_1 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_5 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_9 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [1026:0] _GEN_33 = {1018'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [1038:0] _GEN_34 = {1030'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1038:0] _d_opcodes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1026:0] _a_opcodes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [1038:0] _d_sizes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [1026:0] _a_sizes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [1038:0] _d_sizes_clr_T_11 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_35 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_36 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_2 ? 128'h1 << _GEN_1 : 128'h0))
        & ~(_GEN_35 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_opcodes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_sizes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_36 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_36 ? _d_sizes_clr_T_11[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLFIFOFixer_4(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLMonitor_18 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_out_a_ready),
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_out_a_ready;
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_in_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_out_a_valid = auto_in_a_valid;
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_param = auto_in_a_bits_param;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

module TLMonitor_19(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]   _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire          _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]    a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [6:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]    d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [6:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg           denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [127:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [511:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [511:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]    a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]    d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [511:0]  _GEN_0 = {503'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [511:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [127:0]  _GEN_1 = {121'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire          _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [127:0]  _GEN_3 = {121'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [127:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [511:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]    d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  














































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]   _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _GEN_32 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_1 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_5 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_9 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [1026:0] _GEN_33 = {1018'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [1038:0] _GEN_34 = {1030'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1038:0] _d_opcodes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1026:0] _a_opcodes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [1038:0] _d_sizes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [1026:0] _a_sizes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [1038:0] _d_sizes_clr_T_11 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_35 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_36 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_2 ? 128'h1 << _GEN_1 : 128'h0))
        & ~(_GEN_35 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_opcodes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_sizes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_36 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_36 ? _d_sizes_clr_T_11[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module ProbePicker(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLMonitor_19 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_out_a_ready),
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_out_a_ready;
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_in_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_out_a_valid = auto_in_a_valid;
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_param = auto_in_a_bits_param;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

// VCS coverage exclude_file
module ram_8x14(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [13:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [13:0] W0_data
);

  reg [13:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  










 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 14'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_40(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [6:0] io_enq_bits_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0] io_enq_bits_extra_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [6:0] io_deq_bits_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0] io_deq_bits_extra_id	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [13:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire        do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_8x14 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_extra_id, io_enq_bits_tl_state_source, io_enq_bits_tl_state_size})	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_tl_state_size = _ram_ext_R0_data[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_tl_state_source = _ram_ext_R0_data[10:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_extra_id = _ram_ext_R0_data[13:11];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module AXI4UserYanker_2(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _Queue_31_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_31_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_31_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_31_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_31_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_30_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_30_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_30_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_30_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_30_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_29_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_29_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_29_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_29_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_29_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_28_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_28_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_28_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_28_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_28_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_27_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_27_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_27_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_27_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_27_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_26_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_26_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_26_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_26_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_26_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_25_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_25_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_25_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_25_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_25_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_24_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_24_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_24_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_24_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_24_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_23_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_23_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_23_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_23_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_23_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_22_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_22_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_22_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_22_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_22_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_21_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_21_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_21_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_21_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_21_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_20_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_20_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_20_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_20_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_20_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_19_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_19_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_19_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_19_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_19_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_18_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_18_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_18_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_18_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_18_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_17_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_17_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_17_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_17_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_17_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_16_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_16_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_16_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_16_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_16_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_15_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_15_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_15_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_15_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_15_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_14_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_14_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_14_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_14_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_14_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_13_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_13_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_13_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_13_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_13_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_12_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_12_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_12_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_12_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_12_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_11_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_11_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_11_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_11_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_11_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_10_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_10_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_10_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_10_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_10_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_9_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_9_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_9_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_9_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_9_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_8_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_8_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_8_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_8_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_8_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_7_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_7_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_7_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_7_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_7_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_6_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_6_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_6_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_6_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_6_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_5_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_5_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_5_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_5_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_5_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_4_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_4_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_4_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_4_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_4_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_3_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_3_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_3_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_2_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_2_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_2_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_1_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_1_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_1_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire       _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [3:0] _Queue_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [6:0] _Queue_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  wire [2:0] _Queue_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  reg        casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:57:36
    casez (auto_in_ar_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:57:36
      4'b0000:
        casez_tmp = _Queue_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0001:
        casez_tmp = _Queue_1_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0010:
        casez_tmp = _Queue_2_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0011:
        casez_tmp = _Queue_3_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0100:
        casez_tmp = _Queue_4_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0101:
        casez_tmp = _Queue_5_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0110:
        casez_tmp = _Queue_6_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b0111:
        casez_tmp = _Queue_7_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1000:
        casez_tmp = _Queue_8_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1001:
        casez_tmp = _Queue_9_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1010:
        casez_tmp = _Queue_10_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1011:
        casez_tmp = _Queue_11_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1100:
        casez_tmp = _Queue_12_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1101:
        casez_tmp = _Queue_13_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      4'b1110:
        casez_tmp = _Queue_14_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
      default:
        casez_tmp = _Queue_15_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :57:36
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  end // always @(*)
  reg        casez_tmp_0;	// src/main/scala/amba/axi4/UserYanker.scala:66:28
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:66:28
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:66:28
      4'b0000:
        casez_tmp_0 = _Queue_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0001:
        casez_tmp_0 = _Queue_1_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0010:
        casez_tmp_0 = _Queue_2_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0011:
        casez_tmp_0 = _Queue_3_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0100:
        casez_tmp_0 = _Queue_4_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0101:
        casez_tmp_0 = _Queue_5_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0110:
        casez_tmp_0 = _Queue_6_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b0111:
        casez_tmp_0 = _Queue_7_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1000:
        casez_tmp_0 = _Queue_8_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1001:
        casez_tmp_0 = _Queue_9_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1010:
        casez_tmp_0 = _Queue_10_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1011:
        casez_tmp_0 = _Queue_11_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1100:
        casez_tmp_0 = _Queue_12_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1101:
        casez_tmp_0 = _Queue_13_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      4'b1110:
        casez_tmp_0 = _Queue_14_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
      default:
        casez_tmp_0 = _Queue_15_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :66:28
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:66:28
  end // always @(*)
  reg  [3:0] casez_tmp_1;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0000:
        casez_tmp_1 = _Queue_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0001:
        casez_tmp_1 = _Queue_1_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0010:
        casez_tmp_1 = _Queue_2_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0011:
        casez_tmp_1 = _Queue_3_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0100:
        casez_tmp_1 = _Queue_4_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0101:
        casez_tmp_1 = _Queue_5_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0110:
        casez_tmp_1 = _Queue_6_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0111:
        casez_tmp_1 = _Queue_7_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1000:
        casez_tmp_1 = _Queue_8_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1001:
        casez_tmp_1 = _Queue_9_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1010:
        casez_tmp_1 = _Queue_10_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1011:
        casez_tmp_1 = _Queue_11_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1100:
        casez_tmp_1 = _Queue_12_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1101:
        casez_tmp_1 = _Queue_13_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1110:
        casez_tmp_1 = _Queue_14_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      default:
        casez_tmp_1 = _Queue_15_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  end // always @(*)
  reg  [6:0] casez_tmp_2;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0000:
        casez_tmp_2 = _Queue_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0001:
        casez_tmp_2 = _Queue_1_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0010:
        casez_tmp_2 = _Queue_2_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0011:
        casez_tmp_2 = _Queue_3_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0100:
        casez_tmp_2 = _Queue_4_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0101:
        casez_tmp_2 = _Queue_5_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0110:
        casez_tmp_2 = _Queue_6_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0111:
        casez_tmp_2 = _Queue_7_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1000:
        casez_tmp_2 = _Queue_8_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1001:
        casez_tmp_2 = _Queue_9_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1010:
        casez_tmp_2 = _Queue_10_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1011:
        casez_tmp_2 = _Queue_11_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1100:
        casez_tmp_2 = _Queue_12_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1101:
        casez_tmp_2 = _Queue_13_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1110:
        casez_tmp_2 = _Queue_14_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      default:
        casez_tmp_2 = _Queue_15_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  end // always @(*)
  reg  [2:0] casez_tmp_3;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:70:22
    casez (auto_out_r_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:70:22
      4'b0000:
        casez_tmp_3 = _Queue_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0001:
        casez_tmp_3 = _Queue_1_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0010:
        casez_tmp_3 = _Queue_2_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0011:
        casez_tmp_3 = _Queue_3_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0100:
        casez_tmp_3 = _Queue_4_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0101:
        casez_tmp_3 = _Queue_5_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0110:
        casez_tmp_3 = _Queue_6_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b0111:
        casez_tmp_3 = _Queue_7_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1000:
        casez_tmp_3 = _Queue_8_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1001:
        casez_tmp_3 = _Queue_9_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1010:
        casez_tmp_3 = _Queue_10_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1011:
        casez_tmp_3 = _Queue_11_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1100:
        casez_tmp_3 = _Queue_12_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1101:
        casez_tmp_3 = _Queue_13_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      4'b1110:
        casez_tmp_3 = _Queue_14_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
      default:
        casez_tmp_3 = _Queue_15_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :70:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  end // always @(*)
  wire       _GEN = auto_out_r_valid & auto_in_r_ready;	// src/main/scala/amba/axi4/UserYanker.scala:75:37
  wire       _GEN_0 = auto_in_ar_valid & auto_out_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:78:37
  reg        casez_tmp_4;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:86:36
    casez (auto_in_aw_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:86:36
      4'b0000:
        casez_tmp_4 = _Queue_16_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0001:
        casez_tmp_4 = _Queue_17_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0010:
        casez_tmp_4 = _Queue_18_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0011:
        casez_tmp_4 = _Queue_19_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0100:
        casez_tmp_4 = _Queue_20_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0101:
        casez_tmp_4 = _Queue_21_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0110:
        casez_tmp_4 = _Queue_22_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b0111:
        casez_tmp_4 = _Queue_23_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1000:
        casez_tmp_4 = _Queue_24_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1001:
        casez_tmp_4 = _Queue_25_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1010:
        casez_tmp_4 = _Queue_26_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1011:
        casez_tmp_4 = _Queue_27_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1100:
        casez_tmp_4 = _Queue_28_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1101:
        casez_tmp_4 = _Queue_29_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      4'b1110:
        casez_tmp_4 = _Queue_30_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
      default:
        casez_tmp_4 = _Queue_31_io_enq_ready;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :86:36
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  end // always @(*)
  reg        casez_tmp_5;	// src/main/scala/amba/axi4/UserYanker.scala:95:28
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:95:28
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:95:28
      4'b0000:
        casez_tmp_5 = _Queue_16_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0001:
        casez_tmp_5 = _Queue_17_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0010:
        casez_tmp_5 = _Queue_18_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0011:
        casez_tmp_5 = _Queue_19_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0100:
        casez_tmp_5 = _Queue_20_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0101:
        casez_tmp_5 = _Queue_21_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0110:
        casez_tmp_5 = _Queue_22_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b0111:
        casez_tmp_5 = _Queue_23_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1000:
        casez_tmp_5 = _Queue_24_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1001:
        casez_tmp_5 = _Queue_25_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1010:
        casez_tmp_5 = _Queue_26_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1011:
        casez_tmp_5 = _Queue_27_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1100:
        casez_tmp_5 = _Queue_28_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1101:
        casez_tmp_5 = _Queue_29_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      4'b1110:
        casez_tmp_5 = _Queue_30_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
      default:
        casez_tmp_5 = _Queue_31_io_deq_valid;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :95:28
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:95:28
  end // always @(*)
  














 // not def SYNTHESIS
  reg  [3:0] casez_tmp_6;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0000:
        casez_tmp_6 = _Queue_16_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0001:
        casez_tmp_6 = _Queue_17_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0010:
        casez_tmp_6 = _Queue_18_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0011:
        casez_tmp_6 = _Queue_19_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0100:
        casez_tmp_6 = _Queue_20_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0101:
        casez_tmp_6 = _Queue_21_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0110:
        casez_tmp_6 = _Queue_22_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0111:
        casez_tmp_6 = _Queue_23_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1000:
        casez_tmp_6 = _Queue_24_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1001:
        casez_tmp_6 = _Queue_25_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1010:
        casez_tmp_6 = _Queue_26_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1011:
        casez_tmp_6 = _Queue_27_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1100:
        casez_tmp_6 = _Queue_28_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1101:
        casez_tmp_6 = _Queue_29_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1110:
        casez_tmp_6 = _Queue_30_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      default:
        casez_tmp_6 = _Queue_31_io_deq_bits_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  end // always @(*)
  reg  [6:0] casez_tmp_7;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0000:
        casez_tmp_7 = _Queue_16_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0001:
        casez_tmp_7 = _Queue_17_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0010:
        casez_tmp_7 = _Queue_18_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0011:
        casez_tmp_7 = _Queue_19_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0100:
        casez_tmp_7 = _Queue_20_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0101:
        casez_tmp_7 = _Queue_21_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0110:
        casez_tmp_7 = _Queue_22_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0111:
        casez_tmp_7 = _Queue_23_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1000:
        casez_tmp_7 = _Queue_24_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1001:
        casez_tmp_7 = _Queue_25_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1010:
        casez_tmp_7 = _Queue_26_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1011:
        casez_tmp_7 = _Queue_27_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1100:
        casez_tmp_7 = _Queue_28_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1101:
        casez_tmp_7 = _Queue_29_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1110:
        casez_tmp_7 = _Queue_30_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      default:
        casez_tmp_7 = _Queue_31_io_deq_bits_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  end // always @(*)
  reg  [2:0] casez_tmp_8;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  always @(*) begin	// src/main/scala/amba/axi4/UserYanker.scala:99:22
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/UserYanker.scala:99:22
      4'b0000:
        casez_tmp_8 = _Queue_16_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0001:
        casez_tmp_8 = _Queue_17_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0010:
        casez_tmp_8 = _Queue_18_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0011:
        casez_tmp_8 = _Queue_19_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0100:
        casez_tmp_8 = _Queue_20_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0101:
        casez_tmp_8 = _Queue_21_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0110:
        casez_tmp_8 = _Queue_22_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b0111:
        casez_tmp_8 = _Queue_23_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1000:
        casez_tmp_8 = _Queue_24_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1001:
        casez_tmp_8 = _Queue_25_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1010:
        casez_tmp_8 = _Queue_26_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1011:
        casez_tmp_8 = _Queue_27_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1100:
        casez_tmp_8 = _Queue_28_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1101:
        casez_tmp_8 = _Queue_29_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      4'b1110:
        casez_tmp_8 = _Queue_30_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
      default:
        casez_tmp_8 = _Queue_31_io_deq_bits_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:48:17, :99:22
    endcase	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  end // always @(*)
  wire       _GEN_1 = auto_out_b_valid & auto_in_b_ready;	// src/main/scala/amba/axi4/UserYanker.scala:104:37
  wire       _GEN_2 = auto_in_aw_valid & auto_out_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:107:37
  Queue_40 Queue (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h0 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_1 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_1_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h1 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_1_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_1_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_1_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_1_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_2 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_2_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h2 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_2_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_2_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_2_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_2_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_3 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_3_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h3 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_3_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_3_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_3_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_3_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_4 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_4_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h4 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_4_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_4_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_4_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_4_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_5 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_5_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h5),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h5 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_5_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_5_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_5_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_5_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_6 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_6_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h6),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h6 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_6_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_6_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_6_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_6_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_7 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_7_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h7),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h7 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_7_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_7_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_7_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_7_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_8 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_8_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h8),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h8 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_8_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_8_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_8_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_8_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_9 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_9_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'h9),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'h9 & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_9_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_9_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_9_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_9_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_10 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_10_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'hA),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'hA & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_10_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_10_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_10_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_10_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_11 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_11_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'hB),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'hB & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_11_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_11_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_11_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_11_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_12 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_12_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'hC),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'hC & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_12_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_12_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_12_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_12_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_13 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_13_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'hD),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'hD & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_13_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_13_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_13_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_13_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_14 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_14_io_enq_ready),
    .io_enq_valid                (_GEN_0 & auto_in_ar_bits_id == 4'hE),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready
      (_GEN & auto_out_r_bits_id == 4'hE & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_14_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_14_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_14_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_14_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_15 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_15_io_enq_ready),
    .io_enq_valid                (_GEN_0 & (&auto_in_ar_bits_id)),	// src/main/scala/amba/axi4/UserYanker.scala:72:55, :78:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_ar_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_ar_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_ar_bits_echo_extra_id),
    .io_deq_ready                (_GEN & (&auto_out_r_bits_id) & auto_out_r_bits_last),	// src/main/scala/amba/axi4/UserYanker.scala:73:55, :75:{37,53,58}
    .io_deq_valid                (_Queue_15_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_15_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_15_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_15_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_16 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_16_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h0),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_16_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_16_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_16_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_16_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_17 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_17_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h1),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_17_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_17_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_17_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_17_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_18 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_18_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h2),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_18_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_18_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_18_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_18_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_19 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_19_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h3),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_19_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_19_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_19_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_19_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_20 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_20_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h4),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_20_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_20_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_20_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_20_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_21 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_21_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h5),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h5),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_21_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_21_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_21_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_21_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_22 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_22_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h6),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h6),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_22_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_22_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_22_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_22_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_23 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_23_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h7),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h7),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_23_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_23_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_23_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_23_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_24 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_24_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h8),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h8),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_24_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_24_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_24_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_24_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_25 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_25_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'h9),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'h9),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_25_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_25_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_25_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_25_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_26 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_26_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'hA),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'hA),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_26_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_26_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_26_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_26_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_27 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_27_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'hB),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'hB),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_27_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_27_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_27_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_27_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_28 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_28_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'hC),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'hC),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_28_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_28_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_28_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_28_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_29 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_29_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'hD),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'hD),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_29_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_29_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_29_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_29_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_30 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_30_io_enq_ready),
    .io_enq_valid                (_GEN_2 & auto_in_aw_bits_id == 4'hE),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & auto_out_b_bits_id == 4'hE),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_30_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_30_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_30_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_30_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  Queue_40 Queue_31 (	// src/main/scala/amba/axi4/UserYanker.scala:48:17
    .clock                       (clock),
    .reset                       (reset),
    .io_enq_ready                (_Queue_31_io_enq_ready),
    .io_enq_valid                (_GEN_2 & (&auto_in_aw_bits_id)),	// src/main/scala/amba/axi4/UserYanker.scala:101:55, :107:{37,53}
    .io_enq_bits_tl_state_size   (auto_in_aw_bits_echo_tl_state_size),
    .io_enq_bits_tl_state_source (auto_in_aw_bits_echo_tl_state_source),
    .io_enq_bits_extra_id        (auto_in_aw_bits_echo_extra_id),
    .io_deq_ready                (_GEN_1 & (&auto_out_b_bits_id)),	// src/main/scala/amba/axi4/UserYanker.scala:102:55, :104:{37,53}
    .io_deq_valid                (_Queue_31_io_deq_valid),
    .io_deq_bits_tl_state_size   (_Queue_31_io_deq_bits_tl_state_size),
    .io_deq_bits_tl_state_source (_Queue_31_io_deq_bits_tl_state_source),
    .io_deq_bits_extra_id        (_Queue_31_io_deq_bits_extra_id)
  );	// src/main/scala/amba/axi4/UserYanker.scala:48:17
  assign auto_in_aw_ready = auto_out_aw_ready & casez_tmp_4;	// src/main/scala/amba/axi4/UserYanker.scala:86:36
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = casez_tmp_6;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  assign auto_in_b_bits_echo_tl_state_source = casez_tmp_7;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  assign auto_in_b_bits_echo_extra_id = casez_tmp_8;	// src/main/scala/amba/axi4/UserYanker.scala:99:22
  assign auto_in_ar_ready = auto_out_ar_ready & casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_tl_state_size = casez_tmp_1;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  assign auto_in_r_bits_echo_tl_state_source = casez_tmp_2;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  assign auto_in_r_bits_echo_extra_id = casez_tmp_3;	// src/main/scala/amba/axi4/UserYanker.scala:70:22
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid & casez_tmp_4;	// src/main/scala/amba/axi4/UserYanker.scala:86:36, :87:36
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid & casez_tmp;	// src/main/scala/amba/axi4/UserYanker.scala:57:36, :58:36
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module AXI4IdIndexer_2(
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_b_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_r_bits_echo_extra_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = {auto_out_b_bits_echo_extra_id, auto_out_b_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:93:30
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_b_bits_echo_tl_state_size = auto_out_b_bits_echo_tl_state_size;
  assign auto_in_b_bits_echo_tl_state_source = auto_out_b_bits_echo_tl_state_source;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = {auto_out_r_bits_echo_extra_id, auto_out_r_bits_id};	// src/main/scala/amba/axi4/IdIndexer.scala:92:30
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_echo_tl_state_size = auto_out_r_bits_echo_tl_state_size;
  assign auto_in_r_bits_echo_tl_state_source = auto_out_r_bits_echo_tl_state_source;
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id[3:0];	// src/main/scala/amba/axi4/IdIndexer.scala:68:43
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_echo_tl_state_size = auto_in_aw_bits_echo_tl_state_size;
  assign auto_out_aw_bits_echo_tl_state_source = auto_in_aw_bits_echo_tl_state_source;
  assign auto_out_aw_bits_echo_extra_id = auto_in_aw_bits_id[6:4];	// src/main/scala/amba/axi4/IdIndexer.scala:84:56
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id[3:0];	// src/main/scala/amba/axi4/IdIndexer.scala:65:43
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_echo_tl_state_size = auto_in_ar_bits_echo_tl_state_size;
  assign auto_out_ar_bits_echo_tl_state_source = auto_in_ar_bits_echo_tl_state_source;
  assign auto_out_ar_bits_echo_extra_id = auto_in_ar_bits_id[6:4];	// src/main/scala/amba/axi4/IdIndexer.scala:83:56
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module TLMonitor_20(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]   _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire          _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]    a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [6:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]    d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [6:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg           denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [127:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [511:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [511:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]    a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]    d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [511:0]  _GEN_0 = {503'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [511:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [127:0]  _GEN_1 = {121'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire          _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [127:0]  _GEN_3 = {121'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [127:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [511:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]    d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  














































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]   _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _GEN_32 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_1 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_5 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_9 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [1026:0] _GEN_33 = {1018'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [1038:0] _GEN_34 = {1030'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1038:0] _d_opcodes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1026:0] _a_opcodes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [1038:0] _d_sizes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [1026:0] _a_sizes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [1038:0] _d_sizes_clr_T_11 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_35 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_36 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_2 ? 128'h1 << _GEN_1 : 128'h0))
        & ~(_GEN_35 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_opcodes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_sizes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_36 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_36 ? _d_sizes_clr_T_11[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Queue_73(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [6:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [6:0]  io_enq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_wen,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [6:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_echo_tl_state_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [6:0]  io_deq_bits_echo_tl_state_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_wen	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg         ram_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [31:0] ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [6:0]  ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [10:0] ram_echo;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_enq_ready_0 = io_deq_ready | ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:{16,19}, :324:{24,39}
  wire        do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :304:16, :324:{24,39}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram_wen <= io_enq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_len <= io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_addr <= io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_echo <= {io_enq_bits_echo_tl_state_source, io_enq_bits_echo_tl_state_size};	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  
























 // ENABLE_INITIAL_REG_
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:304:16, :324:{24,39}
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_id = ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_addr = ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_len = ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_size = ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_size = ram_echo[3:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_echo_tl_state_source = ram_echo[10:4];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_wen = ram_wen;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module TLToAXI4_1(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_aw_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_b_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_ar_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_echo_tl_state_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_r_bits_echo_tl_state_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg         count_128;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_127;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_126;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_125;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_124;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_123;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_122;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_121;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_120;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_119;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_118;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_117;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_116;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_115;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_114;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_113;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_112;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_111;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_110;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_109;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_108;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_107;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_106;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_105;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_104;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_103;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_102;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_101;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_100;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_99;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_98;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_97;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_96;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_95;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_94;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_93;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_92;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_91;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_90;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_89;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_88;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_87;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_86;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_85;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_84;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_83;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_82;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_81;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_80;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_79;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_78;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_77;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_76;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_75;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_74;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_73;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_72;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_71;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_70;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_69;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_68;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_67;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_66;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_65;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_64;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_63;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_62;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_61;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_60;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_59;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_58;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_57;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_56;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_55;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_54;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_53;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_52;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_51;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_50;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_49;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_48;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_47;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_46;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_45;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_44;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_43;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_42;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_41;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_40;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_39;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_38;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_37;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_36;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_35;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_34;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_33;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_32;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_31;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_30;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_29;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_28;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_27;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_26;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_25;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_24;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_23;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_22;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_21;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_20;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_19;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_18;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_17;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_16;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_15;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_14;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_13;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_12;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_11;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_10;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_9;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_8;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_7;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_6;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_3;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_2;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  reg         count_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28
  wire        _queue_arw_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _queue_arw_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [6:0]  _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [6:0]  _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeOut_w_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [12:0] _beats1_decode_T_1 = 13'h3F << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  beats1 = auto_in_a_bits_opcode[2] ? 3'h0 : ~(_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [2:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first = counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_last = counter == 3'h1 | beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  reg         doneAW;	// src/main/scala/tilelink/ToAXI4.scala:160:30
  reg  [6:0]  casez_tmp;	// src/main/scala/tilelink/ToAXI4.scala:165:17
  always @(*) begin
    casez (auto_in_a_bits_source)
      7'b0000000:
        casez_tmp = 7'h0;
      7'b0000001:
        casez_tmp = 7'h1;
      7'b0000010:
        casez_tmp = 7'h2;
      7'b0000011:
        casez_tmp = 7'h3;
      7'b0000100:
        casez_tmp = 7'h4;
      7'b0000101:
        casez_tmp = 7'h5;
      7'b0000110:
        casez_tmp = 7'h6;
      7'b0000111:
        casez_tmp = 7'h7;
      7'b0001000:
        casez_tmp = 7'h8;
      7'b0001001:
        casez_tmp = 7'h9;
      7'b0001010:
        casez_tmp = 7'hA;
      7'b0001011:
        casez_tmp = 7'hB;
      7'b0001100:
        casez_tmp = 7'hC;
      7'b0001101:
        casez_tmp = 7'hD;
      7'b0001110:
        casez_tmp = 7'hE;
      7'b0001111:
        casez_tmp = 7'hF;
      7'b0010000:
        casez_tmp = 7'h10;
      7'b0010001:
        casez_tmp = 7'h11;
      7'b0010010:
        casez_tmp = 7'h12;
      7'b0010011:
        casez_tmp = 7'h13;
      7'b0010100:
        casez_tmp = 7'h14;
      7'b0010101:
        casez_tmp = 7'h15;
      7'b0010110:
        casez_tmp = 7'h16;
      7'b0010111:
        casez_tmp = 7'h17;
      7'b0011000:
        casez_tmp = 7'h18;
      7'b0011001:
        casez_tmp = 7'h19;
      7'b0011010:
        casez_tmp = 7'h1A;
      7'b0011011:
        casez_tmp = 7'h1B;
      7'b0011100:
        casez_tmp = 7'h1C;
      7'b0011101:
        casez_tmp = 7'h1D;
      7'b0011110:
        casez_tmp = 7'h1E;
      7'b0011111:
        casez_tmp = 7'h1F;
      7'b0100000:
        casez_tmp = 7'h20;
      7'b0100001:
        casez_tmp = 7'h21;
      7'b0100010:
        casez_tmp = 7'h22;
      7'b0100011:
        casez_tmp = 7'h23;
      7'b0100100:
        casez_tmp = 7'h24;
      7'b0100101:
        casez_tmp = 7'h25;
      7'b0100110:
        casez_tmp = 7'h26;
      7'b0100111:
        casez_tmp = 7'h27;
      7'b0101000:
        casez_tmp = 7'h28;
      7'b0101001:
        casez_tmp = 7'h29;
      7'b0101010:
        casez_tmp = 7'h2A;
      7'b0101011:
        casez_tmp = 7'h2B;
      7'b0101100:
        casez_tmp = 7'h2C;
      7'b0101101:
        casez_tmp = 7'h2D;
      7'b0101110:
        casez_tmp = 7'h2E;
      7'b0101111:
        casez_tmp = 7'h2F;
      7'b0110000:
        casez_tmp = 7'h30;
      7'b0110001:
        casez_tmp = 7'h31;
      7'b0110010:
        casez_tmp = 7'h32;
      7'b0110011:
        casez_tmp = 7'h33;
      7'b0110100:
        casez_tmp = 7'h34;
      7'b0110101:
        casez_tmp = 7'h35;
      7'b0110110:
        casez_tmp = 7'h36;
      7'b0110111:
        casez_tmp = 7'h37;
      7'b0111000:
        casez_tmp = 7'h38;
      7'b0111001:
        casez_tmp = 7'h39;
      7'b0111010:
        casez_tmp = 7'h3A;
      7'b0111011:
        casez_tmp = 7'h3B;
      7'b0111100:
        casez_tmp = 7'h3C;
      7'b0111101:
        casez_tmp = 7'h3D;
      7'b0111110:
        casez_tmp = 7'h3E;
      7'b0111111:
        casez_tmp = 7'h3F;
      7'b1000000:
        casez_tmp = 7'h40;
      7'b1000001:
        casez_tmp = 7'h41;
      7'b1000010:
        casez_tmp = 7'h42;
      7'b1000011:
        casez_tmp = 7'h43;
      7'b1000100:
        casez_tmp = 7'h44;
      7'b1000101:
        casez_tmp = 7'h45;
      7'b1000110:
        casez_tmp = 7'h46;
      7'b1000111:
        casez_tmp = 7'h47;
      7'b1001000:
        casez_tmp = 7'h48;
      7'b1001001:
        casez_tmp = 7'h49;
      7'b1001010:
        casez_tmp = 7'h4A;
      7'b1001011:
        casez_tmp = 7'h4B;
      7'b1001100:
        casez_tmp = 7'h4C;
      7'b1001101:
        casez_tmp = 7'h4D;
      7'b1001110:
        casez_tmp = 7'h4E;
      7'b1001111:
        casez_tmp = 7'h4F;
      7'b1010000:
        casez_tmp = 7'h50;
      7'b1010001:
        casez_tmp = 7'h51;
      7'b1010010:
        casez_tmp = 7'h52;
      7'b1010011:
        casez_tmp = 7'h53;
      7'b1010100:
        casez_tmp = 7'h54;
      7'b1010101:
        casez_tmp = 7'h55;
      7'b1010110:
        casez_tmp = 7'h56;
      7'b1010111:
        casez_tmp = 7'h57;
      7'b1011000:
        casez_tmp = 7'h58;
      7'b1011001:
        casez_tmp = 7'h59;
      7'b1011010:
        casez_tmp = 7'h5A;
      7'b1011011:
        casez_tmp = 7'h5B;
      7'b1011100:
        casez_tmp = 7'h5C;
      7'b1011101:
        casez_tmp = 7'h5D;
      7'b1011110:
        casez_tmp = 7'h5E;
      7'b1011111:
        casez_tmp = 7'h5F;
      7'b1100000:
        casez_tmp = 7'h60;
      7'b1100001:
        casez_tmp = 7'h61;
      7'b1100010:
        casez_tmp = 7'h62;
      7'b1100011:
        casez_tmp = 7'h63;
      7'b1100100:
        casez_tmp = 7'h64;
      7'b1100101:
        casez_tmp = 7'h65;
      7'b1100110:
        casez_tmp = 7'h66;
      7'b1100111:
        casez_tmp = 7'h67;
      7'b1101000:
        casez_tmp = 7'h68;
      7'b1101001:
        casez_tmp = 7'h69;
      7'b1101010:
        casez_tmp = 7'h6A;
      7'b1101011:
        casez_tmp = 7'h6B;
      7'b1101100:
        casez_tmp = 7'h6C;
      7'b1101101:
        casez_tmp = 7'h6D;
      7'b1101110:
        casez_tmp = 7'h6E;
      7'b1101111:
        casez_tmp = 7'h6F;
      7'b1110000:
        casez_tmp = 7'h70;
      7'b1110001:
        casez_tmp = 7'h71;
      7'b1110010:
        casez_tmp = 7'h72;
      7'b1110011:
        casez_tmp = 7'h73;
      7'b1110100:
        casez_tmp = 7'h74;
      7'b1110101:
        casez_tmp = 7'h75;
      7'b1110110:
        casez_tmp = 7'h76;
      7'b1110111:
        casez_tmp = 7'h77;
      7'b1111000:
        casez_tmp = 7'h78;
      7'b1111001:
        casez_tmp = 7'h79;
      7'b1111010:
        casez_tmp = 7'h7A;
      7'b1111011:
        casez_tmp = 7'h7B;
      7'b1111100:
        casez_tmp = 7'h7C;
      7'b1111101:
        casez_tmp = 7'h7D;
      7'b1111110:
        casez_tmp = 7'h7E;
      default:
        casez_tmp = 7'h7F;
    endcase
  end // always @(*)
  wire [17:0] _out_arw_bits_len_T_1 = 18'h7FF << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  reg         casez_tmp_0;	// src/main/scala/tilelink/ToAXI4.scala:198:49
  always @(*) begin	// src/main/scala/tilelink/ToAXI4.scala:198:49
    casez (auto_in_a_bits_source)	// src/main/scala/tilelink/ToAXI4.scala:198:49
      7'b0000000:
        casez_tmp_0 = count_1;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000001:
        casez_tmp_0 = count_2;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000010:
        casez_tmp_0 = count_3;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000011:
        casez_tmp_0 = count_4;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000100:
        casez_tmp_0 = count_5;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000101:
        casez_tmp_0 = count_6;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000110:
        casez_tmp_0 = count_7;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0000111:
        casez_tmp_0 = count_8;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001000:
        casez_tmp_0 = count_9;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001001:
        casez_tmp_0 = count_10;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001010:
        casez_tmp_0 = count_11;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001011:
        casez_tmp_0 = count_12;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001100:
        casez_tmp_0 = count_13;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001101:
        casez_tmp_0 = count_14;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001110:
        casez_tmp_0 = count_15;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0001111:
        casez_tmp_0 = count_16;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010000:
        casez_tmp_0 = count_17;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010001:
        casez_tmp_0 = count_18;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010010:
        casez_tmp_0 = count_19;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010011:
        casez_tmp_0 = count_20;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010100:
        casez_tmp_0 = count_21;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010101:
        casez_tmp_0 = count_22;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010110:
        casez_tmp_0 = count_23;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0010111:
        casez_tmp_0 = count_24;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011000:
        casez_tmp_0 = count_25;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011001:
        casez_tmp_0 = count_26;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011010:
        casez_tmp_0 = count_27;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011011:
        casez_tmp_0 = count_28;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011100:
        casez_tmp_0 = count_29;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011101:
        casez_tmp_0 = count_30;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011110:
        casez_tmp_0 = count_31;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0011111:
        casez_tmp_0 = count_32;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100000:
        casez_tmp_0 = count_33;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100001:
        casez_tmp_0 = count_34;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100010:
        casez_tmp_0 = count_35;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100011:
        casez_tmp_0 = count_36;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100100:
        casez_tmp_0 = count_37;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100101:
        casez_tmp_0 = count_38;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100110:
        casez_tmp_0 = count_39;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0100111:
        casez_tmp_0 = count_40;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101000:
        casez_tmp_0 = count_41;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101001:
        casez_tmp_0 = count_42;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101010:
        casez_tmp_0 = count_43;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101011:
        casez_tmp_0 = count_44;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101100:
        casez_tmp_0 = count_45;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101101:
        casez_tmp_0 = count_46;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101110:
        casez_tmp_0 = count_47;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0101111:
        casez_tmp_0 = count_48;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110000:
        casez_tmp_0 = count_49;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110001:
        casez_tmp_0 = count_50;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110010:
        casez_tmp_0 = count_51;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110011:
        casez_tmp_0 = count_52;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110100:
        casez_tmp_0 = count_53;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110101:
        casez_tmp_0 = count_54;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110110:
        casez_tmp_0 = count_55;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0110111:
        casez_tmp_0 = count_56;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111000:
        casez_tmp_0 = count_57;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111001:
        casez_tmp_0 = count_58;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111010:
        casez_tmp_0 = count_59;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111011:
        casez_tmp_0 = count_60;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111100:
        casez_tmp_0 = count_61;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111101:
        casez_tmp_0 = count_62;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111110:
        casez_tmp_0 = count_63;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b0111111:
        casez_tmp_0 = count_64;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000000:
        casez_tmp_0 = count_65;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000001:
        casez_tmp_0 = count_66;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000010:
        casez_tmp_0 = count_67;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000011:
        casez_tmp_0 = count_68;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000100:
        casez_tmp_0 = count_69;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000101:
        casez_tmp_0 = count_70;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000110:
        casez_tmp_0 = count_71;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1000111:
        casez_tmp_0 = count_72;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001000:
        casez_tmp_0 = count_73;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001001:
        casez_tmp_0 = count_74;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001010:
        casez_tmp_0 = count_75;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001011:
        casez_tmp_0 = count_76;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001100:
        casez_tmp_0 = count_77;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001101:
        casez_tmp_0 = count_78;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001110:
        casez_tmp_0 = count_79;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1001111:
        casez_tmp_0 = count_80;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010000:
        casez_tmp_0 = count_81;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010001:
        casez_tmp_0 = count_82;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010010:
        casez_tmp_0 = count_83;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010011:
        casez_tmp_0 = count_84;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010100:
        casez_tmp_0 = count_85;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010101:
        casez_tmp_0 = count_86;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010110:
        casez_tmp_0 = count_87;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1010111:
        casez_tmp_0 = count_88;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011000:
        casez_tmp_0 = count_89;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011001:
        casez_tmp_0 = count_90;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011010:
        casez_tmp_0 = count_91;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011011:
        casez_tmp_0 = count_92;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011100:
        casez_tmp_0 = count_93;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011101:
        casez_tmp_0 = count_94;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011110:
        casez_tmp_0 = count_95;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1011111:
        casez_tmp_0 = count_96;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100000:
        casez_tmp_0 = count_97;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100001:
        casez_tmp_0 = count_98;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100010:
        casez_tmp_0 = count_99;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100011:
        casez_tmp_0 = count_100;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100100:
        casez_tmp_0 = count_101;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100101:
        casez_tmp_0 = count_102;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100110:
        casez_tmp_0 = count_103;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1100111:
        casez_tmp_0 = count_104;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101000:
        casez_tmp_0 = count_105;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101001:
        casez_tmp_0 = count_106;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101010:
        casez_tmp_0 = count_107;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101011:
        casez_tmp_0 = count_108;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101100:
        casez_tmp_0 = count_109;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101101:
        casez_tmp_0 = count_110;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101110:
        casez_tmp_0 = count_111;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1101111:
        casez_tmp_0 = count_112;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110000:
        casez_tmp_0 = count_113;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110001:
        casez_tmp_0 = count_114;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110010:
        casez_tmp_0 = count_115;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110011:
        casez_tmp_0 = count_116;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110100:
        casez_tmp_0 = count_117;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110101:
        casez_tmp_0 = count_118;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110110:
        casez_tmp_0 = count_119;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1110111:
        casez_tmp_0 = count_120;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111000:
        casez_tmp_0 = count_121;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111001:
        casez_tmp_0 = count_122;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111010:
        casez_tmp_0 = count_123;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111011:
        casez_tmp_0 = count_124;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111100:
        casez_tmp_0 = count_125;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111101:
        casez_tmp_0 = count_126;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      7'b1111110:
        casez_tmp_0 = count_127;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
      default:
        casez_tmp_0 = count_128;	// src/main/scala/tilelink/ToAXI4.scala:198:49, :265:28
    endcase	// src/main/scala/tilelink/ToAXI4.scala:198:49
  end // always @(*)
  wire        stall = casez_tmp_0 & a_first;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/ToAXI4.scala:198:49
  wire        _out_w_valid_T_3 = doneAW | _queue_arw_deq_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:160:30, :199:52
  wire        nodeIn_a_ready =
    ~stall
    & (auto_in_a_bits_opcode[2]
         ? _queue_arw_deq_q_io_enq_ready
         : _out_w_valid_T_3 & _nodeOut_w_deq_q_io_enq_ready);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,28,34,52,70}
  wire        out_arw_valid =
    ~stall & auto_in_a_valid
    & (auto_in_a_bits_opcode[2] | ~doneAW & _nodeOut_w_deq_q_io_enq_ready);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Edges.scala:93:37, src/main/scala/tilelink/ToAXI4.scala:160:30, :198:49, :199:21, :200:{31,45,51,61,69}
  reg         r_holds_d;	// src/main/scala/tilelink/ToAXI4.scala:209:30
  reg  [2:0]  b_delay;	// src/main/scala/tilelink/ToAXI4.scala:212:24
  wire        r_wins = auto_out_r_valid & b_delay != 3'h7 | r_holds_d;	// src/main/scala/tilelink/ToAXI4.scala:209:30, :212:24, :218:{33,44,53}
  wire        nodeOut_r_ready = auto_in_d_ready & r_wins;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :220:33
  wire        nodeOut_b_ready = auto_in_d_ready & ~r_wins;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :221:{33,36}
  wire        nodeIn_d_valid = r_wins ? auto_out_r_valid : auto_out_b_valid;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :222:24
  reg         r_first;	// src/main/scala/tilelink/ToAXI4.scala:227:28
  reg         r_denied_r;	// src/main/scala/util/package.scala:80:63
  wire        r_denied = r_first ? (&auto_out_r_bits_resp) : r_denied_r;	// src/main/scala/tilelink/ToAXI4.scala:227:28, :229:39, src/main/scala/util/package.scala:80:{42,63}
  wire [2:0]  nodeIn_d_bits_opcode = {2'h0, r_wins};	// src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire [2:0]  nodeIn_d_bits_size =
    r_wins
      ? auto_out_r_bits_echo_tl_state_size[2:0]
      : auto_out_b_bits_echo_tl_state_size[2:0];	// src/main/scala/tilelink/Edges.scala:774:15, :790:15, src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire [6:0]  nodeIn_d_bits_source =
    r_wins ? auto_out_r_bits_echo_tl_state_source : auto_out_b_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :248:23
  wire        nodeIn_d_bits_denied = r_wins ? r_denied : (|auto_out_b_bits_resp);	// src/main/scala/tilelink/ToAXI4.scala:218:53, :231:39, :248:23, src/main/scala/util/package.scala:80:42
  wire        nodeIn_d_bits_corrupt = r_wins & ((|auto_out_r_bits_resp) | r_denied);	// src/main/scala/tilelink/ToAXI4.scala:218:53, :230:39, :233:96, :248:23, src/main/scala/util/package.scala:80:42
  wire [6:0]  d_sel_shiftAmount = r_wins ? auto_out_r_bits_id : auto_out_b_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :254:31
  wire        d_last = ~r_wins | auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:218:53, :255:23
  wire        _inc_T_127 = _queue_arw_deq_q_io_enq_ready & out_arw_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21, src/main/scala/tilelink/ToAXI4.scala:200:{31,45}
  wire        inc = casez_tmp == 7'h0 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        _dec_T_255 = auto_in_d_ready & nodeIn_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:222:24
  wire        dec = d_sel_shiftAmount == 7'h0 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_1 = casez_tmp == 7'h1 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_1 = d_sel_shiftAmount == 7'h1 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_2 = casez_tmp == 7'h2 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_2 = d_sel_shiftAmount == 7'h2 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_3 = casez_tmp == 7'h3 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_3 = d_sel_shiftAmount == 7'h3 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_4 = casez_tmp == 7'h4 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_4 = d_sel_shiftAmount == 7'h4 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_5 = casez_tmp == 7'h5 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_5 = d_sel_shiftAmount == 7'h5 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_6 = casez_tmp == 7'h6 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_6 = d_sel_shiftAmount == 7'h6 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_7 = casez_tmp == 7'h7 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_7 = d_sel_shiftAmount == 7'h7 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_8 = casez_tmp == 7'h8 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_8 = d_sel_shiftAmount == 7'h8 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_9 = casez_tmp == 7'h9 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_9 = d_sel_shiftAmount == 7'h9 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_10 = casez_tmp == 7'hA & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_10 = d_sel_shiftAmount == 7'hA & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_11 = casez_tmp == 7'hB & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_11 = d_sel_shiftAmount == 7'hB & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_12 = casez_tmp == 7'hC & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_12 = d_sel_shiftAmount == 7'hC & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_13 = casez_tmp == 7'hD & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_13 = d_sel_shiftAmount == 7'hD & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_14 = casez_tmp == 7'hE & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_14 = d_sel_shiftAmount == 7'hE & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_15 = casez_tmp == 7'hF & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_15 = d_sel_shiftAmount == 7'hF & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_16 = casez_tmp == 7'h10 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_16 = d_sel_shiftAmount == 7'h10 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_17 = casez_tmp == 7'h11 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_17 = d_sel_shiftAmount == 7'h11 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_18 = casez_tmp == 7'h12 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_18 = d_sel_shiftAmount == 7'h12 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_19 = casez_tmp == 7'h13 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_19 = d_sel_shiftAmount == 7'h13 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_20 = casez_tmp == 7'h14 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_20 = d_sel_shiftAmount == 7'h14 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_21 = casez_tmp == 7'h15 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_21 = d_sel_shiftAmount == 7'h15 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_22 = casez_tmp == 7'h16 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_22 = d_sel_shiftAmount == 7'h16 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_23 = casez_tmp == 7'h17 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_23 = d_sel_shiftAmount == 7'h17 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_24 = casez_tmp == 7'h18 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_24 = d_sel_shiftAmount == 7'h18 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_25 = casez_tmp == 7'h19 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_25 = d_sel_shiftAmount == 7'h19 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_26 = casez_tmp == 7'h1A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_26 = d_sel_shiftAmount == 7'h1A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_27 = casez_tmp == 7'h1B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_27 = d_sel_shiftAmount == 7'h1B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_28 = casez_tmp == 7'h1C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_28 = d_sel_shiftAmount == 7'h1C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_29 = casez_tmp == 7'h1D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_29 = d_sel_shiftAmount == 7'h1D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_30 = casez_tmp == 7'h1E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_30 = d_sel_shiftAmount == 7'h1E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_31 = casez_tmp == 7'h1F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_31 = d_sel_shiftAmount == 7'h1F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_32 = casez_tmp == 7'h20 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_32 = d_sel_shiftAmount == 7'h20 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_33 = casez_tmp == 7'h21 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_33 = d_sel_shiftAmount == 7'h21 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_34 = casez_tmp == 7'h22 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_34 = d_sel_shiftAmount == 7'h22 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_35 = casez_tmp == 7'h23 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_35 = d_sel_shiftAmount == 7'h23 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_36 = casez_tmp == 7'h24 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_36 = d_sel_shiftAmount == 7'h24 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_37 = casez_tmp == 7'h25 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_37 = d_sel_shiftAmount == 7'h25 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_38 = casez_tmp == 7'h26 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_38 = d_sel_shiftAmount == 7'h26 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_39 = casez_tmp == 7'h27 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_39 = d_sel_shiftAmount == 7'h27 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_40 = casez_tmp == 7'h28 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_40 = d_sel_shiftAmount == 7'h28 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_41 = casez_tmp == 7'h29 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_41 = d_sel_shiftAmount == 7'h29 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_42 = casez_tmp == 7'h2A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_42 = d_sel_shiftAmount == 7'h2A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_43 = casez_tmp == 7'h2B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_43 = d_sel_shiftAmount == 7'h2B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_44 = casez_tmp == 7'h2C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_44 = d_sel_shiftAmount == 7'h2C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_45 = casez_tmp == 7'h2D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_45 = d_sel_shiftAmount == 7'h2D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_46 = casez_tmp == 7'h2E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_46 = d_sel_shiftAmount == 7'h2E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_47 = casez_tmp == 7'h2F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_47 = d_sel_shiftAmount == 7'h2F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_48 = casez_tmp == 7'h30 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_48 = d_sel_shiftAmount == 7'h30 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_49 = casez_tmp == 7'h31 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_49 = d_sel_shiftAmount == 7'h31 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_50 = casez_tmp == 7'h32 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_50 = d_sel_shiftAmount == 7'h32 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_51 = casez_tmp == 7'h33 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_51 = d_sel_shiftAmount == 7'h33 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_52 = casez_tmp == 7'h34 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_52 = d_sel_shiftAmount == 7'h34 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_53 = casez_tmp == 7'h35 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_53 = d_sel_shiftAmount == 7'h35 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_54 = casez_tmp == 7'h36 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_54 = d_sel_shiftAmount == 7'h36 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_55 = casez_tmp == 7'h37 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_55 = d_sel_shiftAmount == 7'h37 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_56 = casez_tmp == 7'h38 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_56 = d_sel_shiftAmount == 7'h38 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_57 = casez_tmp == 7'h39 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_57 = d_sel_shiftAmount == 7'h39 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_58 = casez_tmp == 7'h3A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_58 = d_sel_shiftAmount == 7'h3A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_59 = casez_tmp == 7'h3B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_59 = d_sel_shiftAmount == 7'h3B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_60 = casez_tmp == 7'h3C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_60 = d_sel_shiftAmount == 7'h3C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_61 = casez_tmp == 7'h3D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_61 = d_sel_shiftAmount == 7'h3D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_62 = casez_tmp == 7'h3E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_62 = d_sel_shiftAmount == 7'h3E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_63 = casez_tmp == 7'h3F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_63 = d_sel_shiftAmount == 7'h3F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_64 = casez_tmp == 7'h40 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_64 = d_sel_shiftAmount == 7'h40 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_65 = casez_tmp == 7'h41 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_65 = d_sel_shiftAmount == 7'h41 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_66 = casez_tmp == 7'h42 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_66 = d_sel_shiftAmount == 7'h42 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_67 = casez_tmp == 7'h43 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_67 = d_sel_shiftAmount == 7'h43 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_68 = casez_tmp == 7'h44 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_68 = d_sel_shiftAmount == 7'h44 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_69 = casez_tmp == 7'h45 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_69 = d_sel_shiftAmount == 7'h45 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_70 = casez_tmp == 7'h46 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_70 = d_sel_shiftAmount == 7'h46 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_71 = casez_tmp == 7'h47 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_71 = d_sel_shiftAmount == 7'h47 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_72 = casez_tmp == 7'h48 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_72 = d_sel_shiftAmount == 7'h48 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_73 = casez_tmp == 7'h49 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_73 = d_sel_shiftAmount == 7'h49 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_74 = casez_tmp == 7'h4A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_74 = d_sel_shiftAmount == 7'h4A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_75 = casez_tmp == 7'h4B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_75 = d_sel_shiftAmount == 7'h4B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_76 = casez_tmp == 7'h4C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_76 = d_sel_shiftAmount == 7'h4C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_77 = casez_tmp == 7'h4D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_77 = d_sel_shiftAmount == 7'h4D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_78 = casez_tmp == 7'h4E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_78 = d_sel_shiftAmount == 7'h4E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_79 = casez_tmp == 7'h4F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_79 = d_sel_shiftAmount == 7'h4F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_80 = casez_tmp == 7'h50 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_80 = d_sel_shiftAmount == 7'h50 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_81 = casez_tmp == 7'h51 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_81 = d_sel_shiftAmount == 7'h51 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_82 = casez_tmp == 7'h52 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_82 = d_sel_shiftAmount == 7'h52 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_83 = casez_tmp == 7'h53 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_83 = d_sel_shiftAmount == 7'h53 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_84 = casez_tmp == 7'h54 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_84 = d_sel_shiftAmount == 7'h54 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_85 = casez_tmp == 7'h55 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_85 = d_sel_shiftAmount == 7'h55 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_86 = casez_tmp == 7'h56 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_86 = d_sel_shiftAmount == 7'h56 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_87 = casez_tmp == 7'h57 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_87 = d_sel_shiftAmount == 7'h57 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_88 = casez_tmp == 7'h58 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_88 = d_sel_shiftAmount == 7'h58 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_89 = casez_tmp == 7'h59 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_89 = d_sel_shiftAmount == 7'h59 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_90 = casez_tmp == 7'h5A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_90 = d_sel_shiftAmount == 7'h5A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_91 = casez_tmp == 7'h5B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_91 = d_sel_shiftAmount == 7'h5B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_92 = casez_tmp == 7'h5C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_92 = d_sel_shiftAmount == 7'h5C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_93 = casez_tmp == 7'h5D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_93 = d_sel_shiftAmount == 7'h5D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_94 = casez_tmp == 7'h5E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_94 = d_sel_shiftAmount == 7'h5E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_95 = casez_tmp == 7'h5F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_95 = d_sel_shiftAmount == 7'h5F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_96 = casez_tmp == 7'h60 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_96 = d_sel_shiftAmount == 7'h60 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_97 = casez_tmp == 7'h61 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_97 = d_sel_shiftAmount == 7'h61 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_98 = casez_tmp == 7'h62 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_98 = d_sel_shiftAmount == 7'h62 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_99 = casez_tmp == 7'h63 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_99 = d_sel_shiftAmount == 7'h63 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_100 = casez_tmp == 7'h64 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_100 = d_sel_shiftAmount == 7'h64 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_101 = casez_tmp == 7'h65 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_101 = d_sel_shiftAmount == 7'h65 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_102 = casez_tmp == 7'h66 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_102 = d_sel_shiftAmount == 7'h66 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_103 = casez_tmp == 7'h67 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_103 = d_sel_shiftAmount == 7'h67 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_104 = casez_tmp == 7'h68 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_104 = d_sel_shiftAmount == 7'h68 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_105 = casez_tmp == 7'h69 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_105 = d_sel_shiftAmount == 7'h69 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_106 = casez_tmp == 7'h6A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_106 = d_sel_shiftAmount == 7'h6A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_107 = casez_tmp == 7'h6B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_107 = d_sel_shiftAmount == 7'h6B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_108 = casez_tmp == 7'h6C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_108 = d_sel_shiftAmount == 7'h6C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_109 = casez_tmp == 7'h6D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_109 = d_sel_shiftAmount == 7'h6D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_110 = casez_tmp == 7'h6E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_110 = d_sel_shiftAmount == 7'h6E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_111 = casez_tmp == 7'h6F & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_111 = d_sel_shiftAmount == 7'h6F & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_112 = casez_tmp == 7'h70 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_112 = d_sel_shiftAmount == 7'h70 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_113 = casez_tmp == 7'h71 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_113 = d_sel_shiftAmount == 7'h71 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_114 = casez_tmp == 7'h72 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_114 = d_sel_shiftAmount == 7'h72 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_115 = casez_tmp == 7'h73 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_115 = d_sel_shiftAmount == 7'h73 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_116 = casez_tmp == 7'h74 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_116 = d_sel_shiftAmount == 7'h74 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_117 = casez_tmp == 7'h75 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_117 = d_sel_shiftAmount == 7'h75 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_118 = casez_tmp == 7'h76 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_118 = d_sel_shiftAmount == 7'h76 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_119 = casez_tmp == 7'h77 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_119 = d_sel_shiftAmount == 7'h77 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_120 = casez_tmp == 7'h78 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_120 = d_sel_shiftAmount == 7'h78 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_121 = casez_tmp == 7'h79 & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_121 = d_sel_shiftAmount == 7'h79 & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_122 = casez_tmp == 7'h7A & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_122 = d_sel_shiftAmount == 7'h7A & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_123 = casez_tmp == 7'h7B & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_123 = d_sel_shiftAmount == 7'h7B & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_124 = casez_tmp == 7'h7C & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_124 = d_sel_shiftAmount == 7'h7C & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_125 = casez_tmp == 7'h7D & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_125 = d_sel_shiftAmount == 7'h7D & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_126 = casez_tmp == 7'h7E & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_126 = d_sel_shiftAmount == 7'h7E & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  wire        inc_127 = (&casez_tmp) & _inc_T_127;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:165:17, :253:58, :269:22
  wire        dec_127 = (&d_sel_shiftAmount) & d_last & _dec_T_255;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:254:{31,93}, :255:23, :270:{22,32}
  


































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  always @(posedge clock) begin
    if (reset) begin
      counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      doneAW <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:160:30
      r_holds_d <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:209:30
      r_first <= 1'h1;	// src/main/scala/tilelink/ToAXI4.scala:227:28
      count_1 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_2 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_3 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_4 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_5 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_6 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_7 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_8 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_9 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_10 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_11 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_12 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_13 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_14 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_15 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_16 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_17 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_18 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_19 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_20 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_21 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_22 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_23 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_24 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_25 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_26 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_27 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_28 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_29 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_30 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_31 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_32 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_33 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_34 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_35 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_36 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_37 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_38 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_39 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_40 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_41 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_42 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_43 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_44 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_45 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_46 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_47 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_48 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_49 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_50 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_51 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_52 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_53 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_54 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_55 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_56 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_57 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_58 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_59 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_60 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_61 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_62 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_63 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_64 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_65 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_66 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_67 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_68 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_69 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_70 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_71 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_72 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_73 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_74 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_75 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_76 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_77 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_78 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_79 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_80 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_81 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_82 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_83 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_84 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_85 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_86 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_87 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_88 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_89 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_90 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_91 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_92 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_93 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_94 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_95 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_96 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_97 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_98 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_99 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_100 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_101 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_102 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_103 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_104 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_105 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_106 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_107 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_108 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_109 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_110 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_111 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_112 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_113 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_114 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_115 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_116 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_117 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_118 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_119 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_120 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_121 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_122 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_123 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_124 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_125 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_126 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_127 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
      count_128 <= 1'h0;	// src/main/scala/tilelink/ToAXI4.scala:265:28
    end
    else begin
      if (nodeIn_a_ready & auto_in_a_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:199:28
        if (a_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        doneAW <= ~a_last;	// src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/tilelink/ToAXI4.scala:160:30, :161:36
      end
      if (nodeOut_r_ready & auto_out_r_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/ToAXI4.scala:220:33
        r_holds_d <= ~auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:209:30, :210:40
        r_first <= auto_out_r_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:227:28
      end
      count_1 <= count_1 + inc - dec;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_2 <= count_2 + inc_1 - dec_1;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_3 <= count_3 + inc_2 - dec_2;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_4 <= count_4 + inc_3 - dec_3;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_5 <= count_5 + inc_4 - dec_4;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_6 <= count_6 + inc_5 - dec_5;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_7 <= count_7 + inc_6 - dec_6;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_8 <= count_8 + inc_7 - dec_7;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_9 <= count_9 + inc_8 - dec_8;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_10 <= count_10 + inc_9 - dec_9;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_11 <= count_11 + inc_10 - dec_10;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_12 <= count_12 + inc_11 - dec_11;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_13 <= count_13 + inc_12 - dec_12;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_14 <= count_14 + inc_13 - dec_13;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_15 <= count_15 + inc_14 - dec_14;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_16 <= count_16 + inc_15 - dec_15;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_17 <= count_17 + inc_16 - dec_16;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_18 <= count_18 + inc_17 - dec_17;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_19 <= count_19 + inc_18 - dec_18;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_20 <= count_20 + inc_19 - dec_19;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_21 <= count_21 + inc_20 - dec_20;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_22 <= count_22 + inc_21 - dec_21;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_23 <= count_23 + inc_22 - dec_22;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_24 <= count_24 + inc_23 - dec_23;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_25 <= count_25 + inc_24 - dec_24;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_26 <= count_26 + inc_25 - dec_25;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_27 <= count_27 + inc_26 - dec_26;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_28 <= count_28 + inc_27 - dec_27;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_29 <= count_29 + inc_28 - dec_28;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_30 <= count_30 + inc_29 - dec_29;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_31 <= count_31 + inc_30 - dec_30;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_32 <= count_32 + inc_31 - dec_31;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_33 <= count_33 + inc_32 - dec_32;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_34 <= count_34 + inc_33 - dec_33;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_35 <= count_35 + inc_34 - dec_34;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_36 <= count_36 + inc_35 - dec_35;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_37 <= count_37 + inc_36 - dec_36;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_38 <= count_38 + inc_37 - dec_37;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_39 <= count_39 + inc_38 - dec_38;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_40 <= count_40 + inc_39 - dec_39;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_41 <= count_41 + inc_40 - dec_40;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_42 <= count_42 + inc_41 - dec_41;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_43 <= count_43 + inc_42 - dec_42;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_44 <= count_44 + inc_43 - dec_43;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_45 <= count_45 + inc_44 - dec_44;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_46 <= count_46 + inc_45 - dec_45;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_47 <= count_47 + inc_46 - dec_46;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_48 <= count_48 + inc_47 - dec_47;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_49 <= count_49 + inc_48 - dec_48;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_50 <= count_50 + inc_49 - dec_49;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_51 <= count_51 + inc_50 - dec_50;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_52 <= count_52 + inc_51 - dec_51;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_53 <= count_53 + inc_52 - dec_52;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_54 <= count_54 + inc_53 - dec_53;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_55 <= count_55 + inc_54 - dec_54;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_56 <= count_56 + inc_55 - dec_55;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_57 <= count_57 + inc_56 - dec_56;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_58 <= count_58 + inc_57 - dec_57;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_59 <= count_59 + inc_58 - dec_58;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_60 <= count_60 + inc_59 - dec_59;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_61 <= count_61 + inc_60 - dec_60;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_62 <= count_62 + inc_61 - dec_61;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_63 <= count_63 + inc_62 - dec_62;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_64 <= count_64 + inc_63 - dec_63;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_65 <= count_65 + inc_64 - dec_64;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_66 <= count_66 + inc_65 - dec_65;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_67 <= count_67 + inc_66 - dec_66;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_68 <= count_68 + inc_67 - dec_67;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_69 <= count_69 + inc_68 - dec_68;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_70 <= count_70 + inc_69 - dec_69;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_71 <= count_71 + inc_70 - dec_70;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_72 <= count_72 + inc_71 - dec_71;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_73 <= count_73 + inc_72 - dec_72;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_74 <= count_74 + inc_73 - dec_73;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_75 <= count_75 + inc_74 - dec_74;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_76 <= count_76 + inc_75 - dec_75;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_77 <= count_77 + inc_76 - dec_76;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_78 <= count_78 + inc_77 - dec_77;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_79 <= count_79 + inc_78 - dec_78;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_80 <= count_80 + inc_79 - dec_79;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_81 <= count_81 + inc_80 - dec_80;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_82 <= count_82 + inc_81 - dec_81;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_83 <= count_83 + inc_82 - dec_82;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_84 <= count_84 + inc_83 - dec_83;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_85 <= count_85 + inc_84 - dec_84;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_86 <= count_86 + inc_85 - dec_85;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_87 <= count_87 + inc_86 - dec_86;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_88 <= count_88 + inc_87 - dec_87;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_89 <= count_89 + inc_88 - dec_88;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_90 <= count_90 + inc_89 - dec_89;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_91 <= count_91 + inc_90 - dec_90;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_92 <= count_92 + inc_91 - dec_91;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_93 <= count_93 + inc_92 - dec_92;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_94 <= count_94 + inc_93 - dec_93;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_95 <= count_95 + inc_94 - dec_94;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_96 <= count_96 + inc_95 - dec_95;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_97 <= count_97 + inc_96 - dec_96;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_98 <= count_98 + inc_97 - dec_97;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_99 <= count_99 + inc_98 - dec_98;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_100 <= count_100 + inc_99 - dec_99;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_101 <= count_101 + inc_100 - dec_100;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_102 <= count_102 + inc_101 - dec_101;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_103 <= count_103 + inc_102 - dec_102;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_104 <= count_104 + inc_103 - dec_103;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_105 <= count_105 + inc_104 - dec_104;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_106 <= count_106 + inc_105 - dec_105;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_107 <= count_107 + inc_106 - dec_106;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_108 <= count_108 + inc_107 - dec_107;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_109 <= count_109 + inc_108 - dec_108;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_110 <= count_110 + inc_109 - dec_109;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_111 <= count_111 + inc_110 - dec_110;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_112 <= count_112 + inc_111 - dec_111;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_113 <= count_113 + inc_112 - dec_112;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_114 <= count_114 + inc_113 - dec_113;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_115 <= count_115 + inc_114 - dec_114;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_116 <= count_116 + inc_115 - dec_115;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_117 <= count_117 + inc_116 - dec_116;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_118 <= count_118 + inc_117 - dec_117;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_119 <= count_119 + inc_118 - dec_118;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_120 <= count_120 + inc_119 - dec_119;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_121 <= count_121 + inc_120 - dec_120;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_122 <= count_122 + inc_121 - dec_121;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_123 <= count_123 + inc_122 - dec_122;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_124 <= count_124 + inc_123 - dec_123;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_125 <= count_125 + inc_124 - dec_124;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_126 <= count_126 + inc_125 - dec_125;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_127 <= count_127 + inc_126 - dec_126;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
      count_128 <= count_128 + inc_127 - dec_127;	// src/main/scala/tilelink/ToAXI4.scala:265:28, :269:22, :270:{22,32}, :271:{24,37}
    end
    if (auto_out_b_valid & ~nodeOut_b_ready)	// src/main/scala/tilelink/ToAXI4.scala:213:{25,28}, :221:33
      b_delay <= b_delay + 3'h1;	// src/main/scala/tilelink/ToAXI4.scala:212:24, :214:28
    else	// src/main/scala/tilelink/ToAXI4.scala:213:25
      b_delay <= 3'h0;	// src/main/scala/tilelink/ToAXI4.scala:212:24
    if (r_first)	// src/main/scala/tilelink/ToAXI4.scala:227:28
      r_denied_r <= &auto_out_r_bits_resp;	// src/main/scala/tilelink/ToAXI4.scala:229:39, src/main/scala/util/package.scala:80:63
  end // always @(posedge)
  























































































































































 // ENABLE_INITIAL_REG_
  TLMonitor_20 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/ToAXI4.scala:199:28
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/ToAXI4.scala:222:24
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/tilelink/ToAXI4.scala:248:23
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/tilelink/ToAXI4.scala:248:23
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_20 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeOut_w_deq_q_io_enq_ready),
    .io_enq_valid
      (~stall & auto_in_a_valid & ~(auto_in_a_bits_opcode[2]) & _out_w_valid_T_3),	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/ToAXI4.scala:198:49, :199:{21,52}, :202:{29,43,54}
    .io_enq_bits_data (auto_in_a_bits_data),
    .io_enq_bits_strb (auto_in_a_bits_mask),
    .io_enq_bits_last (a_last),	// src/main/scala/tilelink/Edges.scala:233:33
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (auto_out_w_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_73 queue_arw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                            (clock),
    .reset                            (reset),
    .io_enq_ready                     (_queue_arw_deq_q_io_enq_ready),
    .io_enq_valid                     (out_arw_valid),	// src/main/scala/tilelink/ToAXI4.scala:200:{31,45}
    .io_enq_bits_id                   (casez_tmp),	// src/main/scala/tilelink/ToAXI4.scala:165:17
    .io_enq_bits_addr                 (auto_in_a_bits_address),
    .io_enq_bits_len                  (~(_out_arw_bits_len_T_1[10:3])),	// src/main/scala/util/package.scala:235:{46,71,76}
    .io_enq_bits_size
      (auto_in_a_bits_size > 3'h2 ? 3'h3 : auto_in_a_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:168:{23,31}
    .io_enq_bits_echo_tl_state_size   ({1'h0, auto_in_a_bits_size}),	// src/main/scala/tilelink/ToAXI4.scala:182:22
    .io_enq_bits_echo_tl_state_source (auto_in_a_bits_source),
    .io_enq_bits_wen                  (~(auto_in_a_bits_opcode[2])),	// src/main/scala/tilelink/Edges.scala:93:{28,37}
    .io_deq_ready
      (_queue_arw_deq_q_io_deq_bits_wen ? auto_out_aw_ready : auto_out_ar_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:156:29
    .io_deq_valid                     (_queue_arw_deq_q_io_deq_valid),
    .io_deq_bits_id                   (_queue_arw_deq_q_io_deq_bits_id),
    .io_deq_bits_addr                 (_queue_arw_deq_q_io_deq_bits_addr),
    .io_deq_bits_len                  (_queue_arw_deq_q_io_deq_bits_len),
    .io_deq_bits_size                 (_queue_arw_deq_q_io_deq_bits_size),
    .io_deq_bits_echo_tl_state_size   (_queue_arw_deq_q_io_deq_bits_echo_tl_state_size),
    .io_deq_bits_echo_tl_state_source (_queue_arw_deq_q_io_deq_bits_echo_tl_state_source),
    .io_deq_bits_wen                  (_queue_arw_deq_q_io_deq_bits_wen)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/ToAXI4.scala:199:28
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/ToAXI4.scala:222:24
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_source = nodeIn_d_bits_source;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_in_d_bits_data = auto_out_r_bits_data;
  assign auto_in_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/tilelink/ToAXI4.scala:248:23
  assign auto_out_aw_valid =
    _queue_arw_deq_q_io_deq_valid & _queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:155:39
  assign auto_out_aw_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_echo_tl_state_size =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_aw_bits_echo_tl_state_source =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/tilelink/ToAXI4.scala:221:33
  assign auto_out_ar_valid =
    _queue_arw_deq_q_io_deq_valid & ~_queue_arw_deq_q_io_deq_bits_wen;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/ToAXI4.scala:154:{39,42}
  assign auto_out_ar_bits_id = _queue_arw_deq_q_io_deq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_addr = _queue_arw_deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_len = _queue_arw_deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_size = _queue_arw_deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_echo_tl_state_size =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_echo_tl_state_source =
    _queue_arw_deq_q_io_deq_bits_echo_tl_state_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_r_ready = nodeOut_r_ready;	// src/main/scala/tilelink/ToAXI4.scala:220:33
endmodule

module TLInterconnectCoupler_12(
  input         clock,
                reset,
  output        auto_widget_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_widget_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_widget_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_widget_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_widget_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_widget_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_widget_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_widget_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_widget_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_widget_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_widget_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_widget_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_widget_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_widget_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_widget_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_widget_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_widget_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4yank_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4yank_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_axi4yank_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4yank_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4yank_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4yank_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_axi4yank_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4yank_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4yank_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_axi4yank_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4yank_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4yank_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4yank_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_axi4yank_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_axi4yank_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_axi4yank_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_axi4yank_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_axi4yank_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_axi4yank_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_axi4yank_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_axi4yank_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_axi4yank_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_tl_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_tl_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_tl_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _tl2axi4_auto_out_aw_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [6:0]  _tl2axi4_auto_out_aw_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [31:0] _tl2axi4_auto_out_aw_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_aw_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_aw_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [6:0]  _tl2axi4_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [63:0] _tl2axi4_auto_out_w_bits_data;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_w_bits_strb;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_w_bits_last;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_b_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_ar_valid;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [6:0]  _tl2axi4_auto_out_ar_bits_id;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [31:0] _tl2axi4_auto_out_ar_bits_addr;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [7:0]  _tl2axi4_auto_out_ar_bits_len;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [2:0]  _tl2axi4_auto_out_ar_bits_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [3:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire [6:0]  _tl2axi4_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _tl2axi4_auto_out_r_ready;	// src/main/scala/tilelink/ToAXI4.scala:294:29
  wire        _axi4index_auto_in_aw_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_w_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_b_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_in_b_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_ar_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_in_r_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_in_r_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [1:0]  _axi4index_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_in_r_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_aw_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_aw_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_aw_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_aw_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [63:0] _axi4index_auto_out_w_bits_data;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_w_bits_last;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_b_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_ar_valid;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [31:0] _axi4index_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [7:0]  _axi4index_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [3:0]  _axi4index_auto_out_ar_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [6:0]  _axi4index_auto_out_ar_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire [2:0]  _axi4index_auto_out_ar_bits_echo_extra_id;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4index_auto_out_r_ready;	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  wire        _axi4yank_auto_in_aw_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_w_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_b_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_b_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_b_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_in_b_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_ar_ready;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_valid;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [63:0] _axi4yank_auto_in_r_bits_data;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [1:0]  _axi4yank_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [3:0]  _axi4yank_auto_in_r_bits_echo_tl_state_size;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [6:0]  _axi4yank_auto_in_r_bits_echo_tl_state_source;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire [2:0]  _axi4yank_auto_in_r_bits_echo_extra_id;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  wire        _axi4yank_auto_in_r_bits_last;	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4UserYanker_2 axi4yank (	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .clock                                (clock),
    .reset                                (reset),
    .auto_in_aw_ready                     (_axi4yank_auto_in_aw_ready),
    .auto_in_aw_valid                     (_axi4index_auto_out_aw_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_bits_echo_extra_id        (_axi4index_auto_out_aw_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_ready                      (_axi4yank_auto_in_w_ready),
    .auto_in_w_valid                      (_axi4index_auto_out_w_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_data                  (_axi4index_auto_out_w_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_w_bits_last                  (_axi4index_auto_out_w_bits_last),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_ready                      (_axi4index_auto_out_b_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_b_valid                      (_axi4yank_auto_in_b_valid),
    .auto_in_b_bits_id                    (_axi4yank_auto_in_b_bits_id),
    .auto_in_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source  (_axi4yank_auto_in_b_bits_echo_tl_state_source),
    .auto_in_b_bits_echo_extra_id         (_axi4yank_auto_in_b_bits_echo_extra_id),
    .auto_in_ar_ready                     (_axi4yank_auto_in_ar_ready),
    .auto_in_ar_valid                     (_axi4index_auto_out_ar_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_ar_bits_echo_extra_id        (_axi4index_auto_out_ar_bits_echo_extra_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_ready                      (_axi4index_auto_out_r_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_r_valid                      (_axi4yank_auto_in_r_valid),
    .auto_in_r_bits_id                    (_axi4yank_auto_in_r_bits_id),
    .auto_in_r_bits_data                  (_axi4yank_auto_in_r_bits_data),
    .auto_in_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source  (_axi4yank_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_echo_extra_id         (_axi4yank_auto_in_r_bits_echo_extra_id),
    .auto_in_r_bits_last                  (_axi4yank_auto_in_r_bits_last),
    .auto_out_aw_ready                    (auto_axi4yank_out_aw_ready),
    .auto_out_aw_valid                    (auto_axi4yank_out_aw_valid),
    .auto_out_aw_bits_id                  (auto_axi4yank_out_aw_bits_id),
    .auto_out_aw_bits_addr                (auto_axi4yank_out_aw_bits_addr),
    .auto_out_aw_bits_len                 (auto_axi4yank_out_aw_bits_len),
    .auto_out_aw_bits_size                (auto_axi4yank_out_aw_bits_size),
    .auto_out_w_ready                     (auto_axi4yank_out_w_ready),
    .auto_out_w_valid                     (auto_axi4yank_out_w_valid),
    .auto_out_w_bits_data                 (auto_axi4yank_out_w_bits_data),
    .auto_out_w_bits_strb                 (auto_axi4yank_out_w_bits_strb),
    .auto_out_w_bits_last                 (auto_axi4yank_out_w_bits_last),
    .auto_out_b_ready                     (auto_axi4yank_out_b_ready),
    .auto_out_b_valid                     (auto_axi4yank_out_b_valid),
    .auto_out_b_bits_id                   (auto_axi4yank_out_b_bits_id),
    .auto_out_b_bits_resp                 (auto_axi4yank_out_b_bits_resp),
    .auto_out_ar_ready                    (auto_axi4yank_out_ar_ready),
    .auto_out_ar_valid                    (auto_axi4yank_out_ar_valid),
    .auto_out_ar_bits_id                  (auto_axi4yank_out_ar_bits_id),
    .auto_out_ar_bits_addr                (auto_axi4yank_out_ar_bits_addr),
    .auto_out_ar_bits_len                 (auto_axi4yank_out_ar_bits_len),
    .auto_out_ar_bits_size                (auto_axi4yank_out_ar_bits_size),
    .auto_out_r_ready                     (auto_axi4yank_out_r_ready),
    .auto_out_r_valid                     (auto_axi4yank_out_r_valid),
    .auto_out_r_bits_id                   (auto_axi4yank_out_r_bits_id),
    .auto_out_r_bits_data                 (auto_axi4yank_out_r_bits_data),
    .auto_out_r_bits_resp                 (auto_axi4yank_out_r_bits_resp),
    .auto_out_r_bits_last                 (auto_axi4yank_out_r_bits_last)
  );	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  AXI4IdIndexer_2 axi4index (	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_in_aw_ready                      (_axi4index_auto_in_aw_ready),
    .auto_in_aw_valid                      (_tl2axi4_auto_out_aw_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_id                    (_tl2axi4_auto_out_aw_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_addr                  (_tl2axi4_auto_out_aw_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_len                   (_tl2axi4_auto_out_aw_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_size                  (_tl2axi4_auto_out_aw_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_size    (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_ready                       (_axi4index_auto_in_w_ready),
    .auto_in_w_valid                       (_tl2axi4_auto_out_w_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_data                   (_tl2axi4_auto_out_w_bits_data),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_strb                   (_tl2axi4_auto_out_w_bits_strb),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_w_bits_last                   (_tl2axi4_auto_out_w_bits_last),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_ready                       (_tl2axi4_auto_out_b_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_b_valid                       (_axi4index_auto_in_b_valid),
    .auto_in_b_bits_id                     (_axi4index_auto_in_b_bits_id),
    .auto_in_b_bits_resp                   (_axi4index_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_tl_state_size     (_axi4index_auto_in_b_bits_echo_tl_state_size),
    .auto_in_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),
    .auto_in_ar_ready                      (_axi4index_auto_in_ar_ready),
    .auto_in_ar_valid                      (_tl2axi4_auto_out_ar_valid),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_id                    (_tl2axi4_auto_out_ar_bits_id),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_addr                  (_tl2axi4_auto_out_ar_bits_addr),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_len                   (_tl2axi4_auto_out_ar_bits_len),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_size                  (_tl2axi4_auto_out_ar_bits_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_size    (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_ready                       (_tl2axi4_auto_out_r_ready),	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .auto_in_r_valid                       (_axi4index_auto_in_r_valid),
    .auto_in_r_bits_id                     (_axi4index_auto_in_r_bits_id),
    .auto_in_r_bits_data                   (_axi4index_auto_in_r_bits_data),
    .auto_in_r_bits_resp                   (_axi4index_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_tl_state_size     (_axi4index_auto_in_r_bits_echo_tl_state_size),
    .auto_in_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),
    .auto_in_r_bits_last                   (_axi4index_auto_in_r_bits_last),
    .auto_out_aw_ready                     (_axi4yank_auto_in_aw_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_aw_valid                     (_axi4index_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_axi4index_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_axi4index_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_axi4index_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_axi4index_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_tl_state_size
      (_axi4index_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_axi4index_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_aw_bits_echo_extra_id        (_axi4index_auto_out_aw_bits_echo_extra_id),
    .auto_out_w_ready                      (_axi4yank_auto_in_w_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_w_valid                      (_axi4index_auto_out_w_valid),
    .auto_out_w_bits_data                  (_axi4index_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_axi4index_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_axi4index_auto_out_w_bits_last),
    .auto_out_b_ready                      (_axi4index_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4yank_auto_in_b_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_id                    (_axi4yank_auto_in_b_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_resp                  (_axi4yank_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_size    (_axi4yank_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_tl_state_source
      (_axi4yank_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_b_bits_echo_extra_id         (_axi4yank_auto_in_b_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_ready                     (_axi4yank_auto_in_ar_ready),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_ar_valid                     (_axi4index_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_axi4index_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_axi4index_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_axi4index_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_axi4index_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_tl_state_size
      (_axi4index_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_axi4index_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_ar_bits_echo_extra_id        (_axi4index_auto_out_ar_bits_echo_extra_id),
    .auto_out_r_ready                      (_axi4index_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4yank_auto_in_r_valid),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_id                    (_axi4yank_auto_in_r_bits_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_data                  (_axi4yank_auto_in_r_bits_data),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_resp                  (_axi4yank_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_size    (_axi4yank_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_tl_state_source
      (_axi4yank_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_echo_extra_id         (_axi4yank_auto_in_r_bits_echo_extra_id),	// src/main/scala/amba/axi4/UserYanker.scala:122:30
    .auto_out_r_bits_last                  (_axi4yank_auto_in_r_bits_last)	// src/main/scala/amba/axi4/UserYanker.scala:122:30
  );	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  TLToAXI4_1 tl2axi4 (	// src/main/scala/tilelink/ToAXI4.scala:294:29
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_in_a_ready                       (auto_widget_in_a_ready),
    .auto_in_a_valid                       (auto_widget_in_a_valid),
    .auto_in_a_bits_opcode                 (auto_widget_in_a_bits_opcode),
    .auto_in_a_bits_param                  (auto_widget_in_a_bits_param),
    .auto_in_a_bits_size                   (auto_widget_in_a_bits_size),
    .auto_in_a_bits_source                 (auto_widget_in_a_bits_source),
    .auto_in_a_bits_address                (auto_widget_in_a_bits_address),
    .auto_in_a_bits_mask                   (auto_widget_in_a_bits_mask),
    .auto_in_a_bits_data                   (auto_widget_in_a_bits_data),
    .auto_in_d_ready                       (auto_widget_in_d_ready),
    .auto_in_d_valid                       (auto_widget_in_d_valid),
    .auto_in_d_bits_opcode                 (auto_widget_in_d_bits_opcode),
    .auto_in_d_bits_size                   (auto_widget_in_d_bits_size),
    .auto_in_d_bits_source                 (auto_widget_in_d_bits_source),
    .auto_in_d_bits_denied                 (auto_widget_in_d_bits_denied),
    .auto_in_d_bits_data                   (auto_widget_in_d_bits_data),
    .auto_in_d_bits_corrupt                (auto_widget_in_d_bits_corrupt),
    .auto_out_aw_ready                     (_axi4index_auto_in_aw_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_aw_valid                     (_tl2axi4_auto_out_aw_valid),
    .auto_out_aw_bits_id                   (_tl2axi4_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr                 (_tl2axi4_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len                  (_tl2axi4_auto_out_aw_bits_len),
    .auto_out_aw_bits_size                 (_tl2axi4_auto_out_aw_bits_size),
    .auto_out_aw_bits_echo_tl_state_size   (_tl2axi4_auto_out_aw_bits_echo_tl_state_size),
    .auto_out_aw_bits_echo_tl_state_source
      (_tl2axi4_auto_out_aw_bits_echo_tl_state_source),
    .auto_out_w_ready                      (_axi4index_auto_in_w_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_w_valid                      (_tl2axi4_auto_out_w_valid),
    .auto_out_w_bits_data                  (_tl2axi4_auto_out_w_bits_data),
    .auto_out_w_bits_strb                  (_tl2axi4_auto_out_w_bits_strb),
    .auto_out_w_bits_last                  (_tl2axi4_auto_out_w_bits_last),
    .auto_out_b_ready                      (_tl2axi4_auto_out_b_ready),
    .auto_out_b_valid                      (_axi4index_auto_in_b_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_id                    (_axi4index_auto_in_b_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_resp                  (_axi4index_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_size    (_axi4index_auto_in_b_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_b_bits_echo_tl_state_source
      (_axi4index_auto_in_b_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_ready                     (_axi4index_auto_in_ar_ready),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_ar_valid                     (_tl2axi4_auto_out_ar_valid),
    .auto_out_ar_bits_id                   (_tl2axi4_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr                 (_tl2axi4_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len                  (_tl2axi4_auto_out_ar_bits_len),
    .auto_out_ar_bits_size                 (_tl2axi4_auto_out_ar_bits_size),
    .auto_out_ar_bits_echo_tl_state_size   (_tl2axi4_auto_out_ar_bits_echo_tl_state_size),
    .auto_out_ar_bits_echo_tl_state_source
      (_tl2axi4_auto_out_ar_bits_echo_tl_state_source),
    .auto_out_r_ready                      (_tl2axi4_auto_out_r_ready),
    .auto_out_r_valid                      (_axi4index_auto_in_r_valid),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_id                    (_axi4index_auto_in_r_bits_id),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_data                  (_axi4index_auto_in_r_bits_data),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_resp                  (_axi4index_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_size    (_axi4index_auto_in_r_bits_echo_tl_state_size),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_echo_tl_state_source
      (_axi4index_auto_in_r_bits_echo_tl_state_source),	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
    .auto_out_r_bits_last                  (_axi4index_auto_in_r_bits_last)	// src/main/scala/amba/axi4/IdIndexer.scala:104:31
  );	// src/main/scala/tilelink/ToAXI4.scala:294:29
  assign auto_tl_in_a_ready = auto_tl_out_a_ready;
  assign auto_tl_in_d_valid = auto_tl_out_d_valid;
  assign auto_tl_in_d_bits_opcode = auto_tl_out_d_bits_opcode;
  assign auto_tl_in_d_bits_size = auto_tl_out_d_bits_size;
  assign auto_tl_in_d_bits_source = auto_tl_out_d_bits_source;
  assign auto_tl_in_d_bits_denied = auto_tl_out_d_bits_denied;
  assign auto_tl_in_d_bits_data = auto_tl_out_d_bits_data;
  assign auto_tl_in_d_bits_corrupt = auto_tl_out_d_bits_corrupt;
  assign auto_tl_out_a_valid = auto_tl_in_a_valid;
  assign auto_tl_out_a_bits_opcode = auto_tl_in_a_bits_opcode;
  assign auto_tl_out_a_bits_param = auto_tl_in_a_bits_param;
  assign auto_tl_out_a_bits_size = auto_tl_in_a_bits_size;
  assign auto_tl_out_a_bits_source = auto_tl_in_a_bits_source;
  assign auto_tl_out_a_bits_address = auto_tl_in_a_bits_address;
  assign auto_tl_out_a_bits_mask = auto_tl_in_a_bits_mask;
  assign auto_tl_out_a_bits_data = auto_tl_in_a_bits_data;
  assign auto_tl_out_d_ready = auto_tl_in_d_ready;
endmodule

module MemoryBus(
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bus_xing_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_bus_xing_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_bus_xing_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_bus_xing_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_bus_xing_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_bus_xing_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bus_xing_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_bus_xing_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bus_xing_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_bus_xing_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_bus_xing_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bus_xing_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [6:0]  _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [6:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_param;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [6:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [31:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [7:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _picker_auto_in_a_ready;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_in_d_valid;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_in_d_bits_opcode;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_in_d_bits_size;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [6:0]  _picker_auto_in_d_bits_source;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_in_d_bits_denied;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [63:0] _picker_auto_in_d_bits_data;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_out_a_valid;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_opcode;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_param;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_size;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [6:0]  _picker_auto_out_a_bits_source;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [31:0] _picker_auto_out_a_bits_address;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [7:0]  _picker_auto_out_a_bits_mask;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [63:0] _picker_auto_out_a_bits_data;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_out_d_ready;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _fixer_auto_out_a_valid;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_param;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [2:0]  _fixer_auto_out_a_bits_size;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [6:0]  _fixer_auto_out_a_bits_source;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [31:0] _fixer_auto_out_a_bits_address;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [7:0]  _fixer_auto_out_a_bits_mask;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire [63:0] _fixer_auto_out_a_bits_data;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  wire        _fixer_auto_out_d_ready;	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  TLFIFOFixer_4 fixer (	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .clock
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock),
    .reset
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset),
    .auto_in_a_ready         (auto_bus_xing_in_a_ready),
    .auto_in_a_valid         (auto_bus_xing_in_a_valid),
    .auto_in_a_bits_opcode   (auto_bus_xing_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_bus_xing_in_a_bits_param),
    .auto_in_a_bits_size     (auto_bus_xing_in_a_bits_size),
    .auto_in_a_bits_source   (auto_bus_xing_in_a_bits_source),
    .auto_in_a_bits_address  (auto_bus_xing_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_bus_xing_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_bus_xing_in_a_bits_data),
    .auto_in_d_ready         (auto_bus_xing_in_d_ready),
    .auto_in_d_valid         (auto_bus_xing_in_d_valid),
    .auto_in_d_bits_opcode   (auto_bus_xing_in_d_bits_opcode),
    .auto_in_d_bits_size     (auto_bus_xing_in_d_bits_size),
    .auto_in_d_bits_source   (auto_bus_xing_in_d_bits_source),
    .auto_in_d_bits_denied   (auto_bus_xing_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_bus_xing_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_bus_xing_in_d_bits_corrupt),
    .auto_out_a_ready        (_picker_auto_in_a_ready),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_a_valid        (_fixer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fixer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_fixer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_fixer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fixer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fixer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fixer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fixer_auto_out_a_bits_data),
    .auto_out_d_ready        (_fixer_auto_out_d_ready),
    .auto_out_d_valid        (_picker_auto_in_d_valid),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_opcode  (_picker_auto_in_d_bits_opcode),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_size    (_picker_auto_in_d_bits_size),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_source  (_picker_auto_in_d_bits_source),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_denied  (_picker_auto_in_d_bits_denied),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_data    (_picker_auto_in_d_bits_data),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_out_d_bits_corrupt (_picker_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/ProbePicker.scala:66:28
  );	// src/main/scala/tilelink/FIFOFixer.scala:146:27
  ProbePicker picker (	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .clock
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock),
    .reset
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset),
    .auto_in_a_ready         (_picker_auto_in_a_ready),
    .auto_in_a_valid         (_fixer_auto_out_a_valid),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_opcode   (_fixer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_param    (_fixer_auto_out_a_bits_param),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_size     (_fixer_auto_out_a_bits_size),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_source   (_fixer_auto_out_a_bits_source),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_address  (_fixer_auto_out_a_bits_address),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_mask     (_fixer_auto_out_a_bits_mask),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_a_bits_data     (_fixer_auto_out_a_bits_data),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_d_ready         (_fixer_auto_out_d_ready),	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .auto_in_d_valid         (_picker_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_picker_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_picker_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_picker_auto_in_d_bits_source),
    .auto_in_d_bits_denied   (_picker_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_picker_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_picker_auto_in_d_bits_corrupt),
    .auto_out_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_a_valid        (_picker_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_picker_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_picker_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_picker_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_picker_auto_out_a_bits_source),
    .auto_out_a_bits_address (_picker_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_picker_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_picker_auto_out_a_bits_data),
    .auto_out_d_ready        (_picker_auto_out_d_ready),
    .auto_out_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_out_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt)	// src/main/scala/diplomacy/LazyModule.scala:501:27
  );	// src/main/scala/tilelink/ProbePicker.scala:66:28
  TLInterconnectCoupler_12 coupler_to_memory_controller_port_named_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock),
    .reset
      (auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset),
    .auto_widget_in_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready),
    .auto_widget_in_a_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_param
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_param),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_address
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_mask
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_a_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_d_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_widget_in_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid),
    .auto_widget_in_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode),
    .auto_widget_in_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size),
    .auto_widget_in_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source),
    .auto_widget_in_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied),
    .auto_widget_in_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data),
    .auto_widget_in_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt),
    .auto_axi4yank_out_aw_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready),
    .auto_axi4yank_out_aw_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid),
    .auto_axi4yank_out_aw_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id),
    .auto_axi4yank_out_aw_bits_addr
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr),
    .auto_axi4yank_out_aw_bits_len
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len),
    .auto_axi4yank_out_aw_bits_size
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size),
    .auto_axi4yank_out_w_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready),
    .auto_axi4yank_out_w_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid),
    .auto_axi4yank_out_w_bits_data
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data),
    .auto_axi4yank_out_w_bits_strb
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb),
    .auto_axi4yank_out_w_bits_last
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last),
    .auto_axi4yank_out_b_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready),
    .auto_axi4yank_out_b_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid),
    .auto_axi4yank_out_b_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id),
    .auto_axi4yank_out_b_bits_resp
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp),
    .auto_axi4yank_out_ar_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready),
    .auto_axi4yank_out_ar_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid),
    .auto_axi4yank_out_ar_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id),
    .auto_axi4yank_out_ar_bits_addr
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr),
    .auto_axi4yank_out_ar_bits_len
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len),
    .auto_axi4yank_out_ar_bits_size
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size),
    .auto_axi4yank_out_r_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready),
    .auto_axi4yank_out_r_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid),
    .auto_axi4yank_out_r_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id),
    .auto_axi4yank_out_r_bits_data
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data),
    .auto_axi4yank_out_r_bits_resp
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp),
    .auto_axi4yank_out_r_bits_last
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last),
    .auto_tl_in_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),
    .auto_tl_in_a_valid             (_picker_auto_out_a_valid),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_opcode       (_picker_auto_out_a_bits_opcode),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_param        (_picker_auto_out_a_bits_param),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_size         (_picker_auto_out_a_bits_size),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_source       (_picker_auto_out_a_bits_source),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_address      (_picker_auto_out_a_bits_address),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_mask         (_picker_auto_out_a_bits_mask),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_data         (_picker_auto_out_a_bits_data),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_d_ready             (_picker_auto_out_d_ready),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),
    .auto_tl_in_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),
    .auto_tl_in_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt),
    .auto_tl_out_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_a_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_a_bits_data),
    .auto_tl_out_d_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_out_d_ready),
    .auto_tl_out_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_denied),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_tl_out_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_widget_in_d_bits_corrupt)	// src/main/scala/diplomacy/LazyModule.scala:501:27
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
endmodule

module TLMonitor_21(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [4:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]  _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _GEN_0 = {10'h0, io_in_c_bits_size};	// src/main/scala/util/package.scala:235:71
  wire         _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]   param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]   size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [4:0]   source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire         _d_first_T_3 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [2:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [4:0]   source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]   sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [2:0]   b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [1:0]   param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [31:0]  address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire         _c_first_T_1 = io_in_c_ready & io_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]   c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]   param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [2:0]   size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg  [4:0]   source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0]  address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [18:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [75:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [75:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]   a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [75:0]  _GEN_1 = {69'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [75:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_1;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [31:0]  _GEN_2 = {27'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_3 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [31:0]  _GEN_4 = {27'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [18:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [75:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]   c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         c_first_1 = c_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]   d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         _GEN_5 = io_in_c_bits_opcode[2] & io_in_c_bits_opcode[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [31:0]  _GEN_6 = {27'h0, io_in_c_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire         _GEN_7 = _c_first_T_1 & c_first_1 & _GEN_5;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]   inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg  [2:0]   d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         d_first_3 = d_first_counter_3 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire         _GEN_8 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode[2] & ~(io_in_d_bits_opcode[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]   _GEN_9 = {2'h0, io_in_d_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]   d_set = _GEN_8 ? 4'h1 << _GEN_9 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire [3:0]   _GEN_10 = {2'h0, io_in_e_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  


























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]  _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _GEN_67 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_1 = 13'h3F << _GEN_67;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_5 = 13'h3F << _GEN_67;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_9 = 13'h3F << _GEN_67;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _d_first_beats1_decode_T_13 = 13'h3F << _GEN_67;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _c_first_beats1_decode_T_1 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [12:0]  _c_first_beats1_decode_T_5 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [258:0] _GEN_68 = {252'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire         _GEN_69 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [270:0] _GEN_70 = {264'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire         _GEN_71 = _d_first_T_3 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  wire [31:0]  _d_clr_T = 32'h1 << _GEN_4;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _a_set_T = 32'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_opcodes_clr_T_5 = 271'hF << _GEN_70;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [258:0] _a_opcodes_set_T_1 =
    {255'h0, _GEN_3 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_68;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [270:0] _d_sizes_clr_T_5 = 271'hF << _GEN_70;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [258:0] _a_sizes_set_T_1 =
    {255'h0, _GEN_3 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_68;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [31:0]  _d_clr_T_1 = 32'h1 << _GEN_4;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [31:0]  _c_set_T = 32'h1 << _GEN_6;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [270:0] _d_sizes_clr_T_11 = 271'hF << _GEN_70;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire [258:0] _c_sizes_set_T_1 =
    {255'h0, _GEN_7 ? {io_in_c_bits_size, 1'h1} : 4'h0}
    << {252'h0, io_in_c_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54, :752:40, :760:{25,36,70}, :763:{28,59}, :765:52
  wire         b_first_done = io_in_b_ready & io_in_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 19'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 76'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_13[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <= d_first_counter_3 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (b_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|b_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          b_first_counter <= b_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          b_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|c_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          c_first_counter <= c_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_3 ? _a_set_T[18:0] : 19'h0))
        & ~(_GEN_69 ? _d_clr_T[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_3 ? _a_opcodes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_69 ? _d_opcodes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_3 ? _a_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_69 ? _d_sizes_clr_T_5[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <=
        (inflight_1 | (_GEN_7 ? _c_set_T[18:0] : 19'h0))
        & ~(_GEN_71 ? _d_clr_T_1[18:0] : 19'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :760:{25,36,70}, :761:28, :771:34, :785:{25,70,88}, :786:21, :811:{35,44,46}
      inflight_sizes_1 <=
        (inflight_sizes_1 | (_GEN_7 ? _c_sizes_set_T_1[75:0] : 76'h0))
        & ~(_GEN_71 ? _d_sizes_clr_T_11[75:0] : 76'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :760:{25,36,70}, :765:{28,52}, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~(io_in_e_valid ? 4'h1 << _GEN_10 : 4'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :831:70, :832:13, :836:25, :837:71, :838:13, :844:{27,36,38}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & ~(|b_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:419:18
      param_2 <= io_in_b_bits_param;	// src/main/scala/tilelink/Monitor.scala:408:22
      address_1 <= io_in_b_bits_address;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & ~(|c_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  






















































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module BroadcastFilter(
  output        io_request_ready,	// src/main/scala/tilelink/Broadcast.scala:356:14
  input         io_request_valid,	// src/main/scala/tilelink/Broadcast.scala:356:14
  input  [1:0]  io_request_bits_mshr,	// src/main/scala/tilelink/Broadcast.scala:356:14
  input  [31:0] io_request_bits_address,	// src/main/scala/tilelink/Broadcast.scala:356:14
  input         io_request_bits_allocOH,	// src/main/scala/tilelink/Broadcast.scala:356:14
                io_request_bits_needT,	// src/main/scala/tilelink/Broadcast.scala:356:14
                io_response_ready,	// src/main/scala/tilelink/Broadcast.scala:356:14
  output        io_response_valid,	// src/main/scala/tilelink/Broadcast.scala:356:14
  output [1:0]  io_response_bits_mshr,	// src/main/scala/tilelink/Broadcast.scala:356:14
  output [31:0] io_response_bits_address,	// src/main/scala/tilelink/Broadcast.scala:356:14
  output        io_response_bits_allocOH,	// src/main/scala/tilelink/Broadcast.scala:356:14
                io_response_bits_needT	// src/main/scala/tilelink/Broadcast.scala:356:14
);

  assign io_request_ready = io_response_ready;
  assign io_response_valid = io_request_valid;
  assign io_response_bits_mshr = io_request_bits_mshr;
  assign io_response_bits_address = io_request_bits_address;
  assign io_response_bits_allocOH = io_request_bits_allocOH;
  assign io_response_bits_needT = io_request_bits_needT;
endmodule

// VCS coverage exclude_file
module ram_8x72(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [71:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [71:0] W0_data
);

  reg [71:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  












 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 72'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_74(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [71:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire        do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_8x72 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_data, io_enq_bits_mask})	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_mask = _ram_ext_R0_data[7:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_data = _ram_ext_R0_data[71:8];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module TLBroadcastTracker(
  input         clock,
                reset,
                io_in_a_first,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_in_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_in_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [63:0] io_in_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_out_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_out_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [2:0]  io_out_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [6:0]  io_out_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [31:0] io_out_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [7:0]  io_out_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [63:0] io_out_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_probe_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probe_bits_count,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probenack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probedack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probesack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_d_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_e_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [4:0]  io_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [25:0] io_line,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_idle,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_need_d	// src/main/scala/tilelink/Broadcast.scala:401:14
);

  wire        io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  wire        _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _o_data_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         got_e;	// src/main/scala/tilelink/Broadcast.scala:424:24
  reg         sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24
  reg         shared;	// src/main/scala/tilelink/Broadcast.scala:426:20
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
  reg  [2:0]  param;	// src/main/scala/tilelink/Broadcast.scala:428:20
  reg  [2:0]  size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  reg  [4:0]  source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  reg  [31:0] address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  reg         count;	// src/main/scala/tilelink/Broadcast.scala:434:20
  wire        idle = got_e & sent_d;	// src/main/scala/tilelink/Broadcast.scala:424:24, :425:24, :436:23
  wire        _GEN = io_in_a_ready_0 & io_in_a_valid & io_in_a_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22, :486:45
  wire        _GEN_0 = io_probenack | io_probedack;	// src/main/scala/tilelink/Broadcast.scala:468:22
  


























 // not def SYNTHESIS
  assign io_in_a_ready_0 = (idle | ~io_in_a_first) & _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:436:23, :486:{26,29,45}
  wire        acquire = opcode == 3'h6 | (&opcode);	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:{24,52,62}
  always @(posedge clock) begin
    if (reset) begin
      got_e <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:424:24
      sent_d <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:425:24
      address <= 32'h0;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    else begin
      got_e <=
        io_e_last
        | (_GEN ? io_in_a_bits_opcode != 3'h6 & io_in_a_bits_opcode != 3'h7 : got_e);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:424:24, :438:{22,40}, :442:{13,36,64,87}, :463:20, :465:11
      sent_d <= io_d_last | ~_GEN & sent_d;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :438:{22,40}, :440:13, :459:20, :461:12
      if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
        address <= io_in_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    if (io_probesack)
      shared <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:426:20
    else
      shared <= ~_GEN & shared;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :426:20, :438:{22,40}, :440:13, :441:13
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:428:20
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:429:20
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:430:20
    end
    if (_GEN_0)	// src/main/scala/tilelink/Broadcast.scala:468:22
      count <= count - ~(io_probenack & io_probedack);	// src/main/scala/tilelink/Broadcast.scala:434:20, :470:{20,25,39}
    else if (io_probe_valid)	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= io_probe_bits_count;	// src/main/scala/tilelink/Broadcast.scala:434:20
    else	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= _GEN | count;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:434:20, :438:{22,40}, :450:13
  end // always @(posedge)
  


























 // ENABLE_INITIAL_REG_
  Queue_74 o_data_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_o_data_q_io_enq_ready),
    .io_enq_valid     ((idle | ~io_in_a_first) & io_in_a_valid),	// src/main/scala/tilelink/Broadcast.scala:436:23, :486:29, :487:{25,44}
    .io_enq_bits_mask (io_in_a_bits_mask),
    .io_enq_bits_data (io_in_a_bits_data),
    .io_deq_ready     (io_out_a_ready & ~count),	// src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :496:34
    .io_deq_valid     (_o_data_q_io_deq_valid),
    .io_deq_bits_mask (io_out_a_bits_mask),
    .io_deq_bits_data (io_out_a_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign io_in_a_ready = io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  assign io_out_a_valid = _o_data_q_io_deq_valid & ~count;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :497:34
  assign io_out_a_bits_opcode = acquire ? 3'h4 : opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:52, :498:31
  assign io_out_a_bits_param = acquire ? 3'h0 : param;	// src/main/scala/tilelink/Broadcast.scala:428:20, :492:52, :499:31
  assign io_out_a_bits_size = size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  assign io_out_a_bits_source = {acquire ? {1'h1, ~shared} : 2'h0, source};	// src/main/scala/tilelink/Broadcast.scala:426:20, :430:20, :492:52, :494:22, :501:{31,35}
  assign io_out_a_bits_address = address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  assign io_source = source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  assign io_line = address[31:6];	// src/main/scala/tilelink/Broadcast.scala:433:24, :480:22
  assign io_idle = idle;	// src/main/scala/tilelink/Broadcast.scala:436:23
  assign io_need_d = ~sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24, :478:16
endmodule

module TLBroadcastTracker_1(
  input         clock,
                reset,
                io_in_a_first,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_in_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_in_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [63:0] io_in_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_out_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_out_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [2:0]  io_out_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [6:0]  io_out_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [31:0] io_out_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [7:0]  io_out_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [63:0] io_out_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_probe_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probe_bits_count,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probenack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probedack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probesack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_d_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_e_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [4:0]  io_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [25:0] io_line,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_idle,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_need_d	// src/main/scala/tilelink/Broadcast.scala:401:14
);

  wire        io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  wire        _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _o_data_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         got_e;	// src/main/scala/tilelink/Broadcast.scala:424:24
  reg         sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24
  reg         shared;	// src/main/scala/tilelink/Broadcast.scala:426:20
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
  reg  [2:0]  param;	// src/main/scala/tilelink/Broadcast.scala:428:20
  reg  [2:0]  size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  reg  [4:0]  source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  reg  [31:0] address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  reg         count;	// src/main/scala/tilelink/Broadcast.scala:434:20
  wire        idle = got_e & sent_d;	// src/main/scala/tilelink/Broadcast.scala:424:24, :425:24, :436:23
  wire        _GEN = io_in_a_ready_0 & io_in_a_valid & io_in_a_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22, :486:45
  wire        _GEN_0 = io_probenack | io_probedack;	// src/main/scala/tilelink/Broadcast.scala:468:22
  


























 // not def SYNTHESIS
  assign io_in_a_ready_0 = (idle | ~io_in_a_first) & _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:436:23, :486:{26,29,45}
  wire        acquire = opcode == 3'h6 | (&opcode);	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:{24,52,62}
  always @(posedge clock) begin
    if (reset) begin
      got_e <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:424:24
      sent_d <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:425:24
      address <= 32'h40;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    else begin
      got_e <=
        io_e_last
        | (_GEN ? io_in_a_bits_opcode != 3'h6 & io_in_a_bits_opcode != 3'h7 : got_e);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:424:24, :438:{22,40}, :442:{13,36,64,87}, :463:20, :465:11
      sent_d <= io_d_last | ~_GEN & sent_d;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :438:{22,40}, :440:13, :459:20, :461:12
      if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
        address <= io_in_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    if (io_probesack)
      shared <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:426:20
    else
      shared <= ~_GEN & shared;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :426:20, :438:{22,40}, :440:13, :441:13
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:428:20
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:429:20
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:430:20
    end
    if (_GEN_0)	// src/main/scala/tilelink/Broadcast.scala:468:22
      count <= count - ~(io_probenack & io_probedack);	// src/main/scala/tilelink/Broadcast.scala:434:20, :470:{20,25,39}
    else if (io_probe_valid)	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= io_probe_bits_count;	// src/main/scala/tilelink/Broadcast.scala:434:20
    else	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= _GEN | count;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:434:20, :438:{22,40}, :450:13
  end // always @(posedge)
  


























 // ENABLE_INITIAL_REG_
  Queue_74 o_data_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_o_data_q_io_enq_ready),
    .io_enq_valid     ((idle | ~io_in_a_first) & io_in_a_valid),	// src/main/scala/tilelink/Broadcast.scala:436:23, :486:29, :487:{25,44}
    .io_enq_bits_mask (io_in_a_bits_mask),
    .io_enq_bits_data (io_in_a_bits_data),
    .io_deq_ready     (io_out_a_ready & ~count),	// src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :496:34
    .io_deq_valid     (_o_data_q_io_deq_valid),
    .io_deq_bits_mask (io_out_a_bits_mask),
    .io_deq_bits_data (io_out_a_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign io_in_a_ready = io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  assign io_out_a_valid = _o_data_q_io_deq_valid & ~count;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :497:34
  assign io_out_a_bits_opcode = acquire ? 3'h4 : opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:52, :498:31
  assign io_out_a_bits_param = acquire ? 3'h0 : param;	// src/main/scala/tilelink/Broadcast.scala:428:20, :492:52, :499:31
  assign io_out_a_bits_size = size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  assign io_out_a_bits_source = {acquire ? {1'h1, ~shared} : 2'h0, source};	// src/main/scala/tilelink/Broadcast.scala:426:20, :430:20, :492:52, :494:22, :501:{31,35}
  assign io_out_a_bits_address = address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  assign io_source = source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  assign io_line = address[31:6];	// src/main/scala/tilelink/Broadcast.scala:433:24, :480:22
  assign io_idle = idle;	// src/main/scala/tilelink/Broadcast.scala:436:23
  assign io_need_d = ~sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24, :478:16
endmodule

module TLBroadcastTracker_2(
  input         clock,
                reset,
                io_in_a_first,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_in_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_in_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [63:0] io_in_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_out_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_out_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [2:0]  io_out_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [6:0]  io_out_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [31:0] io_out_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [7:0]  io_out_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [63:0] io_out_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_probe_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probe_bits_count,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probenack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probedack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probesack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_d_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_e_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [4:0]  io_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [25:0] io_line,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_idle,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_need_d	// src/main/scala/tilelink/Broadcast.scala:401:14
);

  wire        io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  wire        _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _o_data_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         got_e;	// src/main/scala/tilelink/Broadcast.scala:424:24
  reg         sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24
  reg         shared;	// src/main/scala/tilelink/Broadcast.scala:426:20
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
  reg  [2:0]  param;	// src/main/scala/tilelink/Broadcast.scala:428:20
  reg  [2:0]  size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  reg  [4:0]  source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  reg  [31:0] address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  reg         count;	// src/main/scala/tilelink/Broadcast.scala:434:20
  wire        idle = got_e & sent_d;	// src/main/scala/tilelink/Broadcast.scala:424:24, :425:24, :436:23
  wire        _GEN = io_in_a_ready_0 & io_in_a_valid & io_in_a_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22, :486:45
  wire        _GEN_0 = io_probenack | io_probedack;	// src/main/scala/tilelink/Broadcast.scala:468:22
  


























 // not def SYNTHESIS
  assign io_in_a_ready_0 = (idle | ~io_in_a_first) & _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:436:23, :486:{26,29,45}
  wire        acquire = opcode == 3'h6 | (&opcode);	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:{24,52,62}
  always @(posedge clock) begin
    if (reset) begin
      got_e <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:424:24
      sent_d <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:425:24
      address <= 32'h80;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    else begin
      got_e <=
        io_e_last
        | (_GEN ? io_in_a_bits_opcode != 3'h6 & io_in_a_bits_opcode != 3'h7 : got_e);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:424:24, :438:{22,40}, :442:{13,36,64,87}, :463:20, :465:11
      sent_d <= io_d_last | ~_GEN & sent_d;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :438:{22,40}, :440:13, :459:20, :461:12
      if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
        address <= io_in_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    if (io_probesack)
      shared <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:426:20
    else
      shared <= ~_GEN & shared;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :426:20, :438:{22,40}, :440:13, :441:13
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:428:20
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:429:20
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:430:20
    end
    if (_GEN_0)	// src/main/scala/tilelink/Broadcast.scala:468:22
      count <= count - ~(io_probenack & io_probedack);	// src/main/scala/tilelink/Broadcast.scala:434:20, :470:{20,25,39}
    else if (io_probe_valid)	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= io_probe_bits_count;	// src/main/scala/tilelink/Broadcast.scala:434:20
    else	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= _GEN | count;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:434:20, :438:{22,40}, :450:13
  end // always @(posedge)
  


























 // ENABLE_INITIAL_REG_
  Queue_74 o_data_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_o_data_q_io_enq_ready),
    .io_enq_valid     ((idle | ~io_in_a_first) & io_in_a_valid),	// src/main/scala/tilelink/Broadcast.scala:436:23, :486:29, :487:{25,44}
    .io_enq_bits_mask (io_in_a_bits_mask),
    .io_enq_bits_data (io_in_a_bits_data),
    .io_deq_ready     (io_out_a_ready & ~count),	// src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :496:34
    .io_deq_valid     (_o_data_q_io_deq_valid),
    .io_deq_bits_mask (io_out_a_bits_mask),
    .io_deq_bits_data (io_out_a_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign io_in_a_ready = io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  assign io_out_a_valid = _o_data_q_io_deq_valid & ~count;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :497:34
  assign io_out_a_bits_opcode = acquire ? 3'h4 : opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:52, :498:31
  assign io_out_a_bits_param = acquire ? 3'h0 : param;	// src/main/scala/tilelink/Broadcast.scala:428:20, :492:52, :499:31
  assign io_out_a_bits_size = size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  assign io_out_a_bits_source = {acquire ? {1'h1, ~shared} : 2'h0, source};	// src/main/scala/tilelink/Broadcast.scala:426:20, :430:20, :492:52, :494:22, :501:{31,35}
  assign io_out_a_bits_address = address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  assign io_source = source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  assign io_line = address[31:6];	// src/main/scala/tilelink/Broadcast.scala:433:24, :480:22
  assign io_idle = idle;	// src/main/scala/tilelink/Broadcast.scala:436:23
  assign io_need_d = ~sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24, :478:16
endmodule

module TLBroadcastTracker_3(
  input         clock,
                reset,
                io_in_a_first,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_in_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_in_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_in_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [4:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input  [63:0] io_in_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_out_a_ready,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_out_a_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [2:0]  io_out_a_bits_opcode,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_param,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_out_a_bits_size,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [6:0]  io_out_a_bits_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [31:0] io_out_a_bits_address,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [7:0]  io_out_a_bits_mask,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [63:0] io_out_a_bits_data,	// src/main/scala/tilelink/Broadcast.scala:401:14
  input         io_probe_valid,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probe_bits_count,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probenack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probedack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_probesack,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_d_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_e_last,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [4:0]  io_source,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output [25:0] io_line,	// src/main/scala/tilelink/Broadcast.scala:401:14
  output        io_idle,	// src/main/scala/tilelink/Broadcast.scala:401:14
                io_need_d	// src/main/scala/tilelink/Broadcast.scala:401:14
);

  wire        io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  wire        _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _o_data_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         got_e;	// src/main/scala/tilelink/Broadcast.scala:424:24
  reg         sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24
  reg         shared;	// src/main/scala/tilelink/Broadcast.scala:426:20
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
  reg  [2:0]  param;	// src/main/scala/tilelink/Broadcast.scala:428:20
  reg  [2:0]  size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  reg  [4:0]  source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  reg  [31:0] address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  reg         count;	// src/main/scala/tilelink/Broadcast.scala:434:20
  wire        idle = got_e & sent_d;	// src/main/scala/tilelink/Broadcast.scala:424:24, :425:24, :436:23
  wire        _GEN = io_in_a_ready_0 & io_in_a_valid & io_in_a_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22, :486:45
  wire        _GEN_0 = io_probenack | io_probedack;	// src/main/scala/tilelink/Broadcast.scala:468:22
  


























 // not def SYNTHESIS
  assign io_in_a_ready_0 = (idle | ~io_in_a_first) & _o_data_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:436:23, :486:{26,29,45}
  wire        acquire = opcode == 3'h6 | (&opcode);	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:{24,52,62}
  always @(posedge clock) begin
    if (reset) begin
      got_e <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:424:24
      sent_d <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:425:24
      address <= 32'hC0;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    else begin
      got_e <=
        io_e_last
        | (_GEN ? io_in_a_bits_opcode != 3'h6 & io_in_a_bits_opcode != 3'h7 : got_e);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:424:24, :438:{22,40}, :442:{13,36,64,87}, :463:20, :465:11
      sent_d <= io_d_last | ~_GEN & sent_d;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :438:{22,40}, :440:13, :459:20, :461:12
      if (_GEN)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
        address <= io_in_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:433:24
    end
    if (io_probesack)
      shared <= 1'h1;	// src/main/scala/tilelink/Broadcast.scala:426:20
    else
      shared <= ~_GEN & shared;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:425:24, :426:20, :438:{22,40}, :440:13, :441:13
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:438:22
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:428:20
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:429:20
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:430:20
    end
    if (_GEN_0)	// src/main/scala/tilelink/Broadcast.scala:468:22
      count <= count - ~(io_probenack & io_probedack);	// src/main/scala/tilelink/Broadcast.scala:434:20, :470:{20,25,39}
    else if (io_probe_valid)	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= io_probe_bits_count;	// src/main/scala/tilelink/Broadcast.scala:434:20
    else	// src/main/scala/tilelink/Broadcast.scala:401:14
      count <= _GEN | count;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:434:20, :438:{22,40}, :450:13
  end // always @(posedge)
  


























 // ENABLE_INITIAL_REG_
  Queue_74 o_data_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_o_data_q_io_enq_ready),
    .io_enq_valid     ((idle | ~io_in_a_first) & io_in_a_valid),	// src/main/scala/tilelink/Broadcast.scala:436:23, :486:29, :487:{25,44}
    .io_enq_bits_mask (io_in_a_bits_mask),
    .io_enq_bits_data (io_in_a_bits_data),
    .io_deq_ready     (io_out_a_ready & ~count),	// src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :496:34
    .io_deq_valid     (_o_data_q_io_deq_valid),
    .io_deq_bits_mask (io_out_a_bits_mask),
    .io_deq_bits_data (io_out_a_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign io_in_a_ready = io_in_a_ready_0;	// src/main/scala/tilelink/Broadcast.scala:486:45
  assign io_out_a_valid = _o_data_q_io_deq_valid & ~count;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/Broadcast.scala:434:20, :491:26, :497:34
  assign io_out_a_bits_opcode = acquire ? 3'h4 : opcode;	// src/main/scala/tilelink/Broadcast.scala:427:20, :492:52, :498:31
  assign io_out_a_bits_param = acquire ? 3'h0 : param;	// src/main/scala/tilelink/Broadcast.scala:428:20, :492:52, :499:31
  assign io_out_a_bits_size = size;	// src/main/scala/tilelink/Broadcast.scala:429:20
  assign io_out_a_bits_source = {acquire ? {1'h1, ~shared} : 2'h0, source};	// src/main/scala/tilelink/Broadcast.scala:426:20, :430:20, :492:52, :494:22, :501:{31,35}
  assign io_out_a_bits_address = address;	// src/main/scala/tilelink/Broadcast.scala:433:24
  assign io_source = source;	// src/main/scala/tilelink/Broadcast.scala:430:20
  assign io_line = address[31:6];	// src/main/scala/tilelink/Broadcast.scala:433:24, :480:22
  assign io_idle = idle;	// src/main/scala/tilelink/Broadcast.scala:436:23
  assign io_need_d = ~sent_d;	// src/main/scala/tilelink/Broadcast.scala:425:24, :478:16
endmodule

module TLBroadcast(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg  [2:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31
  wire        putfull_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  wire        d_normal_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  wire        releaseack_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  wire        nodeIn_c_ready;	// src/main/scala/tilelink/Broadcast.scala:184:32
  wire [2:0]  d_normal_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:130:21, :131:24, :132:30
  wire [4:0]  d_normal_bits_source;	// src/main/scala/tilelink/Broadcast.scala:130:21
  wire        d_normal_valid;	// src/main/scala/tilelink/Broadcast.scala:129:48
  wire        _TLBroadcastTracker_3_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_3_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_3_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_3_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_3_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_3_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_3_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_3_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_2_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_2_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_2_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_2_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_2_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_2_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_2_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_1_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_1_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_1_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_1_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_1_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_1_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_1_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_in_a_ready;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_param;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [2:0]  _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [6:0]  _TLBroadcastTracker_io_out_a_bits_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [31:0] _TLBroadcastTracker_io_out_a_bits_address;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [7:0]  _TLBroadcastTracker_io_out_a_bits_mask;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [63:0] _TLBroadcastTracker_io_out_a_bits_data;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [4:0]  _TLBroadcastTracker_io_source;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire [25:0] _TLBroadcastTracker_io_line;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_idle;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _TLBroadcastTracker_io_need_d;	// src/main/scala/tilelink/Broadcast.scala:107:15
  wire        _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_valid;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [1:0]  _filter_io_response_bits_mshr;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire [31:0] _filter_io_response_bits_address;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        _filter_io_response_bits_needT;	// src/main/scala/tilelink/Broadcast.scala:99:26
  wire        d_drop = auto_out_d_bits_source[6:5] == 2'h1;	// src/main/scala/tilelink/Broadcast.scala:118:37, :119:27
  wire        _GEN = d_normal_ready & d_normal_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/tilelink/Broadcast.scala:129:48
  wire [12:0] _GEN_0 = {10'h0, auto_out_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0] _beats1_decode_T_1 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [2:0]  beats1 = d_normal_bits_opcode[0] ? ~(_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Broadcast.scala:130:21, :131:24, :132:30, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [2:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first = counter == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_last = counter == 3'h1 | beats1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire [3:0]  _d_trackerOH_T_8 =
    {_TLBroadcastTracker_3_io_need_d
       & _TLBroadcastTracker_3_io_source == d_normal_bits_source,
     _TLBroadcastTracker_2_io_need_d
       & _TLBroadcastTracker_2_io_source == d_normal_bits_source,
     _TLBroadcastTracker_1_io_need_d
       & _TLBroadcastTracker_1_io_source == d_normal_bits_source,
     _TLBroadcastTracker_io_need_d
       & _TLBroadcastTracker_io_source == d_normal_bits_source};	// src/main/scala/tilelink/Broadcast.scala:107:15, :123:{62,74,102}, :130:21
  reg  [3:0]  d_trackerOH_r;	// src/main/scala/util/package.scala:80:63
  wire [3:0]  d_trackerOH = d_first ? _d_trackerOH_T_8 : d_trackerOH_r;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:80:{42,63}
  wire        nodeOut_d_ready = d_normal_ready | d_drop;	// src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/tilelink/Broadcast.scala:119:27, :128:50
  assign d_normal_valid = auto_out_d_valid & ~d_drop;	// src/main/scala/tilelink/Broadcast.scala:119:27, :125:31, :129:48
  assign d_normal_bits_source = auto_out_d_bits_source[4:0];	// src/main/scala/tilelink/Broadcast.scala:130:21
  assign d_normal_bits_opcode =
    auto_out_d_bits_source[6]
      ? (auto_out_d_bits_opcode[0] ? 3'h5 : 3'h6)
      : auto_out_d_bits_opcode;	// src/main/scala/tilelink/Broadcast.scala:118:37, :130:21, :131:{19,24}, :132:{30,36}, src/main/scala/tilelink/Edges.scala:107:36
  wire        d_response = auto_out_d_bits_opcode[0] | ~(auto_out_d_bits_source[6]);	// src/main/scala/tilelink/Broadcast.scala:118:37, :131:19, :140:{34,37}, src/main/scala/tilelink/Edges.scala:107:36
  wire        _GEN_1 = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:128:50
  wire        c_probeack = auto_in_c_bits_opcode == 3'h4;	// src/main/scala/tilelink/Broadcast.scala:158:45
  wire        c_probeackdata = auto_in_c_bits_opcode == 3'h5;	// src/main/scala/tilelink/Broadcast.scala:159:45
  wire        c_release = auto_in_c_bits_opcode == 3'h6;	// src/main/scala/tilelink/Broadcast.scala:161:45
  wire        c_trackerOH_0 = _TLBroadcastTracker_io_line == auto_in_c_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_1 =
    _TLBroadcastTracker_1_io_line == auto_in_c_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_2 =
    _TLBroadcastTracker_2_io_line == auto_in_c_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        c_trackerOH_3 =
    _TLBroadcastTracker_3_io_line == auto_in_c_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :162:{55,78}
  wire        _c_first_T = nodeIn_c_ready & auto_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:184:32
  wire        _clearOH_T_1 = c_probeack | c_probeackdata;	// src/main/scala/tilelink/Broadcast.scala:158:45, :159:45, :170:50
  wire        _GEN_2 = _c_first_T & c_probeack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:158:45, :175:40
  wire        _GEN_3 = auto_in_c_bits_param == 3'h0 | auto_in_c_bits_param == 3'h4;	// src/main/scala/tilelink/Broadcast.scala:177:{27,50}, :178:27
  assign nodeIn_c_ready = c_probeack | (c_release ? releaseack_ready : putfull_ready);	// src/main/scala/tilelink/Arbiter.scala:94:31, src/main/scala/tilelink/Broadcast.scala:158:45, :161:45, :184:{32,38}
  wire        winner_0 = auto_in_c_valid & c_release;	// src/main/scala/tilelink/Broadcast.scala:161:45, :192:79
  wire        putfull_valid =
    auto_in_c_valid & (c_probeackdata | (&auto_in_c_bits_opcode));	// src/main/scala/tilelink/Broadcast.scala:159:45, :160:45, :197:{35,54}
  wire        _putfull_bits_a_mask_T = auto_in_c_bits_size > 3'h2;	// src/main/scala/util/Misc.scala:206:21
  wire        putfull_bits_a_mask_size = auto_in_c_bits_size[1:0] == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_mask_acc =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & ~(auto_in_c_bits_address[2]);	// src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        putfull_bits_a_mask_acc_1 =
    _putfull_bits_a_mask_T | putfull_bits_a_mask_size & auto_in_c_bits_address[2];	// src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        putfull_bits_a_mask_size_1 = auto_in_c_bits_size[1:0] == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/util/Misc.scala:209:26
  wire        putfull_bits_a_mask_eq_2 =
    ~(auto_in_c_bits_address[2]) & ~(auto_in_c_bits_address[1]);	// src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        putfull_bits_a_mask_acc_2 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_3 =
    ~(auto_in_c_bits_address[2]) & auto_in_c_bits_address[1];	// src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        putfull_bits_a_mask_acc_3 =
    putfull_bits_a_mask_acc | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_4 =
    auto_in_c_bits_address[2] & ~(auto_in_c_bits_address[1]);	// src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        putfull_bits_a_mask_acc_4 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        putfull_bits_a_mask_eq_5 =
    auto_in_c_bits_address[2] & auto_in_c_bits_address[1];	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire        putfull_bits_a_mask_acc_5 =
    putfull_bits_a_mask_acc_1 | putfull_bits_a_mask_size_1 & putfull_bits_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  reg  [2:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        winner_1 = ~winner_0 & d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/Broadcast.scala:129:48, :192:79
  wire        _nodeIn_d_valid_T = winner_0 | d_normal_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:129:48, :192:79
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, src/main/scala/tilelink/Broadcast.scala:192:79
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign releaseack_ready = auto_in_d_ready & (idle | state_0);	// src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31
  assign d_normal_ready = auto_in_d_ready & (idle ? ~winner_0 : state_1);	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:192:79
  wire        nodeIn_d_valid =
    idle ? _nodeIn_d_valid_T : state_0 & winner_0 | state_1 & d_normal_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/tilelink/Broadcast.scala:129:48, :192:79
  wire        _nodeIn_d_bits_T_2 = muxState_1 & auto_out_d_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire        _nodeIn_d_bits_T_8 = muxState_1 & auto_out_d_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  _nodeIn_d_bits_T_11 =
    muxState_1 ? {|(d_trackerOH[3:2]), d_trackerOH[3] | d_trackerOH[1]} : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/util/package.scala:80:42
  wire [4:0]  _nodeIn_d_bits_T_14 =
    (muxState_0 ? auto_in_c_bits_source : 5'h0)
    | (muxState_1 ? d_normal_bits_source : 5'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:130:21
  wire [2:0]  _nodeIn_d_bits_T_17 =
    (muxState_0 ? auto_in_c_bits_size : 3'h0)
    | (muxState_1 ? auto_out_d_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0]  _nodeIn_d_bits_T_20 =
    muxState_1 & auto_out_d_bits_source[6] & auto_out_d_bits_opcode[0]
      ? {1'h0, ~(auto_out_d_bits_source[5])}
      : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:118:37, :130:21, :131:{19,24}, :133:{30,36,51,58}, src/main/scala/tilelink/Edges.scala:107:36
  wire [2:0]  _nodeIn_d_bits_T_23 =
    (muxState_0 ? 3'h6 : 3'h0) | (muxState_1 ? d_normal_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:130:21, :131:24, :132:30
  reg  [2:0]  beatsLeft_1;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle_1 = beatsLeft_1 == 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire        _GEN_4 = _TLBroadcastTracker_io_out_a_valid | putfull_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15, :197:35, src/main/scala/util/package.scala:245:43
  wire        _GEN_5 =
    _TLBroadcastTracker_2_io_out_a_valid | _TLBroadcastTracker_1_io_out_a_valid | _GEN_4;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:245:43
  wire        _GEN_6 =
    _TLBroadcastTracker_1_io_out_a_valid | _TLBroadcastTracker_io_out_a_valid
    | putfull_valid;	// src/main/scala/tilelink/Broadcast.scala:107:15, :197:35, src/main/scala/util/package.scala:245:43
  wire        winner_1_1 = ~putfull_valid & _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/Broadcast.scala:107:15, :197:35
  wire        winner_1_2 = ~_GEN_4 & _TLBroadcastTracker_1_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:245:43
  wire        winner_1_3 = ~_GEN_6 & _TLBroadcastTracker_2_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:245:43
  wire        winner_1_4 = ~_GEN_5 & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:16:61, :71:69, src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:245:43
  wire        _nodeOut_a_valid_T = putfull_valid | _TLBroadcastTracker_io_out_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31, src/main/scala/tilelink/Broadcast.scala:107:15, :197:35
  
















































 // not def SYNTHESIS
  reg         state_1_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_2;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_3;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1_4;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_1_0 = idle_1 ? putfull_valid : state_1_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25, src/main/scala/tilelink/Broadcast.scala:197:35
  wire        muxState_1_1 = idle_1 ? winner_1_1 : state_1_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1_2 = idle_1 ? winner_1_2 : state_1_2;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1_3 = idle_1 ? winner_1_3 : state_1_3;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1_4 = idle_1 ? winner_1_4 : state_1_4;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  assign putfull_ready = auto_out_a_ready & (idle_1 | state_1_0);	// src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31
  wire        nodeOut_a_valid =
    idle_1
      ? _nodeOut_a_valid_T | _TLBroadcastTracker_1_io_out_a_valid
        | _TLBroadcastTracker_2_io_out_a_valid | _TLBroadcastTracker_3_io_out_a_valid
      : state_1_0 & putfull_valid | state_1_1 & _TLBroadcastTracker_io_out_a_valid
        | state_1_2 & _TLBroadcastTracker_1_io_out_a_valid | state_1_3
        & _TLBroadcastTracker_2_io_out_a_valid | state_1_4
        & _TLBroadcastTracker_3_io_out_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:{24,46}, src/main/scala/tilelink/Broadcast.scala:107:15, :197:35
  reg  [25:0] probe_line;	// src/main/scala/tilelink/Broadcast.scala:216:27
  reg  [1:0]  probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28
  wire [31:0] nodeIn_b_bits_b_address = {probe_line, 6'h0};	// src/main/scala/tilelink/Broadcast.scala:216:27, :225:46
  wire        _matchTrackers_T_1 =
    _TLBroadcastTracker_io_line == auto_in_a_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84}
  wire        _matchTrackers_T_3 =
    _TLBroadcastTracker_1_io_line == auto_in_a_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84}
  wire        _matchTrackers_T_5 =
    _TLBroadcastTracker_2_io_line == auto_in_a_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84}
  wire        _matchTrackers_T_7 =
    _TLBroadcastTracker_3_io_line == auto_in_a_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:107:15, :236:{62,84}
  wire [3:0]  filter_io_request_bits_mshr_lo =
    (|{_matchTrackers_T_7, _matchTrackers_T_5, _matchTrackers_T_3, _matchTrackers_T_1})
      ? {_matchTrackers_T_7, _matchTrackers_T_5, _matchTrackers_T_3, _matchTrackers_T_1}
      : {~(_TLBroadcastTracker_2_io_idle | _TLBroadcastTracker_1_io_idle
           | _TLBroadcastTracker_io_idle),
         ~(_TLBroadcastTracker_1_io_idle | _TLBroadcastTracker_io_idle),
         ~_TLBroadcastTracker_io_idle,
         1'h1}
        & {_TLBroadcastTracker_3_io_idle,
           _TLBroadcastTracker_2_io_idle,
           _TLBroadcastTracker_1_io_idle,
           _TLBroadcastTracker_io_idle};	// src/main/scala/tilelink/Broadcast.scala:107:15, :234:64, :236:{62,100}, :237:40, :238:{39,41}, :239:30, src/main/scala/util/package.scala:245:43
  wire [3:0]  _GEN_7 =
    filter_io_request_bits_mshr_lo
    & {_TLBroadcastTracker_3_io_in_a_ready,
       _TLBroadcastTracker_2_io_in_a_ready,
       _TLBroadcastTracker_1_io_in_a_ready,
       _TLBroadcastTracker_io_in_a_ready};	// src/main/scala/tilelink/Broadcast.scala:107:15, :239:30, :240:63, :241:41
  wire        nodeIn_a_ready =
    ((|a_first_counter) | _filter_io_request_ready) & (|_GEN_7);	// src/main/scala/tilelink/Broadcast.scala:99:26, :241:{41,58}, :243:{31,59}, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_8 = (|a_first_counter) | _filter_io_request_ready;	// src/main/scala/tilelink/Broadcast.scala:99:26, :245:59, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _sack_T = ~probe_todo & _filter_io_response_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :215:31, :259:35
  wire [12:0] _decode_T_5 = 13'h3F << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [12:0] _decode_T_25 = 13'h3F << _TLBroadcastTracker_3_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [12:0] _decode_T_21 = 13'h3F << _TLBroadcastTracker_2_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [12:0] _decode_T_17 = 13'h3F << _TLBroadcastTracker_1_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [12:0] _decode_T_13 = 13'h3F << _TLBroadcastTracker_io_out_a_bits_size;	// src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/package.scala:235:71
  wire [12:0] _decode_T_9 = 13'h3F << auto_in_c_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [12:0] _a_first_beats1_decode_T_1 = 13'h3F << auto_in_a_bits_size;	// src/main/scala/util/package.scala:235:71
  always @(posedge clock) begin
    if (reset) begin
      counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      beatsLeft_1 <= 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_1_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_2 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_3 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1_4 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      probe_todo <= 1'h0;	// src/main/scala/tilelink/Broadcast.scala:215:31
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (idle & auto_in_d_ready)	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
        beatsLeft <= winner_1 & d_normal_bits_opcode[0] ? ~(_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, src/main/scala/tilelink/Broadcast.scala:130:21, :131:24, :132:30, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {2'h0, auto_in_d_ready & nodeIn_d_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:192:79
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (idle_1 & auto_out_a_ready)	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
        beatsLeft_1 <=
          (putfull_valid ? ~(_decode_T_9[5:3]) : 3'h0)
          | (winner_1_1 & ~(_TLBroadcastTracker_io_out_a_bits_opcode[2])
               ? ~(_decode_T_13[5:3])
               : 3'h0)
          | (winner_1_2 & ~(_TLBroadcastTracker_1_io_out_a_bits_opcode[2])
               ? ~(_decode_T_17[5:3])
               : 3'h0)
          | (winner_1_3 & ~(_TLBroadcastTracker_2_io_out_a_bits_opcode[2])
               ? ~(_decode_T_21[5:3])
               : 3'h0)
          | (winner_1_4 & ~(_TLBroadcastTracker_3_io_out_a_bits_opcode[2])
               ? ~(_decode_T_25[5:3])
               : 3'h0);	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, :84:44, src/main/scala/tilelink/Broadcast.scala:107:15, :197:35, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft_1 <= beatsLeft_1 - {2'h0, auto_out_a_ready & nodeOut_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (idle_1) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_1_0 <= putfull_valid;	// src/main/scala/tilelink/Arbiter.scala:88:26, src/main/scala/tilelink/Broadcast.scala:197:35
        state_1_1 <= winner_1_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1_2 <= winner_1_2;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1_3 <= winner_1_3;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1_4 <= winner_1_4;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
      if (_sack_T)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <= ~_filter_io_response_bits_allocOH;	// src/main/scala/tilelink/Broadcast.scala:99:26, :215:31, :257:54
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        probe_todo <= ~(auto_in_b_ready & probe_todo) & probe_todo;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:215:31, :227:{24,37}
      if (nodeIn_a_ready & auto_in_a_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:243:59
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            auto_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
      end
    end
    if (d_first)	// src/main/scala/tilelink/Edges.scala:232:25
      d_trackerOH_r <= _d_trackerOH_T_8;	// src/main/scala/tilelink/Broadcast.scala:123:102, src/main/scala/util/package.scala:80:63
    if (_sack_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_line <= _filter_io_response_bits_address[31:6];	// src/main/scala/tilelink/Broadcast.scala:99:26, :216:27, :262:56
      probe_perms <= _filter_io_response_bits_needT ? 2'h2 : 2'h1;	// src/main/scala/tilelink/Broadcast.scala:99:26, :217:28, :263:27
    end
  end // always @(posedge)
  
































 // ENABLE_INITIAL_REG_
  TLMonitor_21 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/tilelink/Broadcast.scala:243:59
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_b_ready        (auto_in_b_ready),
    .io_in_b_valid        (probe_todo),	// src/main/scala/tilelink/Broadcast.scala:215:31
    .io_in_b_bits_param   (probe_perms),	// src/main/scala/tilelink/Broadcast.scala:217:28
    .io_in_b_bits_address (nodeIn_b_bits_b_address),	// src/main/scala/tilelink/Broadcast.scala:225:46
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/tilelink/Broadcast.scala:184:32
    .io_in_c_valid        (auto_in_c_valid),
    .io_in_c_bits_opcode  (auto_in_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_c_bits_param),
    .io_in_c_bits_size    (auto_in_c_bits_size),
    .io_in_c_bits_source  (auto_in_c_bits_source),
    .io_in_c_bits_address (auto_in_c_bits_address),
    .io_in_c_bits_corrupt (auto_in_c_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode  (_nodeIn_d_bits_T_23),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_param   (_nodeIn_d_bits_T_20),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_size    (_nodeIn_d_bits_T_17),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_source  (_nodeIn_d_bits_T_14),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_sink    (_nodeIn_d_bits_T_11),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_denied  (_nodeIn_d_bits_T_8),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_corrupt (_nodeIn_d_bits_T_2),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_e_valid        (auto_in_e_valid),
    .io_in_e_bits_sink    (auto_in_e_bits_sink)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  BroadcastFilter filter (	// src/main/scala/tilelink/Broadcast.scala:99:26
    .io_request_ready         (_filter_io_request_ready),
    .io_request_valid         (auto_in_a_valid & ~(|a_first_counter) & (|_GEN_7)),	// src/main/scala/tilelink/Broadcast.scala:241:{41,58}, :250:{45,56}, src/main/scala/tilelink/Edges.scala:230:27, :232:25
    .io_request_bits_mshr
      ({|(filter_io_request_bits_mshr_lo[3:2]),
        filter_io_request_bits_mshr_lo[3] | filter_io_request_bits_mshr_lo[1]}),	// src/main/scala/chisel3/util/OneHot.scala:30:18, :32:{14,28}, src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :251:38
    .io_request_bits_address  (auto_in_a_bits_address),
    .io_request_bits_allocOH  (auto_in_a_bits_source == 5'h10),	// src/main/scala/diplomacy/Parameters.scala:46:9
    .io_request_bits_needT
      ((&auto_in_a_bits_opcode) | auto_in_a_bits_opcode == 3'h6
         ? auto_in_a_bits_param == 3'h2 | auto_in_a_bits_param == 3'h1
         : auto_in_a_bits_opcode == 3'h5
             ? auto_in_a_bits_param == 3'h1
             : auto_in_a_bits_opcode != 3'h4),	// src/main/scala/chisel3/util/Mux.scala:77:13
    .io_response_ready        (~probe_todo),	// src/main/scala/tilelink/Broadcast.scala:215:31, :259:35
    .io_response_valid        (_filter_io_response_valid),
    .io_response_bits_mshr    (_filter_io_response_bits_mshr),
    .io_response_bits_address (_filter_io_response_bits_address),
    .io_response_bits_allocOH (_filter_io_response_bits_allocOH),
    .io_response_bits_needT   (_filter_io_response_bits_needT)
  );	// src/main/scala/tilelink/Broadcast.scala:99:26
  TLBroadcastTracker TLBroadcastTracker (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (~(|a_first_counter)),	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
    .io_in_a_ready         (_TLBroadcastTracker_io_in_a_ready),
    .io_in_a_valid         (auto_in_a_valid & filter_io_request_bits_mshr_lo[0] & _GEN_8),	// src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{36,46,59}
    .io_in_a_bits_opcode   (auto_in_a_bits_opcode),
    .io_in_a_bits_param    (auto_in_a_bits_param),
    .io_in_a_bits_size     (auto_in_a_bits_size),
    .io_in_a_bits_source   (auto_in_a_bits_source),
    .io_in_a_bits_address  (auto_in_a_bits_address),
    .io_in_a_bits_mask     (auto_in_a_bits_mask),
    .io_in_a_bits_data     (auto_in_a_bits_data),
    .io_out_a_ready        (auto_out_a_ready & (idle_1 ? ~putfull_valid : state_1_1)),	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/tilelink/Broadcast.scala:197:35
    .io_out_a_valid        (_TLBroadcastTracker_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & _filter_io_response_bits_mshr == 2'h0),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :269:85, :272:56
    .io_probe_bits_count   (~_filter_io_response_bits_allocOH),	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:54
    .io_probenack          (_GEN_2 & c_trackerOH_0),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[0] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:{37,51}, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_0 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:{40,50,84}, :177:50
    .io_d_last             (d_trackerOH[0] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:{34,51,65}, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (auto_in_e_bits_sink == 2'h0 & auto_in_e_valid),	// src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_io_source),
    .io_line               (_TLBroadcastTracker_io_line),
    .io_idle               (_TLBroadcastTracker_io_idle),
    .io_need_d             (_TLBroadcastTracker_io_need_d)
  );	// src/main/scala/tilelink/Broadcast.scala:107:15
  TLBroadcastTracker_1 TLBroadcastTracker_1 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (~(|a_first_counter)),	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
    .io_in_a_ready         (_TLBroadcastTracker_1_io_in_a_ready),
    .io_in_a_valid         (auto_in_a_valid & filter_io_request_bits_mshr_lo[1] & _GEN_8),	// src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{36,46,59}
    .io_in_a_bits_opcode   (auto_in_a_bits_opcode),
    .io_in_a_bits_param    (auto_in_a_bits_param),
    .io_in_a_bits_size     (auto_in_a_bits_size),
    .io_in_a_bits_source   (auto_in_a_bits_source),
    .io_in_a_bits_address  (auto_in_a_bits_address),
    .io_in_a_bits_mask     (auto_in_a_bits_mask),
    .io_in_a_bits_data     (auto_in_a_bits_data),
    .io_out_a_ready        (auto_out_a_ready & (idle_1 ? ~_GEN_4 : state_1_2)),	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/util/package.scala:245:43
    .io_out_a_valid        (_TLBroadcastTracker_1_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_1_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_1_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_1_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_1_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_1_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_1_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_1_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & _filter_io_response_bits_mshr == 2'h1),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :269:85, :272:56
    .io_probe_bits_count   (~_filter_io_response_bits_allocOH),	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:54
    .io_probenack          (_GEN_2 & c_trackerOH_1),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[1] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:{37,51}, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_1 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:{40,50,84}, :177:50
    .io_d_last             (d_trackerOH[1] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:{34,51,65}, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (auto_in_e_bits_sink == 2'h1 & auto_in_e_valid),	// src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_1_io_source),
    .io_line               (_TLBroadcastTracker_1_io_line),
    .io_idle               (_TLBroadcastTracker_1_io_idle),
    .io_need_d             (_TLBroadcastTracker_1_io_need_d)
  );	// src/main/scala/tilelink/Broadcast.scala:107:15
  TLBroadcastTracker_2 TLBroadcastTracker_2 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (~(|a_first_counter)),	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
    .io_in_a_ready         (_TLBroadcastTracker_2_io_in_a_ready),
    .io_in_a_valid         (auto_in_a_valid & filter_io_request_bits_mshr_lo[2] & _GEN_8),	// src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{36,46,59}
    .io_in_a_bits_opcode   (auto_in_a_bits_opcode),
    .io_in_a_bits_param    (auto_in_a_bits_param),
    .io_in_a_bits_size     (auto_in_a_bits_size),
    .io_in_a_bits_source   (auto_in_a_bits_source),
    .io_in_a_bits_address  (auto_in_a_bits_address),
    .io_in_a_bits_mask     (auto_in_a_bits_mask),
    .io_in_a_bits_data     (auto_in_a_bits_data),
    .io_out_a_ready        (auto_out_a_ready & (idle_1 ? ~_GEN_6 : state_1_3)),	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/util/package.scala:245:43
    .io_out_a_valid        (_TLBroadcastTracker_2_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_2_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_2_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_2_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_2_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_2_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_2_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_2_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & _filter_io_response_bits_mshr == 2'h2),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :269:85, :272:56
    .io_probe_bits_count   (~_filter_io_response_bits_allocOH),	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:54
    .io_probenack          (_GEN_2 & c_trackerOH_2),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[2] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:{37,51}, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_2 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:{40,50,84}, :177:50
    .io_d_last             (d_trackerOH[2] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:{34,51,65}, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             (auto_in_e_bits_sink == 2'h2 & auto_in_e_valid),	// src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_2_io_source),
    .io_line               (_TLBroadcastTracker_2_io_line),
    .io_idle               (_TLBroadcastTracker_2_io_idle),
    .io_need_d             (_TLBroadcastTracker_2_io_need_d)
  );	// src/main/scala/tilelink/Broadcast.scala:107:15
  TLBroadcastTracker_3 TLBroadcastTracker_3 (	// src/main/scala/tilelink/Broadcast.scala:107:15
    .clock                 (clock),
    .reset                 (reset),
    .io_in_a_first         (~(|a_first_counter)),	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
    .io_in_a_ready         (_TLBroadcastTracker_3_io_in_a_ready),
    .io_in_a_valid         (auto_in_a_valid & filter_io_request_bits_mshr_lo[3] & _GEN_8),	// src/main/scala/tilelink/Broadcast.scala:239:30, :244:35, :245:{36,46,59}
    .io_in_a_bits_opcode   (auto_in_a_bits_opcode),
    .io_in_a_bits_param    (auto_in_a_bits_param),
    .io_in_a_bits_size     (auto_in_a_bits_size),
    .io_in_a_bits_source   (auto_in_a_bits_source),
    .io_in_a_bits_address  (auto_in_a_bits_address),
    .io_in_a_bits_mask     (auto_in_a_bits_mask),
    .io_in_a_bits_data     (auto_in_a_bits_data),
    .io_out_a_ready        (auto_out_a_ready & (idle_1 ? ~_GEN_5 : state_1_4)),	// src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31, src/main/scala/util/package.scala:245:43
    .io_out_a_valid        (_TLBroadcastTracker_3_io_out_a_valid),
    .io_out_a_bits_opcode  (_TLBroadcastTracker_3_io_out_a_bits_opcode),
    .io_out_a_bits_param   (_TLBroadcastTracker_3_io_out_a_bits_param),
    .io_out_a_bits_size    (_TLBroadcastTracker_3_io_out_a_bits_size),
    .io_out_a_bits_source  (_TLBroadcastTracker_3_io_out_a_bits_source),
    .io_out_a_bits_address (_TLBroadcastTracker_3_io_out_a_bits_address),
    .io_out_a_bits_mask    (_TLBroadcastTracker_3_io_out_a_bits_mask),
    .io_out_a_bits_data    (_TLBroadcastTracker_3_io_out_a_bits_data),
    .io_probe_valid        (_sack_T & (&_filter_io_response_bits_mshr)),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:99:26, :269:85, :272:56
    .io_probe_bits_count   (~_filter_io_response_bits_allocOH),	// src/main/scala/tilelink/Broadcast.scala:99:26, :257:54
    .io_probenack          (_GEN_2 & c_trackerOH_3),	// src/main/scala/tilelink/Broadcast.scala:162:55, :175:{40,54}
    .io_probedack          (d_trackerOH[3] & _GEN_1 & d_drop),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:119:27, :141:33, :143:{37,51}, src/main/scala/util/package.scala:80:42
    .io_probesack          (_c_first_T & c_trackerOH_3 & _clearOH_T_1 & _GEN_3),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:162:55, :170:50, :176:{40,50,84}, :177:50
    .io_d_last             (d_trackerOH[3] & _GEN & d_response & d_last),	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Broadcast.scala:140:34, :141:33, :142:{34,51,65}, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:80:42
    .io_e_last             ((&auto_in_e_bits_sink) & auto_in_e_valid),	// src/main/scala/tilelink/Broadcast.scala:112:46, :113:34
    .io_source             (_TLBroadcastTracker_3_io_source),
    .io_line               (_TLBroadcastTracker_3_io_line),
    .io_idle               (_TLBroadcastTracker_3_io_idle),
    .io_need_d             (_TLBroadcastTracker_3_io_need_d)
  );	// src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/tilelink/Broadcast.scala:243:59
  assign auto_in_b_valid = probe_todo;	// src/main/scala/tilelink/Broadcast.scala:215:31
  assign auto_in_b_bits_param = probe_perms;	// src/main/scala/tilelink/Broadcast.scala:217:28
  assign auto_in_b_bits_address = nodeIn_b_bits_b_address;	// src/main/scala/tilelink/Broadcast.scala:225:46
  assign auto_in_c_ready = nodeIn_c_ready;	// src/main/scala/tilelink/Broadcast.scala:184:32
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_d_bits_opcode = _nodeIn_d_bits_T_23;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_param = _nodeIn_d_bits_T_20;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_size = _nodeIn_d_bits_T_17;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_source = _nodeIn_d_bits_T_14;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_sink = _nodeIn_d_bits_T_11;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_denied = _nodeIn_d_bits_T_8;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_data = muxState_1 ? auto_out_d_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_d_bits_corrupt = _nodeIn_d_bits_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_a_valid = nodeOut_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_a_bits_opcode =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_opcode : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_opcode : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_out_a_bits_param =
    (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_param : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_param : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_param : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_param : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_out_a_bits_size =
    (muxState_1_0 ? auto_in_c_bits_size : 3'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_size : 3'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_size : 3'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_size : 3'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_size : 3'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_out_a_bits_source =
    (muxState_1_0
       ? {(&auto_in_c_bits_opcode) ? 2'h2 : 2'h1,
          (&auto_in_c_bits_opcode)
            ? auto_in_c_bits_source
            : (c_trackerOH_0 ? _TLBroadcastTracker_io_source : 5'h0)
              | (c_trackerOH_1 ? _TLBroadcastTracker_1_io_source : 5'h0)
              | (c_trackerOH_2 ? _TLBroadcastTracker_2_io_source : 5'h0)
              | (c_trackerOH_3 ? _TLBroadcastTracker_3_io_source : 5'h0)}
       : 7'h0) | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_source : 7'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_source : 7'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_source : 7'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_source : 7'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, :160:45, :162:55, :195:25, :196:25, :198:38
  assign auto_out_a_bits_address =
    (muxState_1_0 ? auto_in_c_bits_address : 32'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_address : 32'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_address : 32'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_address : 32'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_out_a_bits_mask =
    (muxState_1_0
       ? {putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_eq_5
            & auto_in_c_bits_address[0],
          putfull_bits_a_mask_acc_5 | putfull_bits_a_mask_eq_5
            & ~(auto_in_c_bits_address[0]),
          putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_eq_4
            & auto_in_c_bits_address[0],
          putfull_bits_a_mask_acc_4 | putfull_bits_a_mask_eq_4
            & ~(auto_in_c_bits_address[0]),
          putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_eq_3
            & auto_in_c_bits_address[0],
          putfull_bits_a_mask_acc_3 | putfull_bits_a_mask_eq_3
            & ~(auto_in_c_bits_address[0]),
          putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_eq_2
            & auto_in_c_bits_address[0],
          putfull_bits_a_mask_acc_2 | putfull_bits_a_mask_eq_2
            & ~(auto_in_c_bits_address[0])}
       : 8'h0) | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_mask : 8'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_mask : 8'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_mask : 8'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_mask : 8'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10
  assign auto_out_a_bits_data =
    (muxState_1_0 ? auto_in_c_bits_data : 64'h0)
    | (muxState_1_1 ? _TLBroadcastTracker_io_out_a_bits_data : 64'h0)
    | (muxState_1_2 ? _TLBroadcastTracker_1_io_out_a_bits_data : 64'h0)
    | (muxState_1_3 ? _TLBroadcastTracker_2_io_out_a_bits_data : 64'h0)
    | (muxState_1_4 ? _TLBroadcastTracker_3_io_out_a_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Broadcast.scala:107:15
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/tilelink/Broadcast.scala:128:50
endmodule

module TLMonitor_22(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [12:0]   _GEN = {10'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire          _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [2:0]    a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [2:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [6:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [2:0]    d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [2:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [6:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg           denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [127:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [511:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [511:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [2:0]    a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          a_first_1 = a_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [2:0]    d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_1 = d_first_counter_1 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [511:0]  _GEN_0 = {503'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [511:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN_0;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [127:0]  _GEN_1 = {121'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire          _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [127:0]  _GEN_3 = {121'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [127:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [511:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [2:0]    d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire          d_first_2 = d_first_counter_2 == 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  














































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [12:0]   _a_first_beats1_decode_T_1 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _a_first_beats1_decode_T_5 = 13'h3F << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _GEN_32 = {10'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_1 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_5 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [12:0]   _d_first_beats1_decode_T_9 = 13'h3F << _GEN_32;	// src/main/scala/util/package.scala:235:71
  wire [1026:0] _GEN_33 = {1018'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:656:54
  wire [1038:0] _GEN_34 = {1030'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1038:0] _d_opcodes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [1026:0] _a_opcodes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [1038:0] _d_sizes_clr_T_5 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [1026:0] _a_sizes_set_T_1 =
    {1023'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 4'h0} << _GEN_33;	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [1038:0] _d_sizes_clr_T_11 = 1039'hF << _GEN_34;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          _d_first_T_2 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_35 = _d_first_T_2 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_36 = _d_first_T_2 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 128'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 512'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 3'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 3'h0 : ~(_a_first_beats1_decode_T_5[5:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[5:3]) : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 3'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <=
        (inflight | (_GEN_2 ? 128'h1 << _GEN_1 : 128'h0))
        & ~(_GEN_35 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_opcodes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[511:0] : 512'h0))
        & ~(_GEN_35 ? _d_sizes_clr_T_5[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_36 ? 128'h1 << _GEN_3 : 128'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_36 ? _d_sizes_clr_T_11[511:0] : 512'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_2 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module BankBinder(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLMonitor_22 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_out_a_ready),
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_out_d_valid),
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_out_a_ready;
  assign auto_in_d_valid = auto_out_d_valid;
  assign auto_in_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_d_bits_size = auto_out_d_bits_size;
  assign auto_in_d_bits_source = auto_out_d_bits_source;
  assign auto_in_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_d_bits_data = auto_out_d_bits_data;
  assign auto_in_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_out_a_valid = auto_in_a_valid;
  assign auto_out_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_a_bits_param = auto_in_a_bits_param;
  assign auto_out_a_bits_size = auto_in_a_bits_size;
  assign auto_out_a_bits_source = auto_in_a_bits_source;
  assign auto_out_a_bits_address = auto_in_a_bits_address;
  assign auto_out_a_bits_mask = auto_in_a_bits_mask;
  assign auto_out_a_bits_data = auto_in_a_bits_data;
  assign auto_out_d_ready = auto_in_d_ready;
endmodule

module CoherenceManagerWrapper(
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coherent_jbar_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coherent_jbar_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coherent_jbar_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_coherent_jbar_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coherent_jbar_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coherent_jbar_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coherent_jbar_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coherent_jbar_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coherent_jbar_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coherent_jbar_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coherent_jbar_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coherent_jbar_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coherent_jbar_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coherent_jbar_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coherent_jbar_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coherent_jbar_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coherent_jbar_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_coherent_jbar_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _binder_auto_in_a_ready;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_valid;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [2:0]  _binder_auto_in_d_bits_opcode;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [2:0]  _binder_auto_in_d_bits_size;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [6:0]  _binder_auto_in_d_bits_source;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_bits_denied;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [63:0] _binder_auto_in_d_bits_data;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _broadcast_1_auto_out_a_valid;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [2:0]  _broadcast_1_auto_out_a_bits_opcode;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [2:0]  _broadcast_1_auto_out_a_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [2:0]  _broadcast_1_auto_out_a_bits_size;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [6:0]  _broadcast_1_auto_out_a_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [31:0] _broadcast_1_auto_out_a_bits_address;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [7:0]  _broadcast_1_auto_out_a_bits_mask;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire [63:0] _broadcast_1_auto_out_a_bits_data;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  wire        _broadcast_1_auto_out_d_ready;	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  TLBroadcast broadcast_1 (	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .clock
      (auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock),
    .reset
      (auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset),
    .auto_in_a_ready         (auto_coherent_jbar_in_a_ready),
    .auto_in_a_valid         (auto_coherent_jbar_in_a_valid),
    .auto_in_a_bits_opcode   (auto_coherent_jbar_in_a_bits_opcode),
    .auto_in_a_bits_param    (auto_coherent_jbar_in_a_bits_param),
    .auto_in_a_bits_size     (auto_coherent_jbar_in_a_bits_size),
    .auto_in_a_bits_source   (auto_coherent_jbar_in_a_bits_source),
    .auto_in_a_bits_address  (auto_coherent_jbar_in_a_bits_address),
    .auto_in_a_bits_mask     (auto_coherent_jbar_in_a_bits_mask),
    .auto_in_a_bits_data     (auto_coherent_jbar_in_a_bits_data),
    .auto_in_a_bits_corrupt  (auto_coherent_jbar_in_a_bits_corrupt),
    .auto_in_b_ready         (auto_coherent_jbar_in_b_ready),
    .auto_in_b_valid         (auto_coherent_jbar_in_b_valid),
    .auto_in_b_bits_param    (auto_coherent_jbar_in_b_bits_param),
    .auto_in_b_bits_address  (auto_coherent_jbar_in_b_bits_address),
    .auto_in_c_ready         (auto_coherent_jbar_in_c_ready),
    .auto_in_c_valid         (auto_coherent_jbar_in_c_valid),
    .auto_in_c_bits_opcode   (auto_coherent_jbar_in_c_bits_opcode),
    .auto_in_c_bits_param    (auto_coherent_jbar_in_c_bits_param),
    .auto_in_c_bits_size     (auto_coherent_jbar_in_c_bits_size),
    .auto_in_c_bits_source   (auto_coherent_jbar_in_c_bits_source),
    .auto_in_c_bits_address  (auto_coherent_jbar_in_c_bits_address),
    .auto_in_c_bits_data     (auto_coherent_jbar_in_c_bits_data),
    .auto_in_c_bits_corrupt  (auto_coherent_jbar_in_c_bits_corrupt),
    .auto_in_d_ready         (auto_coherent_jbar_in_d_ready),
    .auto_in_d_valid         (auto_coherent_jbar_in_d_valid),
    .auto_in_d_bits_opcode   (auto_coherent_jbar_in_d_bits_opcode),
    .auto_in_d_bits_param    (auto_coherent_jbar_in_d_bits_param),
    .auto_in_d_bits_size     (auto_coherent_jbar_in_d_bits_size),
    .auto_in_d_bits_source   (auto_coherent_jbar_in_d_bits_source),
    .auto_in_d_bits_sink     (auto_coherent_jbar_in_d_bits_sink),
    .auto_in_d_bits_denied   (auto_coherent_jbar_in_d_bits_denied),
    .auto_in_d_bits_data     (auto_coherent_jbar_in_d_bits_data),
    .auto_in_d_bits_corrupt  (auto_coherent_jbar_in_d_bits_corrupt),
    .auto_in_e_valid         (auto_coherent_jbar_in_e_valid),
    .auto_in_e_bits_sink     (auto_coherent_jbar_in_e_bits_sink),
    .auto_out_a_ready        (_binder_auto_in_a_ready),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_a_valid        (_broadcast_1_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_broadcast_1_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_broadcast_1_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_broadcast_1_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_broadcast_1_auto_out_a_bits_source),
    .auto_out_a_bits_address (_broadcast_1_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_broadcast_1_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_broadcast_1_auto_out_a_bits_data),
    .auto_out_d_ready        (_broadcast_1_auto_out_d_ready),
    .auto_out_d_valid        (_binder_auto_in_d_valid),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_opcode  (_binder_auto_in_d_bits_opcode),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_size    (_binder_auto_in_d_bits_size),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_source  (_binder_auto_in_d_bits_source),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_denied  (_binder_auto_in_d_bits_denied),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_data    (_binder_auto_in_d_bits_data),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_corrupt (_binder_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/BankBinder.scala:68:28
  );	// src/main/scala/subsystem/BankedL2Params.scala:81:24
  BankBinder binder (	// src/main/scala/tilelink/BankBinder.scala:68:28
    .clock
      (auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock),
    .reset
      (auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset),
    .auto_in_a_ready         (_binder_auto_in_a_ready),
    .auto_in_a_valid         (_broadcast_1_auto_out_a_valid),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_opcode   (_broadcast_1_auto_out_a_bits_opcode),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_param    (_broadcast_1_auto_out_a_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_size     (_broadcast_1_auto_out_a_bits_size),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_source   (_broadcast_1_auto_out_a_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_address  (_broadcast_1_auto_out_a_bits_address),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_mask     (_broadcast_1_auto_out_a_bits_mask),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_a_bits_data     (_broadcast_1_auto_out_a_bits_data),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_d_ready         (_broadcast_1_auto_out_d_ready),	// src/main/scala/subsystem/BankedL2Params.scala:81:24
    .auto_in_d_valid         (_binder_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_binder_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_binder_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_binder_auto_in_d_bits_source),
    .auto_in_d_bits_denied   (_binder_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_binder_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_binder_auto_in_d_bits_corrupt),
    .auto_out_a_ready
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready),
    .auto_out_a_valid
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),
    .auto_out_a_bits_opcode
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),
    .auto_out_a_bits_param
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),
    .auto_out_a_bits_size
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),
    .auto_out_a_bits_source
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),
    .auto_out_a_bits_address
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),
    .auto_out_a_bits_mask
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),
    .auto_out_a_bits_data
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),
    .auto_out_d_ready
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),
    .auto_out_d_valid
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid),
    .auto_out_d_bits_opcode
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode),
    .auto_out_d_bits_size
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size),
    .auto_out_d_bits_source
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source),
    .auto_out_d_bits_denied
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied),
    .auto_out_d_bits_data
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data),
    .auto_out_d_bits_corrupt
      (auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/BankBinder.scala:68:28
  assign auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock;
  assign auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset;
endmodule

module TLMonitor_23(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_b_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_b_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_b_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_b_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_b_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0] _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_0 = {23'h0, io_in_c_bits_size};	// src/main/scala/util/package.scala:235:71
  wire        _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]  param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]  size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg         source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire        _d_first_T_3 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg         source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]  sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [8:0]  b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_2;	// src/main/scala/tilelink/Monitor.scala:407:22
  reg  [1:0]  param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [3:0]  size_2;	// src/main/scala/tilelink/Monitor.scala:409:22
  reg         source_2;	// src/main/scala/tilelink/Monitor.scala:410:22
  reg  [31:0] address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire        _c_first_T_1 = io_in_c_ready & io_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]  param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [3:0]  size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg         source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0] address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [1:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [7:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [15:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [7:0]  _a_opcode_lookup_T_1 =
    inflight_opcodes >> {5'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [1:0]  _GEN_1 = {1'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [1:0]  _GEN_3 = {1'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [1:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [15:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]  c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        c_first_1 = c_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_4 = io_in_c_bits_opcode[2] & io_in_c_bits_opcode[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [1:0]  _GEN_5 = {1'h0, io_in_c_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_6 = _c_first_T_1 & c_first_1 & _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]  inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg  [8:0]  d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_3 = d_first_counter_3 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_7 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode[2] & ~(io_in_d_bits_opcode[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]  _GEN_8 = {2'h0, io_in_d_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  d_set = _GEN_7 ? 4'h1 << _GEN_8 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire        _GEN_9 = io_in_e_ready & io_in_e_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [3:0]  _GEN_10 = {2'h0, io_in_e_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  
























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_98 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_98;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_98;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_98;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_13 = 27'hFFF << _GEN_98;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_1 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_5 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire        _GEN_99 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [30:0] _GEN_100 = {27'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire        _GEN_101 = _d_first_T_3 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  wire [30:0] _d_opcodes_clr_T_5 = 31'hF << {28'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [18:0] _a_opcodes_set_T_1 =
    {15'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {16'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [30:0] _d_sizes_clr_T_5 = 31'hFF << _GEN_100;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [19:0] _a_sizes_set_T_1 =
    {15'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {16'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :657:52
  wire [30:0] _d_sizes_clr_T_11 = 31'hFF << _GEN_100;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire [19:0] _c_sizes_set_T_1 =
    {15'h0, _GEN_6 ? {io_in_c_bits_size, 1'h1} : 5'h0}
    << {16'h0, io_in_c_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:752:40, :760:{25,36,70}, :763:{28,59}, :765:52
  wire        b_first_done = io_in_b_ready & io_in_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 2'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 8'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 2'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 16'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_13[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <= d_first_counter_3 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (b_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|b_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          b_first_counter <= b_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|c_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          c_first_counter <= c_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_2 ? 2'h1 << _GEN_1 : 2'h0))
        & ~(_GEN_99 ? 2'h1 << _GEN_3 : 2'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[7:0] : 8'h0))
        & ~(_GEN_99 ? _d_opcodes_clr_T_5[7:0] : 8'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[15:0] : 16'h0))
        & ~(_GEN_99 ? _d_sizes_clr_T_5[15:0] : 16'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <=
        (inflight_1 | (_GEN_6 ? 2'h1 << _GEN_5 : 2'h0))
        & ~(_GEN_101 ? 2'h1 << _GEN_3 : 2'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :760:{25,36,70}, :761:28, :771:34, :785:{25,70,88}, :786:21, :811:{35,44,46}
      inflight_sizes_1 <=
        (inflight_sizes_1 | (_GEN_6 ? _c_sizes_set_T_1[15:0] : 16'h0))
        & ~(_GEN_101 ? _d_sizes_clr_T_11[15:0] : 16'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :760:{25,36,70}, :765:{28,52}, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~(_GEN_9 ? 4'h1 << _GEN_10 : 4'h0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :831:70, :832:13, :836:25, :837:71, :838:13, :844:{27,36,38}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & ~(|b_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:419:18
      opcode_2 <= io_in_b_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:407:22
      param_2 <= io_in_b_bits_param;	// src/main/scala/tilelink/Monitor.scala:408:22
      size_2 <= io_in_b_bits_size;	// src/main/scala/tilelink/Monitor.scala:409:22
      source_2 <= io_in_b_bits_source;	// src/main/scala/tilelink/Monitor.scala:410:22
      address_1 <= io_in_b_bits_address;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & ~(|c_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  























































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLMonitor_24(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [1:0]  sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [7:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        a_set = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire        _GEN = io_in_d_valid & d_first_1;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:671:26
  wire        d_clr = _GEN & ~d_release_ack;	// src/main/scala/tilelink/Monitor.scala:670:46, :671:{26,71,74}
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [7:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]  d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        d_clr_1 = io_in_d_valid & d_first_2 & d_release_ack;	// src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :781:26, :785:70
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  













































































































































































































































































 // not def SYNTHESIS
  wire [26:0] _GEN_16 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_16;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_16;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_16;	// src/main/scala/util/package.scala:235:71
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 8'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 8'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (io_in_d_valid) begin	// src/main/scala/tilelink/Monitor.scala:17:14
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      end
      else	// src/main/scala/tilelink/Monitor.scala:17:14
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight <= (inflight | a_set) & ~d_clr;	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :671:71, :702:{27,36,38}
      inflight_opcodes <= (inflight_opcodes | (a_set ? 4'h9 : 4'h0)) & ~{4{d_clr}};	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:28, :665:33, :671:71, :675:89, :677:21, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {3'h0, a_set ? 5'hD : 5'h0} : 8'h0)) & ~{8{d_clr}};	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :667:31, :671:71, :675:89, :678:21, :704:{39,54,56}
      if (_a_first_T_1 | io_in_d_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~d_clr_1;	// src/main/scala/tilelink/Monitor.scala:723:35, :781:26, :785:70, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~{8{d_clr_1}};	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :781:26, :785:{70,88}, :788:21, :813:{56,58}
    end
    if (_a_first_T_1 & ~(|a_first_counter))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    if (io_in_d_valid & ~(|d_first_counter)) begin	// src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  



































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLXbar_8(
  input         clock,
                reset,
  output        auto_in_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_0_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_0_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_0_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_0_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_0_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_0_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_0_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_0_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_0_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_0_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_out_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_e_bits_sink	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        requestDOI_0_1 = auto_out_d_bits_source == 2'h2;	// src/main/scala/diplomacy/Parameters.scala:46:9
  wire        portsBIO_filtered_valid_0 = auto_out_b_valid & ~(auto_out_b_bits_source[1]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_0_valid = auto_out_d_valid & ~(auto_out_d_bits_source[1]);	// src/main/scala/diplomacy/Parameters.scala:54:{10,32}, src/main/scala/tilelink/Xbar.scala:351:40
  wire        portsDIO_filtered_1_valid = auto_out_d_valid & requestDOI_0_1;	// src/main/scala/diplomacy/Parameters.scala:46:9, src/main/scala/tilelink/Xbar.scala:351:40
  reg  [8:0]  beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire        idle = beatsLeft == 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28
  wire [1:0]  readys_valid = {auto_in_1_a_valid, auto_in_0_a_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51
  reg  [1:0]  readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0]  _readys_filter_T_1 = readys_valid & ~readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0]  readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_in_1_a_valid} | _readys_filter_T_1));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:43
  wire        winner_0 = readys_readys[0] & auto_in_0_a_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        winner_1 = readys_readys[1] & auto_in_1_a_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire        _out_0_a_valid_T = auto_in_0_a_valid | auto_in_1_a_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31
  














 // not def SYNTHESIS
  reg         state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg         state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire        muxState_0 = idle ? winner_0 : state_0;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        muxState_1 = idle ? winner_1 : state_1;	// src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25
  wire        portsAOI_filtered_0_ready =
    auto_out_a_ready & (idle ? readys_readys[0] : state_0);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  wire        portsAOI_filtered_1_0_ready =
    auto_out_a_ready & (idle ? readys_readys[1] : state_1);	// src/main/scala/tilelink/Arbiter.scala:26:18, :61:28, :68:76, :88:26, :92:24, :94:31
  wire        out_0_a_valid =
    idle ? _out_0_a_valid_T : state_0 & auto_in_0_a_valid | state_1 & auto_in_1_a_valid;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24
  wire [26:0] _beatsAI_decode_T_1 = 27'hFFF << auto_in_0_a_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [1:0]  _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire        latch = idle & auto_out_a_ready;	// src/main/scala/tilelink/Arbiter.scala:61:28, :62:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      if (latch)	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <=
          winner_0 & ~(auto_in_0_a_bits_opcode[2]) ? ~(_beatsAI_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :82:69, src/main/scala/tilelink/Edges.scala:93:{28,37}, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
      else	// src/main/scala/tilelink/Arbiter.scala:62:24
        beatsLeft <= beatsLeft - {8'h0, auto_out_a_ready & out_0_a_valid};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, :96:24
      if (latch & (|readys_valid))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (idle) begin	// src/main/scala/tilelink/Arbiter.scala:61:28
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
    end
  end // always @(posedge)
  



















 // ENABLE_INITIAL_REG_
  TLMonitor_23 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (portsAOI_filtered_0_ready),	// src/main/scala/tilelink/Arbiter.scala:94:31
    .io_in_a_valid        (auto_in_0_a_valid),
    .io_in_a_bits_opcode  (auto_in_0_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_0_a_bits_param),
    .io_in_a_bits_size    (auto_in_0_a_bits_size),
    .io_in_a_bits_source  (auto_in_0_a_bits_source),
    .io_in_a_bits_address (auto_in_0_a_bits_address),
    .io_in_a_bits_mask    (auto_in_0_a_bits_mask),
    .io_in_b_ready        (auto_in_0_b_ready),
    .io_in_b_valid        (portsBIO_filtered_valid_0),	// src/main/scala/tilelink/Xbar.scala:351:40
    .io_in_b_bits_opcode  (auto_out_b_bits_opcode),
    .io_in_b_bits_param   (auto_out_b_bits_param),
    .io_in_b_bits_size    (auto_out_b_bits_size),
    .io_in_b_bits_source  (auto_out_b_bits_source[0]),	// src/main/scala/tilelink/Xbar.scala:152:69
    .io_in_b_bits_address (auto_out_b_bits_address),
    .io_in_b_bits_mask    (auto_out_b_bits_mask),
    .io_in_b_bits_corrupt (auto_out_b_bits_corrupt),
    .io_in_c_ready        (auto_out_c_ready),
    .io_in_c_valid        (auto_in_0_c_valid),
    .io_in_c_bits_opcode  (auto_in_0_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_0_c_bits_param),
    .io_in_c_bits_size    (auto_in_0_c_bits_size),
    .io_in_c_bits_source  (auto_in_0_c_bits_source),
    .io_in_c_bits_address (auto_in_0_c_bits_address),
    .io_in_d_ready        (auto_in_0_d_ready),
    .io_in_d_valid        (portsDIO_filtered_0_valid),	// src/main/scala/tilelink/Xbar.scala:351:40
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_d_bits_param),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_source  (auto_out_d_bits_source[0]),	// src/main/scala/tilelink/Xbar.scala:152:69
    .io_in_d_bits_sink    (auto_out_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt),
    .io_in_e_ready        (auto_out_e_ready),
    .io_in_e_valid        (auto_in_0_e_valid),
    .io_in_e_bits_sink    (auto_in_0_e_bits_sink)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_24 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (portsAOI_filtered_1_0_ready),	// src/main/scala/tilelink/Arbiter.scala:94:31
    .io_in_a_valid        (auto_in_1_a_valid),
    .io_in_a_bits_address (auto_in_1_a_bits_address),
    .io_in_d_valid        (portsDIO_filtered_1_valid),	// src/main/scala/tilelink/Xbar.scala:351:40
    .io_in_d_bits_opcode  (auto_out_d_bits_opcode),
    .io_in_d_bits_param   (auto_out_d_bits_param),
    .io_in_d_bits_size    (auto_out_d_bits_size),
    .io_in_d_bits_sink    (auto_out_d_bits_sink),
    .io_in_d_bits_denied  (auto_out_d_bits_denied),
    .io_in_d_bits_corrupt (auto_out_d_bits_corrupt)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_1_a_ready = portsAOI_filtered_1_0_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  assign auto_in_1_d_valid = portsDIO_filtered_1_valid;	// src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_in_1_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_1_d_bits_size = auto_out_d_bits_size;
  assign auto_in_1_d_bits_data = auto_out_d_bits_data;
  assign auto_in_1_d_bits_corrupt = auto_out_d_bits_corrupt;
  assign auto_in_0_a_ready = portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  assign auto_in_0_b_valid = portsBIO_filtered_valid_0;	// src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_in_0_b_bits_param = auto_out_b_bits_param;
  assign auto_in_0_b_bits_size = auto_out_b_bits_size;
  assign auto_in_0_b_bits_source = auto_out_b_bits_source[0];	// src/main/scala/tilelink/Xbar.scala:152:69
  assign auto_in_0_b_bits_address = auto_out_b_bits_address;
  assign auto_in_0_c_ready = auto_out_c_ready;
  assign auto_in_0_d_valid = portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:351:40
  assign auto_in_0_d_bits_opcode = auto_out_d_bits_opcode;
  assign auto_in_0_d_bits_param = auto_out_d_bits_param;
  assign auto_in_0_d_bits_size = auto_out_d_bits_size;
  assign auto_in_0_d_bits_source = auto_out_d_bits_source[0];	// src/main/scala/tilelink/Xbar.scala:152:69
  assign auto_in_0_d_bits_sink = auto_out_d_bits_sink;
  assign auto_in_0_d_bits_denied = auto_out_d_bits_denied;
  assign auto_in_0_d_bits_data = auto_out_d_bits_data;
  assign auto_in_0_e_ready = auto_out_e_ready;
  assign auto_out_a_valid = out_0_a_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_out_a_bits_opcode =
    (muxState_0 ? auto_in_0_a_bits_opcode : 3'h0) | {muxState_1, 2'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_param = muxState_0 ? auto_in_0_a_bits_param : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_size =
    (muxState_0 ? auto_in_0_a_bits_size : 4'h0) | (muxState_1 ? 4'h6 : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_source =
    (muxState_0 ? {1'h0, auto_in_0_a_bits_source} : 2'h0) | {muxState_1, 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Xbar.scala:162:29
  assign auto_out_a_bits_address =
    (muxState_0 ? auto_in_0_a_bits_address : 32'h0)
    | (muxState_1 ? auto_in_1_a_bits_address : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_mask =
    (muxState_0 ? auto_in_0_a_bits_mask : 8'h0) | {8{muxState_1}};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_a_bits_data = muxState_0 ? auto_in_0_a_bits_data : 64'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_out_b_ready = ~(auto_out_b_bits_source[1]) & auto_in_0_b_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:54:{10,32}
  assign auto_out_c_valid = auto_in_0_c_valid;
  assign auto_out_c_bits_opcode = auto_in_0_c_bits_opcode;
  assign auto_out_c_bits_param = auto_in_0_c_bits_param;
  assign auto_out_c_bits_size = auto_in_0_c_bits_size;
  assign auto_out_c_bits_source = {1'h0, auto_in_0_c_bits_source};	// src/main/scala/tilelink/Xbar.scala:183:29
  assign auto_out_c_bits_address = auto_in_0_c_bits_address;
  assign auto_out_c_bits_data = auto_in_0_c_bits_data;
  assign auto_out_d_ready =
    ~(auto_out_d_bits_source[1]) & auto_in_0_d_ready | requestDOI_0_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/diplomacy/Parameters.scala:46:9, :54:{10,32}
  assign auto_out_e_valid = auto_in_0_e_valid;
  assign auto_out_e_bits_sink = auto_in_0_e_bits_sink;
endmodule

module IntXbar_1(
  input  auto_int_in_2_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_in_1_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_in_1_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_in_0_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_out_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_out_2,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_int_out_3	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_int_out_0 = auto_int_in_0_0;
  assign auto_int_out_1 = auto_int_in_1_0;
  assign auto_int_out_2 = auto_int_in_1_1;
  assign auto_int_out_3 = auto_int_in_2_0;
endmodule

module OptimizationBarrier(
  input  io_x_u,	// src/main/scala/util/package.scala:260:18
         io_x_ae_ptw,	// src/main/scala/util/package.scala:260:18
         io_x_ae_final,	// src/main/scala/util/package.scala:260:18
         io_x_pf,	// src/main/scala/util/package.scala:260:18
         io_x_gf,	// src/main/scala/util/package.scala:260:18
         io_x_sw,	// src/main/scala/util/package.scala:260:18
         io_x_sx,	// src/main/scala/util/package.scala:260:18
         io_x_sr,	// src/main/scala/util/package.scala:260:18
         io_x_pw,	// src/main/scala/util/package.scala:260:18
         io_x_px,	// src/main/scala/util/package.scala:260:18
         io_x_pr,	// src/main/scala/util/package.scala:260:18
         io_x_ppp,	// src/main/scala/util/package.scala:260:18
         io_x_pal,	// src/main/scala/util/package.scala:260:18
         io_x_paa,	// src/main/scala/util/package.scala:260:18
         io_x_eff,	// src/main/scala/util/package.scala:260:18
         io_x_c,	// src/main/scala/util/package.scala:260:18
  output io_y_u,	// src/main/scala/util/package.scala:260:18
         io_y_ae_ptw,	// src/main/scala/util/package.scala:260:18
         io_y_ae_final,	// src/main/scala/util/package.scala:260:18
         io_y_pf,	// src/main/scala/util/package.scala:260:18
         io_y_gf,	// src/main/scala/util/package.scala:260:18
         io_y_sw,	// src/main/scala/util/package.scala:260:18
         io_y_sx,	// src/main/scala/util/package.scala:260:18
         io_y_sr,	// src/main/scala/util/package.scala:260:18
         io_y_pw,	// src/main/scala/util/package.scala:260:18
         io_y_px,	// src/main/scala/util/package.scala:260:18
         io_y_pr,	// src/main/scala/util/package.scala:260:18
         io_y_ppp,	// src/main/scala/util/package.scala:260:18
         io_y_pal,	// src/main/scala/util/package.scala:260:18
         io_y_paa,	// src/main/scala/util/package.scala:260:18
         io_y_eff,	// src/main/scala/util/package.scala:260:18
         io_y_c	// src/main/scala/util/package.scala:260:18
);

  assign io_y_u = io_x_u;
  assign io_y_ae_ptw = io_x_ae_ptw;
  assign io_y_ae_final = io_x_ae_final;
  assign io_y_pf = io_x_pf;
  assign io_y_gf = io_x_gf;
  assign io_y_sw = io_x_sw;
  assign io_y_sx = io_x_sx;
  assign io_y_sr = io_x_sr;
  assign io_y_pw = io_x_pw;
  assign io_y_px = io_x_px;
  assign io_y_pr = io_x_pr;
  assign io_y_ppp = io_x_ppp;
  assign io_y_pal = io_x_pal;
  assign io_y_paa = io_x_paa;
  assign io_y_eff = io_x_eff;
  assign io_y_c = io_x_c;
endmodule

module PMPChecker(
  input  [1:0]  io_prv,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_cfg_l_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_cfg_a_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_7,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_cfg_w_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_w_7,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_r_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_addr_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_mask_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_7,	// src/main/scala/rocket/PMP.scala:145:14
                io_addr,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_size,	// src/main/scala/rocket/PMP.scala:145:14
  output        io_r,	// src/main/scala/rocket/PMP.scala:145:14
                io_w	// src/main/scala/rocket/PMP.scala:145:14
);

  wire [5:0] _GEN = {4'h0, io_size};	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_lsbMask_T_1 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_4 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit =
    io_pmp_cfg_a_7[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_7[29:1]) & ~(io_pmp_mask_7[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_7[0], 2'h0})
           & ~(io_pmp_mask_7[2:0] | ~(_res_hit_lsbMask_T_1[2:0]))) == 3'h0
      : io_pmp_cfg_a_7[0]
        & ~(io_addr[31:3] < io_pmp_addr_6[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_6[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_4[2:0])) < {io_pmp_addr_6[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_7[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_7[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_7[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore = io_prv[1] & ~io_pmp_cfg_l_7;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_1 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask = ~(_res_aligned_lsbMask_T_1[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned =
    io_pmp_cfg_a_7[1]
      ? (res_aligned_lsbMask & ~(io_pmp_mask_7[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_6[29:1]) == 29'h0 & io_pmp_addr_6[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_7[29:1]) == 29'h0
          & io_pmp_addr_7[0] & (io_addr[2] | res_aligned_lsbMask[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:{28,55}, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_5 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_18 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_1 =
    io_pmp_cfg_a_6[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_6[29:1]) & ~(io_pmp_mask_6[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_6[0], 2'h0})
           & ~(io_pmp_mask_6[2:0] | ~(_res_hit_lsbMask_T_5[2:0]))) == 3'h0
      : io_pmp_cfg_a_6[0]
        & ~(io_addr[31:3] < io_pmp_addr_5[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_5[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_18[2:0])) < {io_pmp_addr_5[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_6[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_6[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_6[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_1 = io_prv[1] & ~io_pmp_cfg_l_6;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_4 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_1 = ~(_res_aligned_lsbMask_T_4[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_1 =
    io_pmp_cfg_a_6[1]
      ? (res_aligned_lsbMask_1 & ~(io_pmp_mask_6[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_5[29:1]) == 29'h0 & io_pmp_addr_5[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_6[29:1]) == 29'h0
          & io_pmp_addr_6[0] & (io_addr[2] | res_aligned_lsbMask_1[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_9 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_32 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_2 =
    io_pmp_cfg_a_5[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_5[29:1]) & ~(io_pmp_mask_5[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_5[0], 2'h0})
           & ~(io_pmp_mask_5[2:0] | ~(_res_hit_lsbMask_T_9[2:0]))) == 3'h0
      : io_pmp_cfg_a_5[0]
        & ~(io_addr[31:3] < io_pmp_addr_4[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_4[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_32[2:0])) < {io_pmp_addr_4[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_5[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_5[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_5[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_2 = io_prv[1] & ~io_pmp_cfg_l_5;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_7 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_2 = ~(_res_aligned_lsbMask_T_7[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_2 =
    io_pmp_cfg_a_5[1]
      ? (res_aligned_lsbMask_2 & ~(io_pmp_mask_5[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_4[29:1]) == 29'h0 & io_pmp_addr_4[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_5[29:1]) == 29'h0
          & io_pmp_addr_5[0] & (io_addr[2] | res_aligned_lsbMask_2[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_13 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_46 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_3 =
    io_pmp_cfg_a_4[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_4[29:1]) & ~(io_pmp_mask_4[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_4[0], 2'h0})
           & ~(io_pmp_mask_4[2:0] | ~(_res_hit_lsbMask_T_13[2:0]))) == 3'h0
      : io_pmp_cfg_a_4[0]
        & ~(io_addr[31:3] < io_pmp_addr_3[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_3[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_46[2:0])) < {io_pmp_addr_3[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_4[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_4[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_4[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_3 = io_prv[1] & ~io_pmp_cfg_l_4;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_10 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_3 = ~(_res_aligned_lsbMask_T_10[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_3 =
    io_pmp_cfg_a_4[1]
      ? (res_aligned_lsbMask_3 & ~(io_pmp_mask_4[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_3[29:1]) == 29'h0 & io_pmp_addr_3[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_4[29:1]) == 29'h0
          & io_pmp_addr_4[0] & (io_addr[2] | res_aligned_lsbMask_3[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_17 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_60 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_4 =
    io_pmp_cfg_a_3[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_3[29:1]) & ~(io_pmp_mask_3[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_3[0], 2'h0})
           & ~(io_pmp_mask_3[2:0] | ~(_res_hit_lsbMask_T_17[2:0]))) == 3'h0
      : io_pmp_cfg_a_3[0]
        & ~(io_addr[31:3] < io_pmp_addr_2[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_2[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_60[2:0])) < {io_pmp_addr_2[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_3[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_3[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_3[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_4 = io_prv[1] & ~io_pmp_cfg_l_3;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_13 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_4 = ~(_res_aligned_lsbMask_T_13[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_4 =
    io_pmp_cfg_a_3[1]
      ? (res_aligned_lsbMask_4 & ~(io_pmp_mask_3[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_2[29:1]) == 29'h0 & io_pmp_addr_2[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_3[29:1]) == 29'h0
          & io_pmp_addr_3[0] & (io_addr[2] | res_aligned_lsbMask_4[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_21 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_74 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_5 =
    io_pmp_cfg_a_2[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_2[29:1]) & ~(io_pmp_mask_2[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_2[0], 2'h0})
           & ~(io_pmp_mask_2[2:0] | ~(_res_hit_lsbMask_T_21[2:0]))) == 3'h0
      : io_pmp_cfg_a_2[0]
        & ~(io_addr[31:3] < io_pmp_addr_1[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_1[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_74[2:0])) < {io_pmp_addr_1[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_2[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_2[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_2[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_5 = io_prv[1] & ~io_pmp_cfg_l_2;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_16 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_5 = ~(_res_aligned_lsbMask_T_16[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_5 =
    io_pmp_cfg_a_2[1]
      ? (res_aligned_lsbMask_5 & ~(io_pmp_mask_2[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_1[29:1]) == 29'h0 & io_pmp_addr_1[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_2[29:1]) == 29'h0
          & io_pmp_addr_2[0] & (io_addr[2] | res_aligned_lsbMask_5[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_25 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [5:0] _res_hit_T_88 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_6 =
    io_pmp_cfg_a_1[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_1[29:1]) & ~(io_pmp_mask_1[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_1[0], 2'h0})
           & ~(io_pmp_mask_1[2:0] | ~(_res_hit_lsbMask_T_25[2:0]))) == 3'h0
      : io_pmp_cfg_a_1[0]
        & ~(io_addr[31:3] < io_pmp_addr_0[29:1]
            | (io_addr[31:3] ^ io_pmp_addr_0[29:1]) == 29'h0
            & (io_addr[2:0] | ~(_res_hit_T_88[2:0])) < {io_pmp_addr_0[0], 2'h0})
        & (io_addr[31:3] < io_pmp_addr_1[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_1[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_1[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{42,53,64}, :83:{16,30}, :88:5, :94:48, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_6 = io_prv[1] & ~io_pmp_cfg_l_1;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_19 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_6 = ~(_res_aligned_lsbMask_T_19[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_6 =
    io_pmp_cfg_a_1[1]
      ? (res_aligned_lsbMask_6 & ~(io_pmp_mask_1[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_0[29:1]) == 29'h0 & io_pmp_addr_0[0]
          & ~(io_addr[2]) | (io_addr[31:3] ^ io_pmp_addr_1[29:1]) == 29'h0
          & io_pmp_addr_1[0] & (io_addr[2] | res_aligned_lsbMask_6[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :123:{49,67,82,90,125,127}, :124:{49,62,77,85,115,136}, :125:{24,46}, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  wire [5:0] _res_hit_lsbMask_T_29 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire       res_hit_7 =
    io_pmp_cfg_a_0[1]
      ? ((io_addr[31:3] ^ io_pmp_addr_0[29:1]) & ~(io_pmp_mask_0[31:3])) == 29'h0
        & ((io_addr[2:0] ^ {io_pmp_addr_0[0], 2'h0})
           & ~(io_pmp_mask_0[2:0] | ~(_res_hit_lsbMask_T_29[2:0]))) == 3'h0
      : io_pmp_cfg_a_0[0]
        & (io_addr[31:3] < io_pmp_addr_0[29:1]
           | (io_addr[31:3] ^ io_pmp_addr_0[29:1]) == 29'h0
           & io_addr[2:0] < {io_pmp_addr_0[0], 2'h0});	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :63:{47,52,54,58}, :68:26, :69:{29,53,72}, :70:{28,55}, :71:16, :80:{39,52}, :81:{41,54,69}, :82:{53,64}, :83:{16,30}, :132:{8,61}, src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_ignore_7 = io_prv[1] & ~io_pmp_cfg_l_0;	// src/main/scala/rocket/PMP.scala:155:56, :163:{26,29}
  wire [5:0] _res_aligned_lsbMask_T_22 = 6'h7 << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [2:0] res_aligned_lsbMask_7 = ~(_res_aligned_lsbMask_T_22[2:0]);	// src/main/scala/util/package.scala:235:{46,71,76}
  wire       res_aligned_7 =
    io_pmp_cfg_a_0[1]
      ? (res_aligned_lsbMask_7 & ~(io_pmp_mask_0[2:0])) == 3'h0
      : ~((io_addr[31:3] ^ io_pmp_addr_0[29:1]) == 29'h0 & io_pmp_addr_0[0]
          & (io_addr[2] | res_aligned_lsbMask_7[2]));	// src/main/scala/rocket/PMP.scala:45:20, :63:58, :69:29, :70:28, :82:64, :124:{49,62,77,85,115,136}, :125:24, :126:{32,34,39,57}, :127:8, src/main/scala/util/package.scala:235:{46,71}
  assign io_r =
    res_hit_7
      ? res_aligned_7 & (io_pmp_cfg_r_0 | res_ignore_7)
      : res_hit_6
          ? res_aligned_6 & (io_pmp_cfg_r_1 | res_ignore_6)
          : res_hit_5
              ? res_aligned_5 & (io_pmp_cfg_r_2 | res_ignore_5)
              : res_hit_4
                  ? res_aligned_4 & (io_pmp_cfg_r_3 | res_ignore_4)
                  : res_hit_3
                      ? res_aligned_3 & (io_pmp_cfg_r_4 | res_ignore_3)
                      : res_hit_2
                          ? res_aligned_2 & (io_pmp_cfg_r_5 | res_ignore_2)
                          : res_hit_1
                              ? res_aligned_1 & (io_pmp_cfg_r_6 | res_ignore_1)
                              : res_hit
                                  ? res_aligned & (io_pmp_cfg_r_7 | res_ignore)
                                  : io_prv[1];	// src/main/scala/rocket/PMP.scala:127:8, :132:8, :155:56, :163:26, :181:{26,40}, :184:8
  assign io_w =
    res_hit_7
      ? res_aligned_7 & (io_pmp_cfg_w_0 | res_ignore_7)
      : res_hit_6
          ? res_aligned_6 & (io_pmp_cfg_w_1 | res_ignore_6)
          : res_hit_5
              ? res_aligned_5 & (io_pmp_cfg_w_2 | res_ignore_5)
              : res_hit_4
                  ? res_aligned_4 & (io_pmp_cfg_w_3 | res_ignore_4)
                  : res_hit_3
                      ? res_aligned_3 & (io_pmp_cfg_w_4 | res_ignore_3)
                      : res_hit_2
                          ? res_aligned_2 & (io_pmp_cfg_w_5 | res_ignore_2)
                          : res_hit_1
                              ? res_aligned_1 & (io_pmp_cfg_w_6 | res_ignore_1)
                              : res_hit
                                  ? res_aligned & (io_pmp_cfg_w_7 | res_ignore)
                                  : io_prv[1];	// src/main/scala/rocket/PMP.scala:127:8, :132:8, :155:56, :163:26, :182:{26,40}, :184:8
endmodule

// VCS coverage exclude_file
module data_arrays_0_512x64(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [8:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [63:0] RW0_wdata,
  output [63:0] RW0_rdata,
  input  [7:0]  RW0_wmask
);

  reg [63:0] Memory[0:511];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [8:0]  _RW0_raddr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_ren_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_rmode_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge RW0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h0 +: 8] <= RW0_wdata[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h8 +: 8] <= RW0_wdata[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h10 +: 8] <= RW0_wdata[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h18 +: 8] <= RW0_wdata[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[4] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h20 +: 8] <= RW0_wdata[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[5] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h28 +: 8] <= RW0_wdata[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[6] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h30 +: 8] <= RW0_wdata[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmask[7] & RW0_wmode)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr][32'h38 +: 8] <= RW0_wdata[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  





















 // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 64'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module DCacheDataArray(
  input         clock,
                io_req_valid,	// src/main/scala/rocket/DCache.scala:42:14
  input  [11:0] io_req_bits_addr,	// src/main/scala/rocket/DCache.scala:42:14
  input         io_req_bits_write,	// src/main/scala/rocket/DCache.scala:42:14
  input  [63:0] io_req_bits_wdata,	// src/main/scala/rocket/DCache.scala:42:14
  input  [7:0]  io_req_bits_eccMask,	// src/main/scala/rocket/DCache.scala:42:14
  output [63:0] io_resp_0	// src/main/scala/rocket/DCache.scala:42:14
);

  wire data_arrays_0_rdata_data_en;	// src/main/scala/rocket/DCache.scala:69:39
  wire data_arrays_0_rdata_MPORT_en;	// src/main/scala/rocket/DCache.scala:64:17
  assign data_arrays_0_rdata_MPORT_en = io_req_valid & io_req_bits_write;	// src/main/scala/rocket/DCache.scala:64:17
  assign data_arrays_0_rdata_data_en = io_req_valid & ~io_req_bits_write;	// src/main/scala/rocket/DCache.scala:69:{39,42}
  data_arrays_0_512x64 data_arrays_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (io_req_bits_addr[11:3]),	// src/main/scala/rocket/DCache.scala:51:31
    .RW0_en    (data_arrays_0_rdata_data_en | data_arrays_0_rdata_MPORT_en),	// src/main/scala/rocket/DCache.scala:64:17, :69:39, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (io_req_bits_write),
    .RW0_wdata (io_req_bits_wdata),
    .RW0_rdata (io_resp_0),
    .RW0_wmask (io_req_bits_eccMask)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module AMOALU(
  input  [7:0]  io_mask,	// src/main/scala/rocket/AMOALU.scala:57:14
  input  [4:0]  io_cmd,	// src/main/scala/rocket/AMOALU.scala:57:14
  input  [63:0] io_lhs,	// src/main/scala/rocket/AMOALU.scala:57:14
                io_rhs,	// src/main/scala/rocket/AMOALU.scala:57:14
  output [63:0] io_out	// src/main/scala/rocket/AMOALU.scala:57:14
);

  wire        _logic_xor_T_1 = io_cmd == 5'hA;	// src/main/scala/rocket/AMOALU.scala:69:26
  wire        logic_and = _logic_xor_T_1 | io_cmd == 5'hB;	// src/main/scala/rocket/AMOALU.scala:69:{26,38,48}
  wire        logic_xor = io_cmd == 5'h9 | _logic_xor_T_1;	// src/main/scala/rocket/AMOALU.scala:69:26, :70:{26,39}
  wire [63:0] adder_out_mask = {32'hFFFFFFFF, io_mask[3], 31'h7FFFFFFF};	// src/main/scala/rocket/AMOALU.scala:74:{69,96}
  wire [63:0] wmask =
    {{8{io_mask[7]}},
     {8{io_mask[6]}},
     {8{io_mask[5]}},
     {8{io_mask[4]}},
     {8{io_mask[3]}},
     {8{io_mask[2]}},
     {8{io_mask[1]}},
     {8{io_mask[0]}}};	// src/main/scala/rocket/AMOALU.scala:74:69, :93:49, :105:30
  assign io_out =
    wmask
    & (io_cmd == 5'h8
         ? (io_lhs & adder_out_mask) + (io_rhs & adder_out_mask)
         : logic_and | logic_xor
             ? (logic_and ? io_lhs & io_rhs : 64'h0)
               | (logic_xor ? io_lhs ^ io_rhs : 64'h0)
             : ((io_mask[4]
                   ? (io_lhs[63] == io_rhs[63]
                        ? io_lhs[63:32] < io_rhs[63:32] | io_lhs[63:32] == io_rhs[63:32]
                          & io_lhs[31:0] < io_rhs[31:0]
                        : io_cmd[1] ? io_rhs[63] : io_lhs[63])
                   : io_lhs[31] == io_rhs[31]
                       ? io_lhs[31:0] < io_rhs[31:0]
                       : io_cmd[1] ? io_rhs[31] : io_lhs[31])
                  ? io_cmd == 5'hC | io_cmd == 5'hE
                  : io_cmd == 5'hD | io_cmd == 5'hF)
                 ? io_lhs
                 : io_rhs) | ~wmask & io_lhs;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/AMOALU.scala:66:{20,33,43}, :67:{20,33,43}, :68:20, :69:38, :70:39, :74:96, :75:{13,21,31}, :81:{26,35,38}, :82:{13,24,27,38,53,69}, :88:17, :90:{10,12,18,23,58}, :93:49, :96:{19,23}, :98:{8,27,42}, :99:{8,27}, :101:8, :102:{8,19}, :105:30, :106:{19,25,27,34}
endmodule

// VCS coverage exclude_file
module tag_array_0_64x22(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [5:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [21:0] RW0_wdata,
  output [21:0] RW0_rdata
);

  reg [21:0] Memory[0:63];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [5:0]  _RW0_raddr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_ren_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_rmode_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge RW0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  



















 // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 22'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module DCache(
  input         clock,
                reset,
                auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        io_cpu_req_ready,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_req_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [33:0] io_cpu_req_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [5:0]  io_cpu_req_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [4:0]  io_cpu_req_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_cpu_req_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_cpu_req_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_req_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s1_kill,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [63:0] io_cpu_s1_data_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [7:0]  io_cpu_s1_data_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_s2_nack,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_valid,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [33:0] io_cpu_resp_bits_addr,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [5:0]  io_cpu_resp_bits_tag,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [4:0]  io_cpu_resp_bits_cmd,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]  io_cpu_resp_bits_size,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_signed,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [1:0]  io_cpu_resp_bits_dprv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_dv,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [63:0] io_cpu_resp_bits_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [7:0]  io_cpu_resp_bits_mask,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_resp_bits_replay,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_has_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output [63:0] io_cpu_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_data_raw,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_resp_bits_store_data,	// src/main/scala/rocket/HellaCache.scala:234:14
  output        io_cpu_replay_next,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_ordered,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_release,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_cpu_perf_grant,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_status_debug,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_l_7,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [1:0]  io_ptw_pmp_cfg_a_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_a_7,	// src/main/scala/rocket/HellaCache.scala:234:14
  input         io_ptw_pmp_cfg_w_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_w_7,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_cfg_r_7,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [29:0] io_ptw_pmp_addr_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_addr_7,	// src/main/scala/rocket/HellaCache.scala:234:14
  input  [31:0] io_ptw_pmp_mask_0,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_1,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_2,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_3,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_4,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_5,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_6,	// src/main/scala/rocket/HellaCache.scala:234:14
                io_ptw_pmp_mask_7	// src/main/scala/rocket/HellaCache.scala:234:14
);

  wire        io_cpu_s2_xcpt_ma_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire        io_cpu_s2_xcpt_ma_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire        io_cpu_s2_xcpt_ae_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire        io_cpu_s2_xcpt_ae_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire        io_cpu_s2_xcpt_pf_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire        io_cpu_s2_xcpt_pf_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  wire [21:0] metaArb_io_in_bits_data_7;	// src/main/scala/rocket/DCache.scala:890:97
  wire        metaArb_io_in_valid_4;	// src/main/scala/util/package.scala:73:59
  wire [11:0] dataArb_io_in_bits_addr_2;	// src/main/scala/rocket/DCache.scala:880:72
  wire        dataArb_io_in_valid_2;	// src/main/scala/rocket/DCache.scala:877:41
  wire [3:0]  nodeOut_c_bits_size;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52
  wire [2:0]  nodeOut_c_bits_opcode;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52
  wire        nodeOut_c_valid;	// src/main/scala/rocket/DCache.scala:787:18, :801:21, :803:28, :827:47, :828:22, :831:48, :832:22
  wire [5:0]  metaArb_io_in_bits_idx_6;	// src/main/scala/rocket/DCache.scala:749:29, :818:44, :820:33
  wire        metaArb_io_in_valid_6;	// src/main/scala/rocket/DCache.scala:746:26, :818:44, :819:30
  wire        s1_nack;	// src/main/scala/rocket/DCache.scala:548:36, :801:21, :816:24
  wire        dataArb_io_in_bits_write_1;	// src/main/scala/rocket/DCache.scala:704:33, :729:68, :732:29
  wire        dataArb_io_in_valid_1;	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
  wire        nodeOut_d_ready;	// src/main/scala/rocket/DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22
  wire [21:0] metaArb_io_in_bits_data_3;	// src/main/scala/rocket/DCache.scala:723:134
  wire        metaArb_io_in_valid_3;	// src/main/scala/rocket/DCache.scala:718:{43,53}, src/main/scala/tilelink/Edges.scala:234:22
  wire [11:0] dataArb_io_in_bits_addr_1;	// src/main/scala/rocket/DCache.scala:705:32
  wire [7:0]  dataArb_io_in_bits_eccMask_0;	// src/main/scala/rocket/DCache.scala:534:47
  wire [63:0] dataArb_io_in_bits_wdata_0;	// src/main/scala/rocket/DCache.scala:528:63
  wire [11:0] _dataArb_io_in_0_bits_wordMask_wordMask_T;	// src/main/scala/rocket/DCache.scala:526:36
  wire        dataArb_io_in_valid_0;	// src/main/scala/rocket/DCache.scala:494:44
  wire        pstore_drain;	// src/main/scala/rocket/DCache.scala:494:44
  wire [21:0] metaArb_io_in_bits_data_2;	// src/main/scala/rocket/DCache.scala:444:97
  wire [5:0]  metaArb_io_in_bits_idx_3;	// src/main/scala/rocket/DCache.scala:430:76
  wire [5:0]  metaArb_io_in_bits_idx_4;	// src/main/scala/rocket/DCache.scala:1176:47
  wire        metaArb_io_in_valid_2;	// src/main/scala/rocket/DCache.scala:423:62
  reg  [33:0] s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19
  wire        readEnable;	// src/main/scala/rocket/DCache.scala:291:59
  wire        writeEnable;	// src/main/scala/rocket/DCache.scala:287:27
  wire [5:0]  metaArb_io_in_bits_idx_7;	// src/main/scala/rocket/DCache.scala:240:58
  wire [11:0] dataArb_io_in_bits_addr_3;	// src/main/scala/rocket/DCache.scala:222:30
  wire        dataArb_io_in_valid_3;	// src/main/scala/rocket/DCache.scala:219:46
  reg  [5:0]  flushCounter;	// src/main/scala/rocket/DCache.scala:202:29
  reg         resetting;	// src/main/scala/rocket/DCache.scala:201:26
  reg  [33:0] s1_tlb_req_vaddr;	// src/main/scala/rocket/DCache.scala:185:29
  wire [63:0] _amoalus_0_io_out;	// src/main/scala/rocket/DCache.scala:958:26
  wire [63:0] _data_io_resp_0;	// src/main/scala/rocket/DCache.scala:128:20
  wire [21:0] _tag_array_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire        _tlb_pmp_io_r;	// src/main/scala/rocket/TLB.scala:405:19
  wire        _tlb_pmp_io_w;	// src/main/scala/rocket/TLB.scala:405:19
  wire        _GEN = metaArb_io_in_valid_2 | metaArb_io_in_valid_3;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:423:62, :718:{43,53}, src/main/scala/tilelink/Edges.scala:234:22
  wire        metaArb_io_out_bits_write =
    resetting | metaArb_io_in_valid_2 | metaArb_io_in_valid_3 | metaArb_io_in_valid_4;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :423:62, :718:{43,53}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/package.scala:73:59
  wire        metaArb__grant_T_2 =
    resetting | metaArb_io_in_valid_2 | metaArb_io_in_valid_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:201:26, :423:62, :718:{43,53}, src/main/scala/tilelink/Edges.scala:234:22
  wire        metaArb__grant_T_3 = metaArb__grant_T_2 | metaArb_io_in_valid_4;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/util/package.scala:73:59
  wire        metaArb__grant_T_5 = metaArb__grant_T_3 | metaArb_io_in_valid_6;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:746:26, :818:44, :819:30
  wire        metaArb_io_out_valid = metaArb__grant_T_5 | io_cpu_req_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :148:31
  wire        dataArb__grant_T = dataArb_io_in_valid_0 | dataArb_io_in_valid_1;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:494:44, :698:26, :729:68, :732:29, :734:32
  wire        dataArb__grant_T_1 = dataArb__grant_T | dataArb_io_in_valid_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:877:41
  wire        dataArb_io_out_valid = dataArb__grant_T_1 | dataArb_io_in_valid_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :148:31, src/main/scala/rocket/DCache.scala:219:46
  reg         s1_valid;	// src/main/scala/rocket/DCache.scala:159:25
  reg         s1_probe;	// src/main/scala/rocket/DCache.scala:160:25
  reg  [1:0]  probe_bits_param;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [3:0]  probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29
  reg         probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29
  reg  [31:0] probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29
  wire        s1_valid_masked = s1_valid & ~io_cpu_s1_kill;	// src/main/scala/rocket/DCache.scala:159:25, :163:{34,37}
  reg  [33:0] s1_vaddr;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [5:0]  s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [4:0]  s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]  s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25
  reg         s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]  s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25
  reg         s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25
  reg  [1:0]  s1_tlb_req_size;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [4:0]  s1_tlb_req_cmd;	// src/main/scala/rocket/DCache.scala:185:29
  reg  [1:0]  s1_tlb_req_prv;	// src/main/scala/rocket/DCache.scala:185:29
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_1 = s1_req_cmd == 5'h0;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_2 = s1_req_cmd == 5'h10;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_3 = s1_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_29 = s1_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_31 = s1_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_32 = s1_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_33 = s1_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_34 = s1_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_38 = s1_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_39 = s1_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_40 = s1_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_41 = s1_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_42 = s1_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:173:25, src/main/scala/util/package.scala:16:47
  wire        s1_read =
    _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
    | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
    | _io_cpu_perf_canAcceptLoadThenLoad_T_31 | _io_cpu_perf_canAcceptLoadThenLoad_T_32
    | _io_cpu_perf_canAcceptLoadThenLoad_T_33 | _io_cpu_perf_canAcceptLoadThenLoad_T_34
    | _io_cpu_perf_canAcceptLoadThenLoad_T_38 | _io_cpu_perf_canAcceptLoadThenLoad_T_39
    | _io_cpu_perf_canAcceptLoadThenLoad_T_40 | _io_cpu_perf_canAcceptLoadThenLoad_T_41
    | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/util/package.scala:16:47, :73:59
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_26 = s1_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:173:25
  wire        _io_cpu_perf_canAcceptLoadThenLoad_T_51 = s1_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:173:25
  wire        s1_write =
    _io_cpu_perf_canAcceptLoadThenLoad_T_26 | _io_cpu_perf_canAcceptLoadThenLoad_T_51
    | _io_cpu_perf_canAcceptLoadThenLoad_T_29 | _io_cpu_perf_canAcceptLoadThenLoad_T_31
    | _io_cpu_perf_canAcceptLoadThenLoad_T_32 | _io_cpu_perf_canAcceptLoadThenLoad_T_33
    | _io_cpu_perf_canAcceptLoadThenLoad_T_34 | _io_cpu_perf_canAcceptLoadThenLoad_T_38
    | _io_cpu_perf_canAcceptLoadThenLoad_T_39 | _io_cpu_perf_canAcceptLoadThenLoad_T_40
    | _io_cpu_perf_canAcceptLoadThenLoad_T_41 | _io_cpu_perf_canAcceptLoadThenLoad_T_42;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, src/main/scala/util/package.scala:16:47, :73:59
  reg         s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27
  reg         cached_grant_wait;	// src/main/scala/rocket/DCache.scala:200:34
  reg         release_ack_wait;	// src/main/scala/rocket/DCache.scala:203:33
  reg  [31:0] release_ack_addr;	// src/main/scala/rocket/DCache.scala:204:29
  reg  [3:0]  release_state;	// src/main/scala/rocket/DCache.scala:205:30
  wire        _canAcceptCachedGrant_T = release_state == 4'h1;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire        _inWriteback_T_1 = release_state == 4'h2;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire        inWriteback = _canAcceptCachedGrant_T | _inWriteback_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  wire        _io_cpu_req_ready_T_4 =
    release_state == 4'h0 & ~cached_grant_wait & ~s1_nack;	// src/main/scala/rocket/DCache.scala:164:41, :200:34, :205:30, :210:{38,51,54,73}, :548:36, :801:21, :816:24
  reg         uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33
  reg  [33:0] uncachedReqs_addr_0;	// src/main/scala/rocket/DCache.scala:214:25
  reg  [5:0]  uncachedReqs_tag_0;	// src/main/scala/rocket/DCache.scala:214:25
  reg  [1:0]  uncachedReqs_size_0;	// src/main/scala/rocket/DCache.scala:214:25
  reg         uncachedReqs_signed_0;	// src/main/scala/rocket/DCache.scala:214:25
  wire        _pstore_drain_opportunistic_T = io_cpu_req_bits_cmd == 5'h0;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_1 = io_cpu_req_bits_cmd == 5'h10;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_2 = io_cpu_req_bits_cmd == 5'h6;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_28 = io_cpu_req_bits_cmd == 5'h7;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_30 = io_cpu_req_bits_cmd == 5'h4;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_31 = io_cpu_req_bits_cmd == 5'h9;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_32 = io_cpu_req_bits_cmd == 5'hA;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_33 = io_cpu_req_bits_cmd == 5'hB;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_37 = io_cpu_req_bits_cmd == 5'h8;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_38 = io_cpu_req_bits_cmd == 5'hC;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_39 = io_cpu_req_bits_cmd == 5'hD;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_40 = io_cpu_req_bits_cmd == 5'hE;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_41 = io_cpu_req_bits_cmd == 5'hF;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_T_25 = io_cpu_req_bits_cmd == 5'h1;	// src/main/scala/util/package.scala:16:47
  wire        _pstore_drain_opportunistic_res_T_1 = io_cpu_req_bits_cmd == 5'h3;	// src/main/scala/util/package.scala:16:47
  wire        _dataArb_io_in_3_valid_res_T_2 =
    _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  wire        _pstore_drain_opportunistic_T_50 = io_cpu_req_bits_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49
  assign dataArb_io_in_valid_3 = io_cpu_req_valid & ~_dataArb_io_in_3_valid_res_T_2;	// src/main/scala/rocket/DCache.scala:219:46, :1161:15, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_bits_addr_3 = io_cpu_req_bits_addr[11:0];	// src/main/scala/rocket/DCache.scala:222:30
  wire        _GEN_0 =
    dataArb__grant_T_1
    & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
       | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
       | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
       | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
       | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
       | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
       | _pstore_drain_opportunistic_T_41);	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:235:33, src/main/scala/util/package.scala:16:47, :73:59
  reg         s1_did_read;	// src/main/scala/rocket/DCache.scala:236:30
  assign metaArb_io_in_bits_idx_7 = io_cpu_req_bits_addr[11:6];	// src/main/scala/rocket/DCache.scala:240:58
  assign writeEnable = metaArb_io_out_valid & metaArb_io_out_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:287:27
  assign readEnable = metaArb_io_out_valid & ~metaArb_io_out_bits_write;	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:167:43, :291:59
  wire [1:0]  _s1_mask_xwr_T = {s1_vaddr[0] | (|s1_req_size), ~(s1_vaddr[0])};	// src/main/scala/rocket/AMOALU.scala:19:{27,42,53}, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [3:0]  _s1_mask_xwr_T_1 =
    {(s1_vaddr[1] ? _s1_mask_xwr_T : 2'h0) | {2{s1_req_size[1]}},
     s1_vaddr[1] ? 2'h0 : _s1_mask_xwr_T};	// src/main/scala/rocket/AMOALU.scala:19:{22,27,42,47,53}, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25
  wire [7:0]  s1_mask_xwr =
    {(s1_vaddr[2] ? _s1_mask_xwr_T_1 : 4'h0) | {4{&s1_req_size}},
     s1_vaddr[2] ? 4'h0 : _s1_mask_xwr_T_1};	// src/main/scala/rocket/AMOALU.scala:19:{22,27,42,47,53}, :20:22, :21:16, src/main/scala/rocket/DCache.scala:173:25
  reg         s2_valid;	// src/main/scala/rocket/DCache.scala:308:25
  wire        s2_valid_no_xcpt =
    s2_valid
    & {io_cpu_s2_xcpt_ma_ld_0,
       io_cpu_s2_xcpt_ma_st_0,
       io_cpu_s2_xcpt_pf_ld_0,
       io_cpu_s2_xcpt_pf_st_0,
       io_cpu_s2_xcpt_ae_ld_0,
       io_cpu_s2_xcpt_ae_st_0} == 6'h0;	// src/main/scala/rocket/DCache.scala:308:25, :309:{35,54,61}, :909:24
  reg         s2_probe;	// src/main/scala/rocket/DCache.scala:310:25
  wire        releaseInFlight = s1_probe | s2_probe | (|release_state);	// src/main/scala/rocket/DCache.scala:160:25, :205:30, :310:25, :311:{34,46,63}
  reg         s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:312:36
  wire        s2_valid_masked = s2_valid_no_xcpt & s2_not_nacked_in_s1;	// src/main/scala/rocket/DCache.scala:309:35, :312:36, :314:42
  reg  [5:0]  s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [4:0]  s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]  s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  reg         s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  reg  [1:0]  s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  reg         s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  reg         s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24
  reg         s2_pma_cacheable;	// src/main/scala/rocket/DCache.scala:320:19
  reg  [33:0] s2_uncached_resp_addr;	// src/main/scala/rocket/DCache.scala:321:34
  reg  [33:0] s2_vaddr_r;	// src/main/scala/rocket/DCache.scala:328:31
  wire        s2_lr = s2_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        s2_sc = s2_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_28 = s2_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_29 = s2_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_30 = s2_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_31 = s2_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_35 = s2_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_36 = s2_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_37 = s2_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_38 = s2_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        _metaArb_io_in_3_bits_data_c_cat_T_39 = s2_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47
  wire        s2_read =
    s2_req_cmd == 5'h0 | s2_req_cmd == 5'h10 | s2_lr | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/package.scala:16:47, :73:59
  wire        _metaArb_io_in_3_bits_data_c_cat_T_23 = s2_req_cmd == 5'h1;	// src/main/scala/rocket/Consts.scala:86:32, src/main/scala/rocket/DCache.scala:316:19
  wire        _metaArb_io_in_3_bits_data_c_cat_T_24 = s2_req_cmd == 5'h11;	// src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:316:19
  wire        s2_write =
    _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
    | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_39;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, src/main/scala/util/package.scala:16:47, :73:59
  wire        s2_readwrite = s2_read | s2_write;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:331:30, src/main/scala/util/package.scala:73:59
  reg         s2_flush_valid;	// src/main/scala/rocket/DCache.scala:332:43
  reg  [21:0] s2_meta_corrected_r;	// src/main/scala/rocket/DCache.scala:338:61
  reg  [63:0] s2_data;	// src/main/scala/rocket/DCache.scala:356:18
  reg  [1:0]  s2_probe_state_state;	// src/main/scala/rocket/DCache.scala:361:33
  reg  [1:0]  s2_hit_state_state;	// src/main/scala/rocket/DCache.scala:363:31
  wire        _metaArb_io_in_3_bits_data_c_cat_T_46 = s2_req_cmd == 5'h3;	// src/main/scala/rocket/Consts.scala:87:54, src/main/scala/rocket/DCache.scala:316:19
  wire [3:0]  _GEN_1 =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr,
     s2_hit_state_state};	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, :87:{47,54,64}, src/main/scala/rocket/DCache.scala:363:31, src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/package.scala:16:47, :73:59
  wire        s2_hit =
    _GEN_1 == 4'h3 | _GEN_1 == 4'h2 | _GEN_1 == 4'h1 | _GEN_1 == 4'h7 | _GEN_1 == 4'h6
    | (&_GEN_1) | _GEN_1 == 4'hE;	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:9, :49:20
  reg  [1:0]  casez_tmp;	// src/main/scala/util/Misc.scala:35:36
  wire [1:0]  _GEN_2 = {1'h0, _GEN_1 == 4'hC};	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
  always @(*) begin	// src/main/scala/util/Misc.scala:35:36, :49:20
    casez (_GEN_1)	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0000:
        casez_tmp = 2'h0;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0001:
        casez_tmp = 2'h1;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0010:
        casez_tmp = 2'h2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0011:
        casez_tmp = 2'h3;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0100:
        casez_tmp = 2'h1;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0101:
        casez_tmp = 2'h2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0110:
        casez_tmp = 2'h2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b0111:
        casez_tmp = 2'h3;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1000:
        casez_tmp = _GEN_2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1001:
        casez_tmp = _GEN_2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1010:
        casez_tmp = _GEN_2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1011:
        casez_tmp = _GEN_2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1100:
        casez_tmp = _GEN_2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1101:
        casez_tmp = 2'h2;	// src/main/scala/util/Misc.scala:35:36, :49:20
      4'b1110:
        casez_tmp = 2'h3;	// src/main/scala/util/Misc.scala:35:36, :49:20
      default:
        casez_tmp = 2'h3;	// src/main/scala/util/Misc.scala:35:36, :49:20
    endcase	// src/main/scala/tilelink/Metadata.scala:58:19, src/main/scala/util/Misc.scala:35:36, :49:20
  end // always @(*)
  wire        s2_valid_hit_maybe_flush_pre_data_ecc_and_waw = s2_valid_masked & s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :374:89, src/main/scala/util/Misc.scala:35:9
  wire        s2_valid_hit_pre_data_ecc_and_waw =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_readwrite;	// src/main/scala/rocket/DCache.scala:331:30, :374:89, :395:89
  wire        s2_valid_flush_line =
    s2_valid_hit_maybe_flush_pre_data_ecc_and_waw & s2_req_cmd == 5'h5 & s2_req_size[0];	// src/main/scala/rocket/DCache.scala:316:19, :317:{37,68}, :318:54, :374:89, :396:75
  wire        s2_valid_miss = s2_valid_masked & s2_readwrite & ~s2_hit;	// src/main/scala/rocket/DCache.scala:314:42, :331:30, :400:{39,73,76}, src/main/scala/util/Misc.scala:35:9
  wire        s2_valid_cached_miss =
    s2_valid_miss & s2_pma_cacheable & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :320:19, :400:{39,73}, :402:{44,60,63}
  wire        s2_want_victimize =
    s2_valid_cached_miss | s2_valid_flush_line | s2_flush_valid;	// src/main/scala/rocket/DCache.scala:318:54, :332:43, :396:75, :402:60, :404:{77,123}
  wire        s2_valid_uncached_pending =
    s2_valid_miss & ~s2_pma_cacheable & ~uncachedInFlight_0;	// src/main/scala/rocket/DCache.scala:213:33, :320:19, :400:{39,73}, :401:21, :407:{49,64,67}
  wire [1:0]  s2_victim_state_state =
    (|s2_hit_state_state) ? s2_hit_state_state : s2_meta_corrected_r[21:20];	// src/main/scala/rocket/DCache.scala:338:{61,99}, :363:31, :411:28, src/main/scala/tilelink/Metadata.scala:50:45
  wire [3:0]  _GEN_3 = {probe_bits_param, s2_probe_state_state};	// src/main/scala/rocket/DCache.scala:161:29, :361:33, src/main/scala/tilelink/Metadata.scala:120:19
  wire        _GEN_4 = _GEN_3 == 4'hB;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_5 = _GEN_3 == 4'h4;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_6 = _GEN_3 == 4'h5;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_7 = _GEN_3 == 4'h6;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_8 = _GEN_3 == 4'h7;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_9 = _GEN_3 == 4'h0;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_10 = _GEN_3 == 4'h1;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_11 = _GEN_3 == 4'h2;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        _GEN_12 = _GEN_3 == 4'h3;	// src/main/scala/tilelink/Metadata.scala:120:19, src/main/scala/util/Misc.scala:56:20
  wire        s2_prb_ack_data =
    _GEN_12 | ~(_GEN_11 | _GEN_10 | _GEN_9)
    & (_GEN_8 | ~(_GEN_7 | _GEN_6 | _GEN_5) & _GEN_4);	// src/main/scala/util/Misc.scala:38:9, :56:20
  wire        _GEN_13 = _GEN_12 | _GEN_11;	// src/main/scala/util/Misc.scala:38:36, :56:20
  wire        s2_victim_dirty = &s2_victim_state_state;	// src/main/scala/rocket/DCache.scala:411:28, src/main/scala/util/Misc.scala:38:9, :56:20
  wire        io_cpu_s2_nack_0 =
    s2_valid_no_xcpt & ~(s2_valid_uncached_pending & auto_out_a_ready)
    & ~(s2_valid_masked & s2_req_cmd == 5'h17) & ~s2_valid_hit_pre_data_ecc_and_waw;	// src/main/scala/rocket/DCache.scala:309:35, :314:42, :316:19, :395:89, :407:{49,64}, :417:57, :418:61, :421:17, :422:{38,41,64,67,86,89}
  assign metaArb_io_in_valid_2 =
    s2_valid_hit_pre_data_ecc_and_waw & s2_hit_state_state != casez_tmp;	// src/main/scala/rocket/DCache.scala:363:31, :395:89, :423:62, src/main/scala/tilelink/Metadata.scala:46:46, src/main/scala/util/Misc.scala:35:36
  wire        _GEN_14 = io_cpu_s2_nack_0 | metaArb_io_in_valid_2;	// src/main/scala/rocket/DCache.scala:422:{38,64,86}, :423:{24,62}
  assign metaArb_io_in_bits_idx_4 = probe_bits_address[11:6];	// src/main/scala/rocket/DCache.scala:161:29, :1176:47
  assign metaArb_io_in_bits_idx_3 = s2_req_addr[11:6];	// src/main/scala/rocket/DCache.scala:316:19, :430:76
  assign metaArb_io_in_bits_data_2 = {casez_tmp, s2_req_addr[31:12]};	// src/main/scala/rocket/DCache.scala:316:19, :444:{68,97}, src/main/scala/rocket/HellaCache.scala:300:14, src/main/scala/util/Misc.scala:35:36
  reg  [6:0]  lrscCount;	// src/main/scala/rocket/DCache.scala:449:26
  reg  [27:0] lrscAddr;	// src/main/scala/rocket/DCache.scala:452:21
  wire        s2_sc_fail = s2_sc & ~((|(lrscCount[6:2])) & lrscAddr == s2_req_addr[33:6]);	// src/main/scala/rocket/DCache.scala:316:19, :449:26, :450:29, :452:21, :453:{32,49}, :454:{26,29,41}, src/main/scala/util/package.scala:16:47
  reg  [4:0]  pstore1_cmd;	// src/main/scala/rocket/DCache.scala:469:30
  reg  [33:0] pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31
  reg  [63:0] pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  reg  [7:0]  pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31
  reg         pstore1_rmw;	// src/main/scala/rocket/DCache.scala:475:44
  wire        _pstore1_held_T = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:395:89, :467:46, src/main/scala/util/package.scala:73:59
  reg         pstore2_valid;	// src/main/scala/rocket/DCache.scala:478:30
  wire        _pstore_drain_opportunistic_res_T_2 =
    _pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_res_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  reg         pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:480:56
  reg         pstore1_held;	// src/main/scala/rocket/DCache.scala:481:29
  wire        pstore1_valid_likely = s2_valid & s2_write | pstore1_held;	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:308:25, :481:29, :482:{39,51}, src/main/scala/util/package.scala:73:59
  wire        pstore1_valid = _pstore1_held_T & ~s2_sc_fail | pstore1_held;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :481:29, :484:38
  wire        pstore_drain_structural =
    pstore1_valid_likely & pstore2_valid & (s1_valid & s1_write | pstore1_rmw);	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:159:25, :475:44, :478:30, :482:51, :486:{54,71,85,98}, src/main/scala/util/package.scala:73:59
  wire        _dataArb_io_in_0_valid_T_4 = s2_valid_hit_pre_data_ecc_and_waw & s2_write;	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:395:89, :483:72, src/main/scala/util/package.scala:73:59
  wire        _dataArb_io_in_0_valid_T_9 =
    ~(io_cpu_req_valid & ~_pstore_drain_opportunistic_res_T_2) | releaseInFlight
    | pstore_drain_on_miss_REG;	// src/main/scala/rocket/DCache.scala:311:{34,46}, :479:{36,55}, :480:{46,56}, :495:107, :1161:15, src/main/scala/util/package.scala:73:59
  assign pstore_drain =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:44, :478:30, :480:46, :481:29, :483:{72,96}, :486:{54,71}, :494:44, :495:{41,44,58,76,107}
  reg  [33:0] pstore2_addr;	// src/main/scala/rocket/DCache.scala:501:31
  reg  [7:0]  pstore2_storegen_data_r;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_1;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_2;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_3;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_4;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_5;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_6;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_data_r_7;	// src/main/scala/rocket/DCache.scala:505:22
  reg  [7:0]  pstore2_storegen_mask;	// src/main/scala/rocket/DCache.scala:508:19
  assign dataArb_io_in_valid_0 =
    pstore_drain_structural
    | ((_dataArb_io_in_0_valid_T_4 | pstore1_held) & ~pstore1_rmw | pstore2_valid)
    & _dataArb_io_in_0_valid_T_9;	// src/main/scala/rocket/DCache.scala:475:44, :478:30, :480:46, :481:29, :483:{72,96}, :486:{54,71}, :494:44, :495:{41,44,58,76,107}
  assign _dataArb_io_in_0_bits_wordMask_wordMask_T =
    pstore2_valid ? pstore2_addr[11:0] : pstore1_addr[11:0];	// src/main/scala/rocket/DCache.scala:470:31, :478:30, :501:31, :526:36
  assign dataArb_io_in_bits_wdata_0 =
    pstore2_valid
      ? {pstore2_storegen_data_r_7,
         pstore2_storegen_data_r_6,
         pstore2_storegen_data_r_5,
         pstore2_storegen_data_r_4,
         pstore2_storegen_data_r_3,
         pstore2_storegen_data_r_2,
         pstore2_storegen_data_r_1,
         pstore2_storegen_data_r}
      : pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31, :478:30, :505:22, :528:63, src/main/scala/util/package.scala:37:27
  assign dataArb_io_in_bits_eccMask_0 =
    pstore2_valid ? pstore2_storegen_mask : pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :478:30, :508:19, :534:47
  wire        _GEN_15 =
    s1_valid & s1_read
    & (pstore1_valid_likely & pstore1_addr[11:3] == s1_vaddr[11:3]
       & (s1_write ? (|(pstore1_mask & s1_mask_xwr)) : (|(pstore1_mask & s1_mask_xwr)))
       | pstore2_valid & pstore2_addr[11:3] == s1_vaddr[11:3]
       & (s1_write
            ? (|(pstore2_storegen_mask & s1_mask_xwr))
            : (|(pstore2_storegen_mask & s1_mask_xwr))));	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:159:25, :173:25, :470:31, :473:31, :478:30, :482:51, :501:31, :508:19, :538:{9,31,43,65}, :539:{8,38,66,77,92}, :541:{27,69}, :542:21, :543:31, :548:18, src/main/scala/util/package.scala:73:59
  wire        get_a_mask_size = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        get_a_mask_acc = (&s2_req_size) | get_a_mask_size & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        get_a_mask_acc_1 = (&s2_req_size) | get_a_mask_size & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        get_a_mask_size_1 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        get_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        get_a_mask_acc_2 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        get_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        get_a_mask_acc_3 = get_a_mask_acc | get_a_mask_size_1 & get_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        get_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        get_a_mask_acc_4 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        get_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        get_a_mask_acc_5 = get_a_mask_acc_1 | get_a_mask_size_1 & get_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        put_a_mask_size = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        put_a_mask_acc = (&s2_req_size) | put_a_mask_size & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        put_a_mask_acc_1 = (&s2_req_size) | put_a_mask_size & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        put_a_mask_size_1 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        put_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        put_a_mask_acc_2 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        put_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        put_a_mask_acc_3 = put_a_mask_acc | put_a_mask_size_1 & put_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        put_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        put_a_mask_acc_4 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        put_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        put_a_mask_acc_5 = put_a_mask_acc_1 | put_a_mask_size_1 & put_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc =
    (&s2_req_size) | atomics_a_mask_size & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_1 =
    (&s2_req_size) | atomics_a_mask_size & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_1 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_2 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_2 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_3 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_3 =
    atomics_a_mask_acc | atomics_a_mask_size_1 & atomics_a_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_4 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_4 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_5 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_5 =
    atomics_a_mask_acc_1 | atomics_a_mask_size_1 & atomics_a_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_3 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_14 =
    (&s2_req_size) | atomics_a_mask_size_3 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_15 =
    (&s2_req_size) | atomics_a_mask_size_3 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_4 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_16 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_16 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_17 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_17 =
    atomics_a_mask_acc_14 | atomics_a_mask_size_4 & atomics_a_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_18 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_18 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_19 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_19 =
    atomics_a_mask_acc_15 | atomics_a_mask_size_4 & atomics_a_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_6 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_28 =
    (&s2_req_size) | atomics_a_mask_size_6 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_29 =
    (&s2_req_size) | atomics_a_mask_size_6 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_7 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_30 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_30 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_31 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_31 =
    atomics_a_mask_acc_28 | atomics_a_mask_size_7 & atomics_a_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_32 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_32 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_33 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_33 =
    atomics_a_mask_acc_29 | atomics_a_mask_size_7 & atomics_a_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_9 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_42 =
    (&s2_req_size) | atomics_a_mask_size_9 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_43 =
    (&s2_req_size) | atomics_a_mask_size_9 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_10 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_44 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_44 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_45 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_45 =
    atomics_a_mask_acc_42 | atomics_a_mask_size_10 & atomics_a_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_46 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_46 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_47 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_47 =
    atomics_a_mask_acc_43 | atomics_a_mask_size_10 & atomics_a_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_12 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_56 =
    (&s2_req_size) | atomics_a_mask_size_12 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_57 =
    (&s2_req_size) | atomics_a_mask_size_12 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_13 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_58 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_58 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_59 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_59 =
    atomics_a_mask_acc_56 | atomics_a_mask_size_13 & atomics_a_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_60 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_60 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_61 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_61 =
    atomics_a_mask_acc_57 | atomics_a_mask_size_13 & atomics_a_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_15 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_70 =
    (&s2_req_size) | atomics_a_mask_size_15 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_71 =
    (&s2_req_size) | atomics_a_mask_size_15 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_16 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_72 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_72 =
    atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_72;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_73 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_73 =
    atomics_a_mask_acc_70 | atomics_a_mask_size_16 & atomics_a_mask_eq_73;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_74 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_74 =
    atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_74;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_75 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_75 =
    atomics_a_mask_acc_71 | atomics_a_mask_size_16 & atomics_a_mask_eq_75;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_18 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_84 =
    (&s2_req_size) | atomics_a_mask_size_18 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_85 =
    (&s2_req_size) | atomics_a_mask_size_18 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_19 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_86 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_86 =
    atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_86;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_87 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_87 =
    atomics_a_mask_acc_84 | atomics_a_mask_size_19 & atomics_a_mask_eq_87;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_88 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_88 =
    atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_88;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_89 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_89 =
    atomics_a_mask_acc_85 | atomics_a_mask_size_19 & atomics_a_mask_eq_89;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_21 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_98 =
    (&s2_req_size) | atomics_a_mask_size_21 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_99 =
    (&s2_req_size) | atomics_a_mask_size_21 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_22 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_100 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_100 =
    atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_100;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_101 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_101 =
    atomics_a_mask_acc_98 | atomics_a_mask_size_22 & atomics_a_mask_eq_101;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_102 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_102 =
    atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_102;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_103 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_103 =
    atomics_a_mask_acc_99 | atomics_a_mask_size_22 & atomics_a_mask_eq_103;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_size_24 = s2_req_size == 2'h2;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_acc_112 =
    (&s2_req_size) | atomics_a_mask_size_24 & ~(s2_req_addr[2]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :211:20, :215:{29,38}
  wire        atomics_a_mask_acc_113 =
    (&s2_req_size) | atomics_a_mask_size_24 & s2_req_addr[2];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:206:21, :209:26, :210:26, :215:{29,38}
  wire        atomics_a_mask_size_25 = s2_req_size == 2'h1;	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:209:26
  wire        atomics_a_mask_eq_114 = ~(s2_req_addr[2]) & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_114 =
    atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_114;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_115 = ~(s2_req_addr[2]) & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_115 =
    atomics_a_mask_acc_112 | atomics_a_mask_size_25 & atomics_a_mask_eq_115;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_116 = s2_req_addr[2] & ~(s2_req_addr[1]);	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27
  wire        atomics_a_mask_acc_116 =
    atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_116;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire        atomics_a_mask_eq_117 = s2_req_addr[2] & s2_req_addr[1];	// src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :214:27
  wire        atomics_a_mask_acc_117 =
    atomics_a_mask_acc_113 | atomics_a_mask_size_25 & atomics_a_mask_eq_117;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [7:0]  atomics_mask =
    _metaArb_io_in_3_bits_data_c_cat_T_39
      ? {atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & s2_req_addr[0],
         atomics_a_mask_acc_117 | atomics_a_mask_eq_117 & ~(s2_req_addr[0]),
         atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & s2_req_addr[0],
         atomics_a_mask_acc_116 | atomics_a_mask_eq_116 & ~(s2_req_addr[0]),
         atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & s2_req_addr[0],
         atomics_a_mask_acc_115 | atomics_a_mask_eq_115 & ~(s2_req_addr[0]),
         atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & s2_req_addr[0],
         atomics_a_mask_acc_114 | atomics_a_mask_eq_114 & ~(s2_req_addr[0])}
      : _metaArb_io_in_3_bits_data_c_cat_T_38
          ? {atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & s2_req_addr[0],
             atomics_a_mask_acc_103 | atomics_a_mask_eq_103 & ~(s2_req_addr[0]),
             atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & s2_req_addr[0],
             atomics_a_mask_acc_102 | atomics_a_mask_eq_102 & ~(s2_req_addr[0]),
             atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & s2_req_addr[0],
             atomics_a_mask_acc_101 | atomics_a_mask_eq_101 & ~(s2_req_addr[0]),
             atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & s2_req_addr[0],
             atomics_a_mask_acc_100 | atomics_a_mask_eq_100 & ~(s2_req_addr[0])}
          : _metaArb_io_in_3_bits_data_c_cat_T_37
              ? {atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & s2_req_addr[0],
                 atomics_a_mask_acc_89 | atomics_a_mask_eq_89 & ~(s2_req_addr[0]),
                 atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & s2_req_addr[0],
                 atomics_a_mask_acc_88 | atomics_a_mask_eq_88 & ~(s2_req_addr[0]),
                 atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & s2_req_addr[0],
                 atomics_a_mask_acc_87 | atomics_a_mask_eq_87 & ~(s2_req_addr[0]),
                 atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & s2_req_addr[0],
                 atomics_a_mask_acc_86 | atomics_a_mask_eq_86 & ~(s2_req_addr[0])}
              : _metaArb_io_in_3_bits_data_c_cat_T_36
                  ? {atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & s2_req_addr[0],
                     atomics_a_mask_acc_75 | atomics_a_mask_eq_75 & ~(s2_req_addr[0]),
                     atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & s2_req_addr[0],
                     atomics_a_mask_acc_74 | atomics_a_mask_eq_74 & ~(s2_req_addr[0]),
                     atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & s2_req_addr[0],
                     atomics_a_mask_acc_73 | atomics_a_mask_eq_73 & ~(s2_req_addr[0]),
                     atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & s2_req_addr[0],
                     atomics_a_mask_acc_72 | atomics_a_mask_eq_72 & ~(s2_req_addr[0])}
                  : _metaArb_io_in_3_bits_data_c_cat_T_35
                      ? {atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & s2_req_addr[0],
                         atomics_a_mask_acc_61 | atomics_a_mask_eq_61 & ~(s2_req_addr[0]),
                         atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & s2_req_addr[0],
                         atomics_a_mask_acc_60 | atomics_a_mask_eq_60 & ~(s2_req_addr[0]),
                         atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & s2_req_addr[0],
                         atomics_a_mask_acc_59 | atomics_a_mask_eq_59 & ~(s2_req_addr[0]),
                         atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & s2_req_addr[0],
                         atomics_a_mask_acc_58 | atomics_a_mask_eq_58 & ~(s2_req_addr[0])}
                      : _metaArb_io_in_3_bits_data_c_cat_T_31
                          ? {atomics_a_mask_acc_47 | atomics_a_mask_eq_47
                               & s2_req_addr[0],
                             atomics_a_mask_acc_47 | atomics_a_mask_eq_47
                               & ~(s2_req_addr[0]),
                             atomics_a_mask_acc_46 | atomics_a_mask_eq_46
                               & s2_req_addr[0],
                             atomics_a_mask_acc_46 | atomics_a_mask_eq_46
                               & ~(s2_req_addr[0]),
                             atomics_a_mask_acc_45 | atomics_a_mask_eq_45
                               & s2_req_addr[0],
                             atomics_a_mask_acc_45 | atomics_a_mask_eq_45
                               & ~(s2_req_addr[0]),
                             atomics_a_mask_acc_44 | atomics_a_mask_eq_44
                               & s2_req_addr[0],
                             atomics_a_mask_acc_44 | atomics_a_mask_eq_44
                               & ~(s2_req_addr[0])}
                          : _metaArb_io_in_3_bits_data_c_cat_T_30
                              ? {atomics_a_mask_acc_33 | atomics_a_mask_eq_33
                                   & s2_req_addr[0],
                                 atomics_a_mask_acc_33 | atomics_a_mask_eq_33
                                   & ~(s2_req_addr[0]),
                                 atomics_a_mask_acc_32 | atomics_a_mask_eq_32
                                   & s2_req_addr[0],
                                 atomics_a_mask_acc_32 | atomics_a_mask_eq_32
                                   & ~(s2_req_addr[0]),
                                 atomics_a_mask_acc_31 | atomics_a_mask_eq_31
                                   & s2_req_addr[0],
                                 atomics_a_mask_acc_31 | atomics_a_mask_eq_31
                                   & ~(s2_req_addr[0]),
                                 atomics_a_mask_acc_30 | atomics_a_mask_eq_30
                                   & s2_req_addr[0],
                                 atomics_a_mask_acc_30 | atomics_a_mask_eq_30
                                   & ~(s2_req_addr[0])}
                              : _metaArb_io_in_3_bits_data_c_cat_T_29
                                  ? {atomics_a_mask_acc_19 | atomics_a_mask_eq_19
                                       & s2_req_addr[0],
                                     atomics_a_mask_acc_19 | atomics_a_mask_eq_19
                                       & ~(s2_req_addr[0]),
                                     atomics_a_mask_acc_18 | atomics_a_mask_eq_18
                                       & s2_req_addr[0],
                                     atomics_a_mask_acc_18 | atomics_a_mask_eq_18
                                       & ~(s2_req_addr[0]),
                                     atomics_a_mask_acc_17 | atomics_a_mask_eq_17
                                       & s2_req_addr[0],
                                     atomics_a_mask_acc_17 | atomics_a_mask_eq_17
                                       & ~(s2_req_addr[0]),
                                     atomics_a_mask_acc_16 | atomics_a_mask_eq_16
                                       & s2_req_addr[0],
                                     atomics_a_mask_acc_16 | atomics_a_mask_eq_16
                                       & ~(s2_req_addr[0])}
                                  : _metaArb_io_in_3_bits_data_c_cat_T_28
                                      ? {atomics_a_mask_acc_5 | atomics_a_mask_eq_5
                                           & s2_req_addr[0],
                                         atomics_a_mask_acc_5 | atomics_a_mask_eq_5
                                           & ~(s2_req_addr[0]),
                                         atomics_a_mask_acc_4 | atomics_a_mask_eq_4
                                           & s2_req_addr[0],
                                         atomics_a_mask_acc_4 | atomics_a_mask_eq_4
                                           & ~(s2_req_addr[0]),
                                         atomics_a_mask_acc_3 | atomics_a_mask_eq_3
                                           & s2_req_addr[0],
                                         atomics_a_mask_acc_3 | atomics_a_mask_eq_3
                                           & ~(s2_req_addr[0]),
                                         atomics_a_mask_acc_2 | atomics_a_mask_eq_2
                                           & s2_req_addr[0],
                                         atomics_a_mask_acc_2 | atomics_a_mask_eq_2
                                           & ~(s2_req_addr[0])}
                                      : 8'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/util/package.scala:16:47
  wire        tl_out_a_valid =
    s2_valid_uncached_pending | s2_valid_cached_miss
    & ~(release_ack_wait & (s2_req_addr[20:6] ^ release_ack_addr[20:6]) == 15'h0)
    & ~s2_victim_dirty;	// src/main/scala/rocket/DCache.scala:203:33, :204:29, :316:19, :402:60, :407:{49,64}, :581:32, :582:29, :583:{8,27,43,118,127}, :584:91, src/main/scala/tilelink/Edges.scala:460:15, src/main/scala/util/Misc.scala:38:9
  wire        _GEN_16 =
    ~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
    | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38
    | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36
    | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31
    | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29
    | _metaArb_io_in_3_bits_data_c_cat_T_28;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:586:8, :587:8, :588:8, src/main/scala/util/package.scala:16:47, :73:59
  wire        _io_errors_bus_valid_T = nodeOut_d_ready & auto_out_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22
  wire [26:0] _beats1_decode_T_1 = 27'hFFF << auto_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  beats1 = auto_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]  _counter1_T = counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        d_last = counter == 9'h1 | beats1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}
  wire [8:0]  count = beats1 & ~_counter1_T;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire        grantIsUncachedData = auto_out_d_bits_opcode == 3'h1;	// src/main/scala/util/package.scala:16:47
  wire        grantIsUncached =
    grantIsUncachedData | auto_out_d_bits_opcode == 3'h0 | auto_out_d_bits_opcode == 3'h2;	// src/main/scala/util/package.scala:16:47, :73:59
  wire        grantIsRefill = auto_out_d_bits_opcode == 3'h5;	// src/main/scala/util/package.scala:16:47
  wire        grantIsCached = auto_out_d_bits_opcode == 3'h4 | grantIsRefill;	// src/main/scala/util/package.scala:16:47, :73:59
  wire        grantIsVoluntary = auto_out_d_bits_opcode == 3'h6;	// src/main/scala/rocket/DCache.scala:642:32
  reg         grantInProgress;	// src/main/scala/rocket/DCache.scala:644:32
  reg  [2:0]  blockProbeAfterGrantCount;	// src/main/scala/rocket/DCache.scala:645:42
  wire        _metaArb_io_in_4_valid_T = release_state == 4'h6;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire        _nodeOut_c_valid_T_1 = release_state == 4'h9;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47
  wire        _canAcceptCachedGrant_T_4 =
    _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  wire        _GEN_17 = _io_errors_bus_valid_T & grantIsCached;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:652:26, src/main/scala/util/package.scala:73:59
  wire        _GEN_18 = auto_out_d_bits_source & d_last;	// src/main/scala/rocket/DCache.scala:663:17, src/main/scala/tilelink/Edges.scala:233:33
  wire        _GEN_19 =
    ~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & grantIsUncachedData);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:300:32, :608:24, :651:24, :652:26, :661:35, :668:34, :671:25, src/main/scala/util/package.scala:16:47, :73:59
  wire        _GEN_20 = grantIsRefill & dataArb_io_in_valid_0;	// src/main/scala/rocket/DCache.scala:494:44, :699:23, src/main/scala/util/package.scala:16:47
  wire        nodeOut_e_valid =
    ~_GEN_20 & auto_out_d_valid & ~(|counter) & grantIsCached
    & ~_canAcceptCachedGrant_T_4;	// src/main/scala/rocket/DCache.scala:647:30, :691:{18,36,47,64}, :699:{23,51}, :700:20, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_bits_addr_1 = {s2_req_addr[11:6] | count[8:3], count[2:0], 3'h0};	// src/main/scala/rocket/DCache.scala:316:19, :705:{32,67}, :722:36, src/main/scala/tilelink/Edges.scala:235:25
  assign metaArb_io_in_valid_3 =
    grantIsCached & d_last & _io_errors_bus_valid_T & ~auto_out_d_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:718:{43,53,56}, src/main/scala/tilelink/Edges.scala:233:33, :234:22, src/main/scala/util/package.scala:73:59
  wire [3:0]  _metaArb_io_in_3_bits_data_T_1 =
    {_metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39,
     _metaArb_io_in_3_bits_data_c_cat_T_23 | _metaArb_io_in_3_bits_data_c_cat_T_24 | s2_sc
       | _metaArb_io_in_3_bits_data_c_cat_T_28 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_46
       | s2_lr,
     auto_out_d_bits_param};	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, :87:{47,54,64}, src/main/scala/tilelink/Metadata.scala:84:18, src/main/scala/util/package.scala:16:47, :73:59
  assign metaArb_io_in_bits_data_3 =
    {_metaArb_io_in_3_bits_data_T_1 == 4'hC
       ? 2'h3
       : _metaArb_io_in_3_bits_data_T_1 == 4'h4 | _metaArb_io_in_3_bits_data_T_1 == 4'h0
           ? 2'h2
           : {1'h0, _metaArb_io_in_3_bits_data_T_1 == 4'h1},
     s2_req_addr[31:12]};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:316:19, :444:68, :723:134, src/main/scala/rocket/HellaCache.scala:300:14, src/main/scala/tilelink/Metadata.scala:84:18
  reg         blockUncachedGrant;	// src/main/scala/rocket/DCache.scala:727:33
  wire        _GEN_21 = grantIsUncachedData & (blockUncachedGrant | s1_valid);	// src/main/scala/rocket/DCache.scala:159:25, :727:33, :729:{31,54}, src/main/scala/util/package.scala:16:47
  assign nodeOut_d_ready =
    ~(_GEN_21 | _GEN_20)
    & (~grantIsCached | ((|counter) | auto_out_e_ready) & ~_canAcceptCachedGrant_T_4);	// src/main/scala/rocket/DCache.scala:647:30, :648:{18,24,50,69}, :699:{23,51}, :701:20, :729:{31,68}, :730:22, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/util/package.scala:73:59
  wire        io_cpu_req_ready_0 =
    _GEN_21
      ? ~(auto_out_d_valid | metaArb__grant_T_5 | _GEN_0) & _io_cpu_req_ready_T_4
      : ~(metaArb__grant_T_5 | _GEN_0) & _io_cpu_req_ready_T_4;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, src/main/scala/rocket/DCache.scala:210:{20,51,73}, :235:{33,45,64}, :244:{34,53}, :252:{79,98}, :729:{31,68}, :732:29, :733:26
  wire        _GEN_22 = _GEN_21 & auto_out_d_valid;	// src/main/scala/rocket/DCache.scala:698:26, :729:{31,68}, :732:29, :734:32
  assign dataArb_io_in_valid_1 =
    _GEN_22 | auto_out_d_valid & grantIsRefill & ~_canAcceptCachedGrant_T_4;	// src/main/scala/rocket/DCache.scala:647:30, :698:{26,44,61}, :729:68, :732:29, :734:32, src/main/scala/util/package.scala:16:47, :73:59
  assign dataArb_io_in_bits_write_1 = ~_GEN_21 | ~auto_out_d_valid;	// src/main/scala/rocket/DCache.scala:704:33, :729:{31,68}, :732:29, :735:37
  wire        block_probe_for_core_progress =
    (|blockProbeAfterGrantCount) | (|(lrscCount[6:2]));	// src/main/scala/rocket/DCache.scala:449:26, :450:29, :645:42, :646:35, :743:71
  wire        nodeOut_b_ready =
    ~metaArb__grant_T_3
    & ~(block_probe_for_core_progress | releaseInFlight | release_ack_wait
        & (auto_out_b_bits_address[20:6] ^ release_ack_addr[20:6]) == 15'h0
        | grantInProgress | s1_valid | s2_valid);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:159:25, :203:33, :204:29, :308:25, :311:{34,46}, :583:118, :644:32, :743:71, :744:{62,88,163}, :745:{50,89}, :747:{44,47,79,107,119}
  wire        _io_cpu_perf_release_T = auto_out_c_ready & nodeOut_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:787:18, :801:21, :803:28, :827:47, :828:22, :831:48, :832:22
  wire [26:0] _GEN_23 = {23'h0, nodeOut_c_bits_size};	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52, src/main/scala/util/package.scala:235:71
  wire [26:0] _beats1_decode_T_5 = 27'hFFF << _GEN_23;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  beats1_1 = nodeOut_c_bits_opcode[0] ? ~(_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52, src/main/scala/tilelink/Edges.scala:103:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]  _counter1_T_1 = counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire        c_first = counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        releaseDone =
    (counter_1 == 9'h1 | beats1_1 == 9'h0) & _io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :234:22
  reg         s1_release_data_valid;	// src/main/scala/rocket/DCache.scala:778:38
  reg         s2_release_data_valid;	// src/main/scala/rocket/DCache.scala:779:38
  wire        releaseRejected = s2_release_data_valid & ~_io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:779:38, :780:{44,47}
  wire [9:0]  _releaseDataBeat_T_5 =
    {1'h0, beats1_1 & ~_counter1_T_1}
    + {8'h0,
       releaseRejected
         ? 2'h0
         : {1'h0, s1_release_data_valid} + {1'h0, s2_release_data_valid}};	// src/main/scala/rocket/DCache.scala:778:38, :779:38, :780:44, :781:{43,48,93}, src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  assign s1_nack =
    s2_probe
      ? s2_prb_ack_data | (|s2_probe_state_state) | ~releaseDone | _GEN_15 | _GEN_14
      : _GEN_15 | _GEN_14;	// src/main/scala/rocket/DCache.scala:265:75, :310:25, :361:33, :423:{24,82,92}, :543:31, :548:{18,36,46}, :801:21, :802:34, :803:28, :805:36, :807:45, :813:{19,22}, :816:{24,34}, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9
  wire        _GEN_24 = release_state == 4'h4;	// src/main/scala/rocket/DCache.scala:205:30, :818:25
  assign metaArb_io_in_valid_6 =
    _GEN_24 | auto_out_b_valid
    & (~block_probe_for_core_progress | (|lrscCount) & ~(|(lrscCount[6:2])));	// src/main/scala/rocket/DCache.scala:449:26, :450:29, :451:{34,40,43}, :743:71, :746:{26,44,48,79}, :818:{25,44}, :819:30
  assign metaArb_io_in_bits_idx_6 =
    _GEN_24 ? metaArb_io_in_bits_idx_4 : auto_out_b_bits_address[11:6];	// src/main/scala/rocket/DCache.scala:749:29, :818:{25,44}, :820:33, :1176:47
  wire        _GEN_25 = release_state == 4'h5;	// src/main/scala/rocket/DCache.scala:205:30, :827:25
  wire        _GEN_26 = release_state == 4'h3;	// src/main/scala/rocket/DCache.scala:205:30, :831:25
  assign nodeOut_c_valid =
    _GEN_26 | _GEN_25 | s2_probe & ~s2_prb_ack_data | s2_release_data_valid
    & ~(c_first & release_ack_wait);	// src/main/scala/rocket/DCache.scala:203:33, :310:25, :779:38, :787:{18,117,120,130}, :801:21, :803:28, :805:36, :807:45, :827:{25,47}, :828:22, :831:{25,48}, :832:22, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/Misc.scala:38:9
  wire        _GEN_27 =
    _canAcceptCachedGrant_T | _metaArb_io_in_4_valid_T | _nodeOut_c_valid_T_1;	// src/main/scala/util/package.scala:16:47, :73:59
  assign nodeOut_c_bits_opcode =
    _GEN_27 ? {2'h3, ~_nodeOut_c_valid_T_1} : {2'h2, _inWriteback_T_1};	// src/main/scala/rocket/DCache.scala:831:48, :836:48, :837:21, :840:102, :841:52, :842:23, :847:23, src/main/scala/util/package.scala:16:47, :73:59
  assign nodeOut_c_bits_size = _GEN_27 ? 4'h6 : probe_bits_size;	// src/main/scala/rocket/DCache.scala:161:29, :836:48, :840:102, :841:52, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_valid_2 = inWriteback & _releaseDataBeat_T_5 < 10'h8;	// src/main/scala/rocket/DCache.scala:781:43, :877:{41,60}, src/main/scala/util/package.scala:73:59
  assign dataArb_io_in_bits_addr_2 =
    {metaArb_io_in_bits_idx_4, _releaseDataBeat_T_5[2:0], 3'h0};	// src/main/scala/rocket/DCache.scala:781:43, :880:{72,90}, :1176:47
  assign metaArb_io_in_valid_4 = _metaArb_io_in_4_valid_T | release_state == 4'h7;	// src/main/scala/rocket/DCache.scala:205:30, src/main/scala/util/package.scala:16:47, :73:59
  assign metaArb_io_in_bits_data_7 =
    {_GEN_27
       ? 2'h0
       : _GEN_13
           ? 2'h2
           : _GEN_10 ? 2'h1 : _GEN_9 ? 2'h0 : {1'h0, _GEN_8 | _GEN_7 | _GEN_6},
     probe_bits_address[31:12]};	// src/main/scala/rocket/DCache.scala:161:29, :789:27, :840:102, :853:14, :890:{78,97}, src/main/scala/util/Misc.scala:38:{36,63}, :56:20, src/main/scala/util/package.scala:73:59
  reg         io_cpu_s2_xcpt_REG;	// src/main/scala/rocket/DCache.scala:909:32
  assign io_cpu_s2_xcpt_pf_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_pf_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ae_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ae_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ae_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ma_ld_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_ld;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  assign io_cpu_s2_xcpt_ma_st_0 = io_cpu_s2_xcpt_REG & s2_tlb_xcpt_ma_st;	// src/main/scala/rocket/DCache.scala:319:24, :909:{24,32}
  reg         doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  wire        io_cpu_replay_next_0 = _io_errors_bus_valid_T & grantIsUncachedData;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:926:39, src/main/scala/util/package.scala:16:47
  






































































































 // not def SYNTHESIS
  wire [31:0] io_cpu_resp_bits_data_zeroed =
    s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, src/main/scala/rocket/DCache.scala:316:19, :356:18, src/main/scala/util/Misc.scala:210:26
  wire        _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// src/main/scala/rocket/AMOALU.scala:44:26, src/main/scala/rocket/DCache.scala:316:19
  wire [15:0] io_cpu_resp_bits_data_zeroed_1 =
    s2_req_addr[1]
      ? io_cpu_resp_bits_data_zeroed[31:16]
      : io_cpu_resp_bits_data_zeroed[15:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26
  wire [7:0]  io_cpu_resp_bits_data_zeroed_2 =
    s2_sc
      ? 8'h0
      : s2_req_addr[0]
          ? io_cpu_resp_bits_data_zeroed_1[15:8]
          : io_cpu_resp_bits_data_zeroed_1[7:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, :43:23, src/main/scala/rocket/DCache.scala:316:19, src/main/scala/util/Misc.scala:210:26, src/main/scala/util/package.scala:16:47
  wire [31:0] io_cpu_resp_bits_data_word_bypass_zeroed =
    s2_req_addr[2] ? s2_data[63:32] : s2_data[31:0];	// src/main/scala/rocket/AMOALU.scala:41:{24,37,55}, src/main/scala/rocket/DCache.scala:316:19, :356:18, src/main/scala/util/Misc.scala:210:26
  reg         REG;	// src/main/scala/rocket/DCache.scala:984:18
  wire [26:0] _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _GEN_23;	// src/main/scala/util/package.scala:235:71
  wire [8:0]  io_cpu_perf_release_beats1 =
    nodeOut_c_bits_opcode[0] ? ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52, src/main/scala/tilelink/Edges.scala:103:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]  io_cpu_perf_release_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [3:0]  _release_state_T_14 =
    s2_victim_dirty & ~(s2_valid_flush_line & s2_req_size[1]) ? 4'h1 : 4'h6;	// src/main/scala/rocket/DCache.scala:316:19, :318:54, :396:75, :795:{46,60}, :796:{27,44,47}, src/main/scala/util/Misc.scala:38:9
  wire [3:0]  _release_state_T_15 = {1'h0, releaseDone, 2'h3};	// src/main/scala/rocket/DCache.scala:810:29, src/main/scala/tilelink/Edges.scala:234:22
  wire [3:0]  _GEN_29 = s2_prb_ack_data ? 4'h2 : (|s2_probe_state_state) ? 4'h3 : 4'h5;	// src/main/scala/rocket/DCache.scala:361:33, :805:36, :806:23, :807:45, :810:23, :814:23, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9
  wire [3:0]  _GEN_30 = s2_want_victimize ? _release_state_T_14 : release_state;	// src/main/scala/rocket/DCache.scala:205:30, :404:{77,123}, :793:25, :796:{21,27}
  wire [3:0]  _GEN_31 = s2_probe ? _GEN_29 : _GEN_30;	// src/main/scala/rocket/DCache.scala:205:30, :310:25, :793:25, :796:21, :801:21, :803:28, :805:36, :806:23, :807:45
  wire        _GEN_32 = _io_errors_bus_valid_T & grantIsCached & d_last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27, src/main/scala/tilelink/Edges.scala:233:33, src/main/scala/util/package.scala:73:59
  wire        _GEN_33 = _GEN_24 & ~metaArb__grant_T_3;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/rocket/DCache.scala:801:21, :818:{25,44}, :822:37, :823:23
  wire [6:0]  flushCounterNext = {1'h0, flushCounter} + 7'h1;	// src/main/scala/rocket/DCache.scala:202:29, :985:39
  wire        _GEN_34 = _GEN_25 & releaseDone | _GEN_33;	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, src/main/scala/tilelink/Edges.scala:234:22
  wire [33:0] s0_req_addr =
    {resetting
       ? {io_cpu_req_bits_addr[33:12], flushCounter}
       : _GEN
           ? {io_cpu_req_bits_addr[33:12], s2_req_addr[11:6]}
           : metaArb_io_in_valid_4
               ? {io_cpu_req_bits_addr[33:12], probe_bits_address[11:6]}
               : metaArb_io_in_valid_6
                   ? {io_cpu_req_bits_addr[33:32],
                      _GEN_24 ? probe_bits_address[31:6] : auto_out_b_bits_address[31:6]}
                   : io_cpu_req_bits_addr[33:6],
     io_cpu_req_bits_addr[5:0]};	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/rocket/DCache.scala:161:29, :170:{21,84}, :201:26, :202:29, :222:89, :316:19, :722:36, :746:26, :750:{30,36,58}, :818:{25,44}, :819:30, :821:{34,40}, :889:36, :994:36, src/main/scala/rocket/HellaCache.scala:234:14, src/main/scala/util/package.scala:73:59
  wire [9:0]  _GEN_35 = s1_tlb_req_vaddr[25:16] ^ 10'h200;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:185:29
  wire [3:0]  _GEN_36 = s1_tlb_req_vaddr[31:28] ^ 4'h8;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:406:15
  wire        tlb_legal_address =
    {s1_tlb_req_vaddr[33:14], ~(s1_tlb_req_vaddr[13:12])} == 22'h0
    | {s1_tlb_req_vaddr[33:28], ~(s1_tlb_req_vaddr[27:26])} == 8'h0
    | {s1_tlb_req_vaddr[33:26], _GEN_35} == 18'h0 | ~(|(s1_tlb_req_vaddr[33:12]))
    | {s1_tlb_req_vaddr[33:17], ~(s1_tlb_req_vaddr[16])} == 18'h0
    | {s1_tlb_req_vaddr[33:32], _GEN_36} == 6'h0
    | {s1_tlb_req_vaddr[33:31], ~(s1_tlb_req_vaddr[30:29])} == 5'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:412:67
  wire        tlb_cacheable = tlb_legal_address & ~(_GEN_36[3]);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19
  wire        tlb_deny_access_to_debug =
    ~io_ptw_status_debug & ~(|(s1_tlb_req_vaddr[33:12]));	// src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:420:{39,50}
  wire [3:0]  _GEN_37 =
    {s1_tlb_req_vaddr[31:30], s1_tlb_req_vaddr[27], s1_tlb_req_vaddr[16]};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:185:29
  wire [2:0]  _GEN_38 = {s1_tlb_req_vaddr[31:30], ~(s1_tlb_req_vaddr[27])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:185:29
  wire [1:0]  _GEN_39 = {s1_tlb_req_vaddr[31], ~(s1_tlb_req_vaddr[30])};	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46}, src/main/scala/rocket/DCache.scala:185:29
  wire [3:0]  _GEN_40 = s1_tlb_req_vaddr[3:0] & (4'h1 << s1_tlb_req_size) - 4'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:542:{39,69}
  wire        tlb__cmd_lrsc_T = s1_tlb_req_cmd == 5'h6;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_lrsc_T_1 = s1_tlb_req_cmd == 5'h7;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_7 = s1_tlb_req_cmd == 5'h4;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_8 = s1_tlb_req_cmd == 5'h9;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_9 = s1_tlb_req_cmd == 5'hA;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_10 = s1_tlb_req_cmd == 5'hB;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_14 = s1_tlb_req_cmd == 5'h8;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_15 = s1_tlb_req_cmd == 5'hC;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_16 = s1_tlb_req_cmd == 5'hD;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_17 = s1_tlb_req_cmd == 5'hE;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb__cmd_read_T_18 = s1_tlb_req_cmd == 5'hF;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47
  wire        tlb_cmd_put_partial = s1_tlb_req_cmd == 5'h11;	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:565:41
  wire        tlb_cmd_read =
    s1_tlb_req_cmd == 5'h0 | s1_tlb_req_cmd == 5'h10 | tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1
    | tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10
    | tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17
    | tlb__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/util/package.scala:16:47, :73:59
  wire        tlb_cmd_write =
    s1_tlb_req_cmd == 5'h1 | tlb_cmd_put_partial | tlb__cmd_lrsc_T_1 | tlb__cmd_read_T_7
    | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10 | tlb__cmd_read_T_14
    | tlb__cmd_read_T_15 | tlb__cmd_read_T_16 | tlb__cmd_read_T_17 | tlb__cmd_read_T_18;	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,59,76}, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:565:41, src/main/scala/util/package.scala:16:47, :73:59
  wire        tlb_ae_array =
    (|_GEN_40) & tlb_legal_address
    & ({s1_tlb_req_vaddr[31:30],
        s1_tlb_req_vaddr[27],
        s1_tlb_req_vaddr[25],
        s1_tlb_req_vaddr[16],
        s1_tlb_req_vaddr[13]} == 6'h0
       | {s1_tlb_req_vaddr[31:30],
          s1_tlb_req_vaddr[27],
          _GEN_35[9],
          s1_tlb_req_vaddr[16]} == 5'h0 | ~(|_GEN_38) | ~(|_GEN_39))
    | (tlb__cmd_lrsc_T | tlb__cmd_lrsc_T_1) & ~tlb_cacheable;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:412:67, :415:19, :542:{39,77}, :574:{8,37}, :575:{8,19}, src/main/scala/tilelink/Parameters.scala:616:89, src/main/scala/util/package.scala:16:47, :73:59
  wire [1:0]  _s2_data_T_1 =
    io_cpu_replay_next_0 | inWriteback | s1_did_read ? (_GEN_19 ? 2'h1 : 2'h2) : 2'h0;	// src/main/scala/rocket/DCache.scala:236:30, :300:32, :344:22, :354:27, :356:28, :651:24, :652:26, :661:35, :926:39, src/main/scala/util/package.scala:73:59
  wire        _probe_bits_T = nodeOut_b_ready & auto_out_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:747:44
  wire        s1_valid_not_nacked = s1_valid & ~s1_nack;	// src/main/scala/rocket/DCache.scala:159:25, :164:{38,41}, :548:36, :801:21, :816:24
  wire        _s1_meta_hit_state_T_2 =
    _tag_array_0_ext_RW0_rdata[19:0] == s1_tlb_req_vaddr[31:12] & ~s1_flush_valid;	// src/main/scala/rocket/DCache.scala:185:29, :192:27, :275:99, :292:80, :294:83, :296:{59,62}, src/main/scala/util/DescribedSRAM.scala:17:26
  wire        _s2_victim_way_T = s1_valid_not_nacked | s1_flush_valid;	// src/main/scala/rocket/DCache.scala:164:38, :192:27, :322:29
  wire        _GEN_41 =
    s2_valid_hit_pre_data_ecc_and_waw & s2_lr & ~cached_grant_wait | s2_valid_cached_miss;	// src/main/scala/rocket/DCache.scala:200:34, :210:54, :395:89, :402:60, :455:{23,32,54}, src/main/scala/util/package.scala:16:47
  wire        advance_pstore1 = pstore1_valid & pstore2_valid == pstore_drain;	// src/main/scala/rocket/DCache.scala:478:30, :484:38, :494:44, :499:{61,79}
  wire        _io_cpu_perf_acquire_T = auto_out_a_ready & tl_out_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:581:32
  wire        _GEN_42 = _io_cpu_perf_acquire_T & ~s2_pma_cacheable;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :320:19, :401:21, :608:24, :609:24, :611:18, :612:13
  wire        _GEN_43 = _GEN_27 & _io_cpu_perf_release_T & c_first;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:{27,39}, :857:26, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/util/package.scala:73:59
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:159:25
      s1_probe <= 1'h0;	// src/main/scala/rocket/DCache.scala:160:25
      cached_grant_wait <= 1'h0;	// src/main/scala/rocket/DCache.scala:200:34
      resetting <= 1'h0;	// src/main/scala/rocket/DCache.scala:201:26
      flushCounter <= 6'h0;	// src/main/scala/rocket/DCache.scala:202:29
      release_ack_wait <= 1'h0;	// src/main/scala/rocket/DCache.scala:203:33
      release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
      uncachedInFlight_0 <= 1'h0;	// src/main/scala/rocket/DCache.scala:213:33
      s2_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:308:25
      s2_probe <= 1'h0;	// src/main/scala/rocket/DCache.scala:310:25
      lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      pstore2_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:478:30
      pstore1_held <= 1'h0;	// src/main/scala/rocket/DCache.scala:481:29
      counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      grantInProgress <= 1'h0;	// src/main/scala/rocket/DCache.scala:644:32
      blockProbeAfterGrantCount <= 3'h0;	// src/main/scala/rocket/DCache.scala:645:42
      counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      io_cpu_perf_release_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      s1_valid <= io_cpu_req_ready_0 & io_cpu_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:159:25, :252:79, :729:68, :732:29
      s1_probe <= _GEN_33 | _probe_bits_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:160:25, :801:21, :818:44, :822:37, :823:23, :824:18
      cached_grant_wait <=
        ~_GEN_32 & (_io_cpu_perf_acquire_T & s2_pma_cacheable | cached_grant_wait);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:200:34, :320:19, :608:24, :609:24, :651:24, :652:26, :655:20, :656:27
      resetting <= ~(resetting & flushCounterNext[6]) & (REG | resetting);	// src/main/scala/rocket/DCache.scala:201:26, :984:{18,34,46}, :985:39, :986:37, :1027:20, :1029:22, :1030:17
      if (resetting)	// src/main/scala/rocket/DCache.scala:201:26
        flushCounter <= flushCounterNext[5:0];	// src/main/scala/rocket/DCache.scala:202:29, :985:39, :1028:18
      release_ack_wait <=
        _GEN_43
        | (~_io_errors_bus_valid_T | grantIsCached | grantIsUncached | ~grantIsVoluntary)
        & release_ack_wait;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:203:33, :608:24, :642:32, :651:24, :652:26, :661:35, :684:36, :686:24, :840:102, :856:{27,39}, :857:26, src/main/scala/util/package.scala:73:59
      if (~metaArb__grant_T_2 & metaArb_io_in_valid_4)	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:73:59
        release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
      else if (_GEN_27) begin	// src/main/scala/util/package.scala:73:59
        if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
          release_state <= 4'h6;	// src/main/scala/rocket/DCache.scala:205:30
        else if (_GEN_26)	// src/main/scala/rocket/DCache.scala:831:25
          release_state <=
            _inWriteback_T_1
              ? (_GEN_34 ? 4'h0 : _GEN_31)
              : _GEN_25
                  ? (releaseDone | _GEN_33 ? 4'h0 : _GEN_31)
                  : _GEN_33
                      ? 4'h0
                      : s2_probe
                          ? (s2_prb_ack_data
                               ? 4'h2
                               : (|s2_probe_state_state)
                                   ? 4'h3
                                   : releaseDone ? 4'h0 : 4'h5)
                          : _GEN_30;	// src/main/scala/rocket/DCache.scala:205:30, :310:25, :361:33, :793:25, :796:21, :801:21, :803:28, :805:36, :806:23, :807:45, :810:23, :814:{23,29}, :818:44, :822:37, :823:23, :827:{25,47}, :829:{26,42}, :831:48, :834:26, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/tilelink/Metadata.scala:50:45, src/main/scala/util/Misc.scala:38:9, src/main/scala/util/package.scala:16:47
        else if (_GEN_34)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
        else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
          if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
            release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
          else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
            release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
          else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
          else	// src/main/scala/tilelink/Edges.scala:234:22
            release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
        end
        else if (s2_want_victimize)	// src/main/scala/rocket/DCache.scala:404:{77,123}
          release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
      end
      else if (_inWriteback_T_1) begin	// src/main/scala/util/package.scala:16:47
        if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
          release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30
        else if (_GEN_34)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
        else if (s2_probe)	// src/main/scala/rocket/DCache.scala:310:25
          release_state <= _GEN_29;	// src/main/scala/rocket/DCache.scala:205:30, :805:36, :806:23, :807:45
        else if (s2_want_victimize)	// src/main/scala/rocket/DCache.scala:404:{77,123}
          release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
      end
      else if (_GEN_26) begin	// src/main/scala/rocket/DCache.scala:831:25
        if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
          release_state <= 4'h7;	// src/main/scala/rocket/DCache.scala:205:30
        else if (_GEN_34)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
        else if (s2_probe)	// src/main/scala/rocket/DCache.scala:310:25
          release_state <= _GEN_29;	// src/main/scala/rocket/DCache.scala:205:30, :805:36, :806:23, :807:45
        else if (s2_want_victimize)	// src/main/scala/rocket/DCache.scala:404:{77,123}
          release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
      end
      else if (_GEN_34)	// src/main/scala/rocket/DCache.scala:801:21, :818:44, :822:37, :823:23, :827:47, :829:{26,42}
        release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
      else if (s2_probe) begin	// src/main/scala/rocket/DCache.scala:310:25
        if (s2_prb_ack_data)	// src/main/scala/util/Misc.scala:38:9
          release_state <= 4'h2;	// src/main/scala/rocket/DCache.scala:205:30
        else if (|s2_probe_state_state)	// src/main/scala/rocket/DCache.scala:361:33, src/main/scala/tilelink/Metadata.scala:50:45
          release_state <= _release_state_T_15;	// src/main/scala/rocket/DCache.scala:205:30, :810:29
        else if (releaseDone)	// src/main/scala/tilelink/Edges.scala:234:22
          release_state <= 4'h0;	// src/main/scala/rocket/DCache.scala:205:30
        else	// src/main/scala/tilelink/Edges.scala:234:22
          release_state <= 4'h5;	// src/main/scala/rocket/DCache.scala:205:30
      end
      else if (s2_want_victimize)	// src/main/scala/rocket/DCache.scala:404:{77,123}
        release_state <= _release_state_T_14;	// src/main/scala/rocket/DCache.scala:205:30, :796:27
      uncachedInFlight_0 <=
        (~_io_errors_bus_valid_T | grantIsCached | ~(grantIsUncached & _GEN_18))
        & (_GEN_42 | uncachedInFlight_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13, :651:24, :652:26, :661:35, :663:{17,28}, :665:13, src/main/scala/util/package.scala:73:59
      s2_valid <=
        s1_valid_masked
        & ~(s1_req_cmd == 5'h14 | s1_req_cmd == 5'h15 | s1_req_cmd == 5'h16);	// src/main/scala/rocket/DCache.scala:163:34, :173:25, :190:{30,43,57,71,85}, :308:{25,42,45}
      s2_probe <= s1_probe;	// src/main/scala/rocket/DCache.scala:160:25, :310:25
      if (s1_probe)	// src/main/scala/rocket/DCache.scala:160:25
        lrscCount <= 7'h0;	// src/main/scala/rocket/DCache.scala:449:26
      else if (s2_valid_masked & (|(lrscCount[6:2])))	// src/main/scala/rocket/DCache.scala:314:42, :449:26, :450:29, :460:29
        lrscCount <= 7'h3;	// src/main/scala/rocket/DCache.scala:449:26
      else if (|lrscCount)	// src/main/scala/rocket/DCache.scala:449:26, :451:34
        lrscCount <= lrscCount - 7'h1;	// src/main/scala/rocket/DCache.scala:449:26, :459:51
      else if (_GEN_41)	// src/main/scala/rocket/DCache.scala:455:54
        lrscCount <= s2_hit ? 7'h4F : 7'h0;	// src/main/scala/rocket/DCache.scala:449:26, :456:21, src/main/scala/util/Misc.scala:35:9
      pstore2_valid <= pstore2_valid & ~pstore_drain | advance_pstore1;	// src/main/scala/rocket/DCache.scala:478:30, :494:44, :498:91, :499:61, :500:{34,51}
      pstore1_held <=
        (_pstore1_held_T & ~s2_sc_fail | pstore1_held) & pstore2_valid & ~pstore_drain;	// src/main/scala/rocket/DCache.scala:454:26, :467:{46,58,61}, :478:30, :481:29, :494:44, :498:{54,71,88,91}
      if (_io_errors_bus_valid_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          counter <= _counter1_T;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
      end
      if (_GEN_17)	// src/main/scala/rocket/DCache.scala:652:26
        grantInProgress <= ~d_last;	// src/main/scala/rocket/DCache.scala:644:32, :653:23, :655:20, :657:25, src/main/scala/tilelink/Edges.scala:233:33
      if (_GEN_32)	// src/main/scala/rocket/DCache.scala:608:24, :651:24, :652:26, :655:20, :656:27
        blockProbeAfterGrantCount <= 3'h7;	// src/main/scala/rocket/DCache.scala:645:42
      else if (|blockProbeAfterGrantCount)	// src/main/scala/rocket/DCache.scala:645:42, :646:35
        blockProbeAfterGrantCount <= blockProbeAfterGrantCount - 3'h1;	// src/main/scala/rocket/DCache.scala:645:42, :646:99
      if (_io_cpu_perf_release_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (c_first)	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= beats1_1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter_1 <= _counter1_T_1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (io_cpu_perf_release_counter == 9'h0)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
    end
    if (s2_want_victimize) begin	// src/main/scala/rocket/DCache.scala:404:{77,123}
      probe_bits_param <= 2'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_size <= 4'h0;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_address <=
        {s2_valid_flush_line ? s2_req_addr[31:12] : s2_meta_corrected_r[19:0],
         s2_req_addr[11:6],
         6'h0};	// src/main/scala/rocket/DCache.scala:161:29, :316:19, :318:54, :338:{61,99}, :396:75, :410:{26,82}, :799:{76,96}
    end
    else if (_probe_bits_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      probe_bits_param <= auto_out_b_bits_param;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_size <= auto_out_b_bits_size;	// src/main/scala/rocket/DCache.scala:161:29
      probe_bits_address <= auto_out_b_bits_address;	// src/main/scala/rocket/DCache.scala:161:29
    end
    probe_bits_source <=
      ~s2_want_victimize & (_probe_bits_T ? auto_out_b_bits_source : probe_bits_source);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:161:29, :404:{77,123}, :793:25, :799:18
    if (metaArb_io_out_valid & ~metaArb_io_out_bits_write) begin	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, :148:31, src/main/scala/rocket/DCache.scala:167:{40,43}
      s1_vaddr <= s0_req_addr;	// src/main/scala/rocket/DCache.scala:170:21, :173:25
      s1_req_tag <= io_cpu_req_bits_tag;	// src/main/scala/rocket/DCache.scala:173:25
      s1_req_cmd <= io_cpu_req_bits_cmd;	// src/main/scala/rocket/DCache.scala:173:25
      s1_req_size <= io_cpu_req_bits_size;	// src/main/scala/rocket/DCache.scala:173:25
      s1_req_signed <= io_cpu_req_bits_signed;	// src/main/scala/rocket/DCache.scala:173:25
      s1_req_dprv <= 2'h3;	// src/main/scala/rocket/DCache.scala:173:25
      s1_req_dv <= io_cpu_req_bits_dv;	// src/main/scala/rocket/DCache.scala:173:25
      s1_tlb_req_vaddr <= s0_req_addr;	// src/main/scala/rocket/DCache.scala:170:21, :185:29
      s1_tlb_req_size <= io_cpu_req_bits_size;	// src/main/scala/rocket/DCache.scala:185:29
      s1_tlb_req_cmd <= io_cpu_req_bits_cmd;	// src/main/scala/rocket/DCache.scala:185:29
      s1_tlb_req_prv <= 2'h3;	// src/main/scala/rocket/DCache.scala:185:29
      s1_did_read <=
        ~dataArb__grant_T_1 & io_cpu_req_valid
        & (_pstore_drain_opportunistic_T | _pstore_drain_opportunistic_T_1
           | _pstore_drain_opportunistic_T_2 | _pstore_drain_opportunistic_T_28
           | _pstore_drain_opportunistic_T_30 | _pstore_drain_opportunistic_T_31
           | _pstore_drain_opportunistic_T_32 | _pstore_drain_opportunistic_T_33
           | _pstore_drain_opportunistic_T_37 | _pstore_drain_opportunistic_T_38
           | _pstore_drain_opportunistic_T_39 | _pstore_drain_opportunistic_T_40
           | _pstore_drain_opportunistic_T_41
           | (_pstore_drain_opportunistic_T_25 | _pstore_drain_opportunistic_T_50
              | _pstore_drain_opportunistic_T_28 | _pstore_drain_opportunistic_T_30
              | _pstore_drain_opportunistic_T_31 | _pstore_drain_opportunistic_T_32
              | _pstore_drain_opportunistic_T_33 | _pstore_drain_opportunistic_T_37
              | _pstore_drain_opportunistic_T_38 | _pstore_drain_opportunistic_T_39
              | _pstore_drain_opportunistic_T_40 | _pstore_drain_opportunistic_T_41)
           & _pstore_drain_opportunistic_T_50);	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:236:{30,54,75}, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
    end
    s1_flush_valid <= 1'h0;	// src/main/scala/rocket/DCache.scala:192:27
    if (_GEN_43)	// src/main/scala/rocket/DCache.scala:651:24, :840:102, :856:{27,39}, :857:26
      release_ack_addr <= probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29, :204:29
    if (_GEN_42) begin	// src/main/scala/rocket/DCache.scala:213:33, :608:24, :609:24, :611:18, :612:13
      uncachedReqs_addr_0 <= s2_req_addr;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_tag_0 <= s2_req_tag;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_size_0 <= s2_req_size;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      uncachedReqs_signed_0 <= s2_req_signed;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
    end
    s2_not_nacked_in_s1 <= ~s1_nack;	// src/main/scala/rocket/DCache.scala:164:41, :312:36, :548:36, :801:21, :816:24
    if (_GEN_19) begin	// src/main/scala/rocket/DCache.scala:300:32, :322:48, :651:24, :652:26, :661:35
      if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
        s2_req_addr <= {2'h0, s1_tlb_req_vaddr[31:12], s1_vaddr[11:0]};	// src/main/scala/rocket/DCache.scala:173:25, :174:78, :185:29, :275:99, :316:19, :324:17
        s2_req_tag <= s1_req_tag;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_size <= s1_req_size;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
        s2_req_signed <= s1_req_signed;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      end
    end
    else begin	// src/main/scala/rocket/DCache.scala:322:48, :651:24, :652:26, :661:35
      s2_req_addr <=
        {2'h0, s1_tlb_req_vaddr[31:12], s1_vaddr[11:3], uncachedReqs_addr_0[2:0]};	// src/main/scala/rocket/DCache.scala:173:25, :185:29, :214:25, :275:99, :316:19, :676:23, :678:41, :679:45
      s2_req_tag <= uncachedReqs_tag_0;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      s2_req_cmd <= 5'h0;	// src/main/scala/rocket/DCache.scala:316:19
      s2_req_size <= uncachedReqs_size_0;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
      s2_req_signed <= uncachedReqs_signed_0;	// src/main/scala/rocket/DCache.scala:214:25, :316:19
    end
    if (_s2_victim_way_T) begin	// src/main/scala/rocket/DCache.scala:322:29
      s2_req_dprv <= s1_req_dprv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_req_dv <= s1_req_dv;	// src/main/scala/rocket/DCache.scala:173:25, :316:19
      s2_tlb_xcpt_ae_ld <=
        tlb_cmd_read
        & (tlb_ae_array
           | ~(tlb_legal_address & ~tlb_deny_access_to_debug & _tlb_pmp_io_r));	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:405:19, :412:67, :420:50, :421:{41,44,66}, :574:37, :578:{24,44,46}, src/main/scala/util/package.scala:73:59
      s2_tlb_xcpt_ae_st <=
        (tlb_cmd_write | s1_tlb_req_cmd == 5'h5 | s1_tlb_req_cmd == 5'h17)
        & (tlb_ae_array
           | ~(tlb_legal_address
               & (~(|_GEN_37) | ~(|_GEN_38) | ~(|_GEN_39) | ~(|(_GEN_36[3:2])))
               & ~tlb_deny_access_to_debug & _tlb_pmp_io_w)) | tlb_cmd_put_partial
        & ~(tlb_legal_address
            & (~(|_GEN_37) | ~(|_GEN_38) | ~(|_GEN_39) | ~(|(_GEN_36[3:2])))
            | tlb_cacheable)
        | (tlb__cmd_read_T_7 | tlb__cmd_read_T_8 | tlb__cmd_read_T_9 | tlb__cmd_read_T_10)
        & ~(tlb_legal_address & (~(|_GEN_37) | ~(|_GEN_38)) | tlb_cacheable)
        | (tlb__cmd_read_T_14 | tlb__cmd_read_T_15 | tlb__cmd_read_T_16
           | tlb__cmd_read_T_17 | tlb__cmd_read_T_18)
        & ~(tlb_legal_address & (~(|_GEN_37) | ~(|_GEN_38)) | tlb_cacheable);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:185:29, :319:24, src/main/scala/rocket/TLB.scala:405:19, :412:67, :415:19, :420:50, :421:44, :422:{45,70}, :536:39, :537:39, :538:39, :565:41, :569:35, :574:37, :580:{8,35,37,53}, :581:{8,26,53}, :582:{8,26,53}, :583:{8,29}, src/main/scala/tilelink/Parameters.scala:616:89, src/main/scala/util/package.scala:16:47, :73:59
      s2_tlb_xcpt_ma_ld <= (|_GEN_40) & tlb_cmd_read;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:542:{39,77}, :637:31, src/main/scala/util/package.scala:73:59
      s2_tlb_xcpt_ma_st <= (|_GEN_40) & tlb_cmd_write;	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:319:24, src/main/scala/rocket/TLB.scala:542:{39,77}, :638:31, src/main/scala/util/package.scala:73:59
      s2_pma_cacheable <= tlb_cacheable;	// src/main/scala/rocket/DCache.scala:320:19, src/main/scala/rocket/TLB.scala:415:19
      s2_vaddr_r <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:173:25, :328:31
      if (_s1_meta_hit_state_T_2)	// src/main/scala/rocket/DCache.scala:296:59
        s2_hit_state_state <= _tag_array_0_ext_RW0_rdata[21:20];	// src/main/scala/rocket/DCache.scala:292:80, :363:31, src/main/scala/util/DescribedSRAM.scala:17:26
      else	// src/main/scala/rocket/DCache.scala:296:59
        s2_hit_state_state <= 2'h0;	// src/main/scala/rocket/DCache.scala:363:31
    end
    s2_tlb_xcpt_pf_ld <= ~_s2_victim_way_T & s2_tlb_xcpt_pf_ld;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    s2_tlb_xcpt_pf_st <= ~_s2_victim_way_T & s2_tlb_xcpt_pf_st;	// src/main/scala/rocket/DCache.scala:319:24, :322:{29,48}, :325:17
    if (_GEN_19) begin	// src/main/scala/rocket/DCache.scala:300:32, :321:34, :651:24, :652:26, :661:35
    end
    else	// src/main/scala/rocket/DCache.scala:321:34, :651:24, :652:26, :661:35
      s2_uncached_resp_addr <= uncachedReqs_addr_0;	// src/main/scala/rocket/DCache.scala:214:25, :321:34
    s2_flush_valid <= s1_flush_valid;	// src/main/scala/rocket/DCache.scala:192:27, :332:43
    if (_s2_victim_way_T | s1_probe)	// src/main/scala/rocket/DCache.scala:160:25, :322:29, :334:62
      s2_meta_corrected_r <= _tag_array_0_ext_RW0_rdata;	// src/main/scala/rocket/DCache.scala:338:61, src/main/scala/util/DescribedSRAM.scala:17:26
    if (s1_valid | inWriteback | io_cpu_replay_next_0)	// src/main/scala/rocket/DCache.scala:159:25, :343:{23,38}, :926:39, src/main/scala/util/package.scala:73:59
      s2_data <=
        (_s2_data_T_1[0] ? _data_io_resp_0 : 64'h0)
        | (_s2_data_T_1[1] ? auto_out_d_bits_data : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/rocket/DCache.scala:128:20, :356:{18,28}
    if (s1_probe) begin	// src/main/scala/rocket/DCache.scala:160:25
      if (_s1_meta_hit_state_T_2)	// src/main/scala/rocket/DCache.scala:296:59
        s2_probe_state_state <= _tag_array_0_ext_RW0_rdata[21:20];	// src/main/scala/rocket/DCache.scala:292:80, :361:33, src/main/scala/util/DescribedSRAM.scala:17:26
      else	// src/main/scala/rocket/DCache.scala:296:59
        s2_probe_state_state <= 2'h0;	// src/main/scala/rocket/DCache.scala:361:33
    end
    if (_GEN_41)	// src/main/scala/rocket/DCache.scala:455:54
      lrscAddr <= s2_req_addr[33:6];	// src/main/scala/rocket/DCache.scala:316:19, :452:21, :453:49
    if (s1_valid_not_nacked & s1_write) begin	// src/main/scala/rocket/Consts.scala:83:44, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:164:38, :469:63, src/main/scala/util/package.scala:73:59
      pstore1_cmd <= s1_req_cmd;	// src/main/scala/rocket/DCache.scala:173:25, :469:30
      pstore1_addr <= s1_vaddr;	// src/main/scala/rocket/DCache.scala:173:25, :470:31
      pstore1_data <= io_cpu_s1_data_data;	// src/main/scala/rocket/DCache.scala:471:31
      pstore1_mask <=
        _io_cpu_perf_canAcceptLoadThenLoad_T_51 ? io_cpu_s1_data_mask : s1_mask_xwr;	// src/main/scala/rocket/AMOALU.scala:21:16, src/main/scala/rocket/Consts.scala:86:49, src/main/scala/rocket/DCache.scala:304:20, :473:31
      pstore1_rmw <=
        _io_cpu_perf_canAcceptLoadThenLoad_T_1 | _io_cpu_perf_canAcceptLoadThenLoad_T_2
        | _io_cpu_perf_canAcceptLoadThenLoad_T_3 | _io_cpu_perf_canAcceptLoadThenLoad_T_29
        | _io_cpu_perf_canAcceptLoadThenLoad_T_31
        | _io_cpu_perf_canAcceptLoadThenLoad_T_32
        | _io_cpu_perf_canAcceptLoadThenLoad_T_33
        | _io_cpu_perf_canAcceptLoadThenLoad_T_34
        | _io_cpu_perf_canAcceptLoadThenLoad_T_38
        | _io_cpu_perf_canAcceptLoadThenLoad_T_39
        | _io_cpu_perf_canAcceptLoadThenLoad_T_40
        | _io_cpu_perf_canAcceptLoadThenLoad_T_41
        | _io_cpu_perf_canAcceptLoadThenLoad_T_42
        | (_io_cpu_perf_canAcceptLoadThenLoad_T_26
           | _io_cpu_perf_canAcceptLoadThenLoad_T_51
           | _io_cpu_perf_canAcceptLoadThenLoad_T_29
           | _io_cpu_perf_canAcceptLoadThenLoad_T_31
           | _io_cpu_perf_canAcceptLoadThenLoad_T_32
           | _io_cpu_perf_canAcceptLoadThenLoad_T_33
           | _io_cpu_perf_canAcceptLoadThenLoad_T_34
           | _io_cpu_perf_canAcceptLoadThenLoad_T_38
           | _io_cpu_perf_canAcceptLoadThenLoad_T_39
           | _io_cpu_perf_canAcceptLoadThenLoad_T_40
           | _io_cpu_perf_canAcceptLoadThenLoad_T_41
           | _io_cpu_perf_canAcceptLoadThenLoad_T_42)
        & _io_cpu_perf_canAcceptLoadThenLoad_T_51;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{32,42,49,59,76}, src/main/scala/rocket/DCache.scala:475:44, :1166:21, :1167:23, src/main/scala/util/package.scala:16:47, :73:59
    end
    pstore_drain_on_miss_REG <= io_cpu_s2_nack_0;	// src/main/scala/rocket/DCache.scala:422:{38,64,86}, :480:56
    if (advance_pstore1) begin	// src/main/scala/rocket/DCache.scala:499:61
      pstore2_addr <= pstore1_addr;	// src/main/scala/rocket/DCache.scala:470:31, :501:31
      pstore2_storegen_data_r <= _amoalus_0_io_out[7:0];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_1 <= _amoalus_0_io_out[15:8];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_2 <= _amoalus_0_io_out[23:16];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_3 <= _amoalus_0_io_out[31:24];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_4 <= _amoalus_0_io_out[39:32];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_5 <= _amoalus_0_io_out[47:40];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_6 <= _amoalus_0_io_out[55:48];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_data_r_7 <= _amoalus_0_io_out[63:56];	// src/main/scala/rocket/DCache.scala:505:{22,44}, :958:26
      pstore2_storegen_mask <= pstore1_mask;	// src/main/scala/rocket/DCache.scala:473:31, :508:19
    end
    if (_GEN_22)	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= dataArb_io_in_valid_0;	// src/main/scala/rocket/DCache.scala:494:44, :727:33
    else	// src/main/scala/rocket/DCache.scala:698:26, :729:68, :732:29, :734:32
      blockUncachedGrant <= dataArb_io_out_valid;	// src/main/scala/chisel3/util/Arbiter.scala:148:31, src/main/scala/rocket/DCache.scala:727:33
    s1_release_data_valid <= ~dataArb__grant_T & dataArb_io_in_valid_2;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/DCache.scala:778:38, :877:41
    s2_release_data_valid <= s1_release_data_valid & ~releaseRejected;	// src/main/scala/rocket/DCache.scala:778:38, :779:{38,61,64}, :780:44
    io_cpu_s2_xcpt_REG <=
      s1_valid & ~io_cpu_s1_kill
      & (s1_read | s1_write | s1_req_cmd == 5'h5 & s1_req_size[0] | s1_req_cmd == 5'h17)
      & ~s1_nack;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,59,76}, src/main/scala/rocket/DCache.scala:159:25, :163:37, :164:41, :173:25, :189:30, :191:{34,50,64}, :247:{38,55,69}, :250:{52,71}, :548:36, :801:21, :816:24, :908:65, :909:32, src/main/scala/util/package.scala:73:59
    doUncachedResp <= io_cpu_replay_next_0;	// src/main/scala/rocket/DCache.scala:924:31, :926:39
    REG <= reset;	// src/main/scala/rocket/DCache.scala:984:18
  end // always @(posedge)
  






































































































 // ENABLE_INITIAL_REG_
  PMPChecker tlb_pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (s1_tlb_req_prv),	// src/main/scala/rocket/DCache.scala:185:29
    .io_pmp_cfg_l_0 (io_ptw_pmp_cfg_l_0),
    .io_pmp_cfg_l_1 (io_ptw_pmp_cfg_l_1),
    .io_pmp_cfg_l_2 (io_ptw_pmp_cfg_l_2),
    .io_pmp_cfg_l_3 (io_ptw_pmp_cfg_l_3),
    .io_pmp_cfg_l_4 (io_ptw_pmp_cfg_l_4),
    .io_pmp_cfg_l_5 (io_ptw_pmp_cfg_l_5),
    .io_pmp_cfg_l_6 (io_ptw_pmp_cfg_l_6),
    .io_pmp_cfg_l_7 (io_ptw_pmp_cfg_l_7),
    .io_pmp_cfg_a_0 (io_ptw_pmp_cfg_a_0),
    .io_pmp_cfg_a_1 (io_ptw_pmp_cfg_a_1),
    .io_pmp_cfg_a_2 (io_ptw_pmp_cfg_a_2),
    .io_pmp_cfg_a_3 (io_ptw_pmp_cfg_a_3),
    .io_pmp_cfg_a_4 (io_ptw_pmp_cfg_a_4),
    .io_pmp_cfg_a_5 (io_ptw_pmp_cfg_a_5),
    .io_pmp_cfg_a_6 (io_ptw_pmp_cfg_a_6),
    .io_pmp_cfg_a_7 (io_ptw_pmp_cfg_a_7),
    .io_pmp_cfg_w_0 (io_ptw_pmp_cfg_w_0),
    .io_pmp_cfg_w_1 (io_ptw_pmp_cfg_w_1),
    .io_pmp_cfg_w_2 (io_ptw_pmp_cfg_w_2),
    .io_pmp_cfg_w_3 (io_ptw_pmp_cfg_w_3),
    .io_pmp_cfg_w_4 (io_ptw_pmp_cfg_w_4),
    .io_pmp_cfg_w_5 (io_ptw_pmp_cfg_w_5),
    .io_pmp_cfg_w_6 (io_ptw_pmp_cfg_w_6),
    .io_pmp_cfg_w_7 (io_ptw_pmp_cfg_w_7),
    .io_pmp_cfg_r_0 (io_ptw_pmp_cfg_r_0),
    .io_pmp_cfg_r_1 (io_ptw_pmp_cfg_r_1),
    .io_pmp_cfg_r_2 (io_ptw_pmp_cfg_r_2),
    .io_pmp_cfg_r_3 (io_ptw_pmp_cfg_r_3),
    .io_pmp_cfg_r_4 (io_ptw_pmp_cfg_r_4),
    .io_pmp_cfg_r_5 (io_ptw_pmp_cfg_r_5),
    .io_pmp_cfg_r_6 (io_ptw_pmp_cfg_r_6),
    .io_pmp_cfg_r_7 (io_ptw_pmp_cfg_r_7),
    .io_pmp_addr_0  (io_ptw_pmp_addr_0),
    .io_pmp_addr_1  (io_ptw_pmp_addr_1),
    .io_pmp_addr_2  (io_ptw_pmp_addr_2),
    .io_pmp_addr_3  (io_ptw_pmp_addr_3),
    .io_pmp_addr_4  (io_ptw_pmp_addr_4),
    .io_pmp_addr_5  (io_ptw_pmp_addr_5),
    .io_pmp_addr_6  (io_ptw_pmp_addr_6),
    .io_pmp_addr_7  (io_ptw_pmp_addr_7),
    .io_pmp_mask_0  (io_ptw_pmp_mask_0),
    .io_pmp_mask_1  (io_ptw_pmp_mask_1),
    .io_pmp_mask_2  (io_ptw_pmp_mask_2),
    .io_pmp_mask_3  (io_ptw_pmp_mask_3),
    .io_pmp_mask_4  (io_ptw_pmp_mask_4),
    .io_pmp_mask_5  (io_ptw_pmp_mask_5),
    .io_pmp_mask_6  (io_ptw_pmp_mask_6),
    .io_pmp_mask_7  (io_ptw_pmp_mask_7),
    .io_addr        (s1_tlb_req_vaddr[31:0]),	// src/main/scala/rocket/DCache.scala:185:29, src/main/scala/rocket/TLB.scala:406:15
    .io_size        (s1_tlb_req_size),	// src/main/scala/rocket/DCache.scala:185:29
    .io_r           (_tlb_pmp_io_r),
    .io_w           (_tlb_pmp_io_w)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier tlb_entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier tlb_entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier pma_checker_entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  tag_array_0_64x22 tag_array_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr
      (resetting
         ? flushCounter
         : _GEN
             ? metaArb_io_in_bits_idx_3
             : metaArb_io_in_valid_4
                 ? metaArb_io_in_bits_idx_4
                 : metaArb_io_in_valid_6
                     ? metaArb_io_in_bits_idx_6
                     : metaArb_io_in_bits_idx_7),	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :202:29, :240:58, :430:76, :746:26, :749:29, :818:44, :819:30, :820:33, :1176:47, src/main/scala/util/package.scala:73:59
    .RW0_en    (readEnable | writeEnable),	// src/main/scala/rocket/DCache.scala:287:27, :291:59, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (metaArb_io_out_bits_write),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19
    .RW0_wdata
      (resetting
         ? 22'h0
         : metaArb_io_in_valid_2
             ? metaArb_io_in_bits_data_2
             : metaArb_io_in_valid_3
                 ? metaArb_io_in_bits_data_3
                 : metaArb_io_in_bits_data_7),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:201:26, :423:62, :444:97, :718:{43,53}, :723:134, :890:97, src/main/scala/tilelink/Edges.scala:234:22
    .RW0_rdata (_tag_array_0_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  DCacheDataArray data (	// src/main/scala/rocket/DCache.scala:128:20
    .clock               (clock),
    .io_req_valid        (dataArb_io_out_valid),	// src/main/scala/chisel3/util/Arbiter.scala:148:31
    .io_req_bits_addr
      (dataArb_io_in_valid_0
         ? _dataArb_io_in_0_bits_wordMask_wordMask_T
         : dataArb_io_in_valid_1
             ? dataArb_io_in_bits_addr_1
             : dataArb_io_in_valid_2
                 ? dataArb_io_in_bits_addr_2
                 : dataArb_io_in_bits_addr_3),	// src/main/scala/chisel3/util/Arbiter.scala:137:15, :139:26, :141:19, src/main/scala/rocket/DCache.scala:222:30, :494:44, :526:36, :698:26, :705:32, :729:68, :732:29, :734:32, :877:41, :880:72
    .io_req_bits_write
      (dataArb_io_in_valid_0
         ? pstore_drain
         : dataArb_io_in_valid_1 & dataArb_io_in_bits_write_1),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:494:44, :698:26, :704:33, :729:68, :732:29, :734:32
    .io_req_bits_wdata
      (dataArb_io_in_valid_0 ? dataArb_io_in_bits_wdata_0 : auto_out_d_bits_data),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:494:44, :528:63
    .io_req_bits_eccMask (dataArb_io_in_valid_0 ? dataArb_io_in_bits_eccMask_0 : 8'hFF),	// src/main/scala/chisel3/util/Arbiter.scala:139:26, :141:19, src/main/scala/rocket/DCache.scala:494:44, :534:47
    .io_resp_0           (_data_io_resp_0)
  );	// src/main/scala/rocket/DCache.scala:128:20
  AMOALU amoalus_0 (	// src/main/scala/rocket/DCache.scala:958:26
    .io_mask (pstore1_mask),	// src/main/scala/rocket/DCache.scala:473:31
    .io_cmd  (pstore1_cmd),	// src/main/scala/rocket/DCache.scala:469:30
    .io_lhs  (s2_data),	// src/main/scala/rocket/DCache.scala:356:18
    .io_rhs  (pstore1_data),	// src/main/scala/rocket/DCache.scala:471:31
    .io_out  (_amoalus_0_io_out)
  );	// src/main/scala/rocket/DCache.scala:958:26
  assign auto_out_a_valid = tl_out_a_valid;	// src/main/scala/rocket/DCache.scala:581:32
  assign auto_out_a_bits_opcode =
    s2_pma_cacheable
      ? 3'h6
      : s2_write
          ? (_metaArb_io_in_3_bits_data_c_cat_T_24
               ? 3'h1
               : s2_read
                   ? (_metaArb_io_in_3_bits_data_c_cat_T_39
                      | _metaArb_io_in_3_bits_data_c_cat_T_38
                      | _metaArb_io_in_3_bits_data_c_cat_T_37
                      | _metaArb_io_in_3_bits_data_c_cat_T_36
                      | _metaArb_io_in_3_bits_data_c_cat_T_35
                        ? 3'h2
                        : _metaArb_io_in_3_bits_data_c_cat_T_31
                          | _metaArb_io_in_3_bits_data_c_cat_T_30
                          | _metaArb_io_in_3_bits_data_c_cat_T_29
                          | _metaArb_io_in_3_bits_data_c_cat_T_28
                            ? 3'h3
                            : 3'h0)
                   : 3'h0)
          : 3'h4;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:320:19, :585:23, :586:8, :587:8, :588:8, src/main/scala/util/package.scala:16:47, :73:59
  assign auto_out_a_bits_param =
    s2_pma_cacheable
      ? {1'h0, casez_tmp}
      : ~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
          ? 3'h0
          : _metaArb_io_in_3_bits_data_c_cat_T_39
              ? 3'h3
              : _metaArb_io_in_3_bits_data_c_cat_T_38
                  ? 3'h2
                  : _metaArb_io_in_3_bits_data_c_cat_T_37
                      ? 3'h1
                      : _metaArb_io_in_3_bits_data_c_cat_T_36
                          ? 3'h0
                          : _metaArb_io_in_3_bits_data_c_cat_T_35
                              ? 3'h4
                              : _metaArb_io_in_3_bits_data_c_cat_T_31
                                  ? 3'h2
                                  : _metaArb_io_in_3_bits_data_c_cat_T_30
                                      ? 3'h1
                                      : _metaArb_io_in_3_bits_data_c_cat_T_29
                                        | ~_metaArb_io_in_3_bits_data_c_cat_T_28
                                          ? 3'h0
                                          : 3'h3;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:320:19, :585:23, :586:{8,9}, :587:8, :588:{8,9}, src/main/scala/tilelink/Edges.scala:350:15, src/main/scala/util/Misc.scala:35:36, src/main/scala/util/package.scala:16:47, :73:59
  assign auto_out_a_bits_size =
    s2_pma_cacheable ? 4'h6 : _GEN_16 ? {2'h0, s2_req_size} : 4'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:316:19, :320:19, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:458:15
  assign auto_out_a_bits_source =
    ~s2_pma_cacheable
    & (~s2_write | _metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
       | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38
       | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36
       | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31
       | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29
       | _metaArb_io_in_3_bits_data_c_cat_T_28);	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:320:19, :585:23, :586:{8,9}, :587:8, :588:{8,9}, src/main/scala/util/package.scala:16:47, :73:59
  assign auto_out_a_bits_address =
    s2_pma_cacheable ? {s2_req_addr[31:6], 6'h0} : _GEN_16 ? s2_req_addr[31:0] : 32'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/DCache.scala:316:19, :320:19, :585:23, :586:8, :587:8, :588:8, src/main/scala/tilelink/Edges.scala:353:15, :460:15
  assign auto_out_a_bits_mask =
    s2_pma_cacheable
      ? 8'hFF
      : s2_write
          ? (_metaArb_io_in_3_bits_data_c_cat_T_24
               ? pstore1_mask
               : s2_read
                   ? atomics_mask
                   : {put_a_mask_acc_5 | put_a_mask_eq_5 & s2_req_addr[0],
                      put_a_mask_acc_5 | put_a_mask_eq_5 & ~(s2_req_addr[0]),
                      put_a_mask_acc_4 | put_a_mask_eq_4 & s2_req_addr[0],
                      put_a_mask_acc_4 | put_a_mask_eq_4 & ~(s2_req_addr[0]),
                      put_a_mask_acc_3 | put_a_mask_eq_3 & s2_req_addr[0],
                      put_a_mask_acc_3 | put_a_mask_eq_3 & ~(s2_req_addr[0]),
                      put_a_mask_acc_2 | put_a_mask_eq_2 & s2_req_addr[0],
                      put_a_mask_acc_2 | put_a_mask_eq_2 & ~(s2_req_addr[0])})
          : {get_a_mask_acc_5 | get_a_mask_eq_5 & s2_req_addr[0],
             get_a_mask_acc_5 | get_a_mask_eq_5 & ~(s2_req_addr[0]),
             get_a_mask_acc_4 | get_a_mask_eq_4 & s2_req_addr[0],
             get_a_mask_acc_4 | get_a_mask_eq_4 & ~(s2_req_addr[0]),
             get_a_mask_acc_3 | get_a_mask_eq_3 & s2_req_addr[0],
             get_a_mask_acc_3 | get_a_mask_eq_3 & ~(s2_req_addr[0]),
             get_a_mask_acc_2 | get_a_mask_eq_2 & s2_req_addr[0],
             get_a_mask_acc_2 | get_a_mask_eq_2 & ~(s2_req_addr[0])};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:316:19, :320:19, :473:31, :585:23, :586:8, :587:8, :588:8, src/main/scala/util/Misc.scala:210:26, :211:20, :214:27, :215:29, :222:10, src/main/scala/util/package.scala:73:59
  assign auto_out_a_bits_data =
    s2_pma_cacheable | ~s2_write
    | ~(_metaArb_io_in_3_bits_data_c_cat_T_24 | ~s2_read
        | _metaArb_io_in_3_bits_data_c_cat_T_39 | _metaArb_io_in_3_bits_data_c_cat_T_38
        | _metaArb_io_in_3_bits_data_c_cat_T_37 | _metaArb_io_in_3_bits_data_c_cat_T_36
        | _metaArb_io_in_3_bits_data_c_cat_T_35 | _metaArb_io_in_3_bits_data_c_cat_T_31
        | _metaArb_io_in_3_bits_data_c_cat_T_30 | _metaArb_io_in_3_bits_data_c_cat_T_29
        | _metaArb_io_in_3_bits_data_c_cat_T_28)
      ? 64'h0
      : pstore1_data;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/Consts.scala:83:44, :85:68, :86:{42,49,59,76}, src/main/scala/rocket/DCache.scala:320:19, :471:31, :585:23, :586:{8,9}, :587:8, :588:8, src/main/scala/util/package.scala:16:47, :73:59
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/rocket/DCache.scala:747:44
  assign auto_out_c_valid = nodeOut_c_valid;	// src/main/scala/rocket/DCache.scala:787:18, :801:21, :803:28, :827:47, :828:22, :831:48, :832:22
  assign auto_out_c_bits_opcode = nodeOut_c_bits_opcode;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52
  assign auto_out_c_bits_param =
    _GEN_27
      ? ((&s2_victim_state_state) | s2_victim_state_state == 2'h2
           ? 3'h1
           : s2_victim_state_state == 2'h1
               ? 3'h2
               : s2_victim_state_state == 2'h0 ? 3'h5 : 3'h0)
      : _inWriteback_T_1 | _GEN_26
        | ~(~s2_probe | s2_prb_ack_data | ~(|s2_probe_state_state))
          ? (_GEN_13
               ? 3'h3
               : _GEN_10
                   ? 3'h4
                   : _GEN_9
                       ? 3'h5
                       : _GEN_8 | _GEN_7
                           ? 3'h0
                           : _GEN_6
                               ? 3'h4
                               : _GEN_5
                                   ? 3'h5
                                   : _GEN_4 | _GEN_3 == 4'hA
                                       ? 3'h1
                                       : _GEN_3 == 4'h9
                                           ? 3'h2
                                           : _GEN_3 == 4'h8 ? 3'h5 : 3'h0)
          : 3'h5;	// src/main/scala/rocket/DCache.scala:310:25, :361:33, :411:28, :788:17, :801:21, :803:28, :805:36, :807:45, :831:{25,48}, :833:21, :836:48, :837:21, :840:102, :841:52, src/main/scala/tilelink/Metadata.scala:50:45, :120:19, src/main/scala/util/Misc.scala:38:{9,36}, :56:20, src/main/scala/util/package.scala:16:47, :73:59
  assign auto_out_c_bits_size = nodeOut_c_bits_size;	// src/main/scala/rocket/DCache.scala:836:48, :840:102, :841:52
  assign auto_out_c_bits_source = probe_bits_source;	// src/main/scala/rocket/DCache.scala:161:29
  assign auto_out_c_bits_address = probe_bits_address;	// src/main/scala/rocket/DCache.scala:161:29
  assign auto_out_c_bits_data = s2_data;	// src/main/scala/rocket/DCache.scala:356:18
  assign auto_out_d_ready = nodeOut_d_ready;	// src/main/scala/rocket/DCache.scala:648:18, :699:51, :701:20, :729:68, :730:22
  assign auto_out_e_valid = nodeOut_e_valid;	// src/main/scala/rocket/DCache.scala:691:{18,36,47,64}, :699:51, :700:20
  assign auto_out_e_bits_sink = auto_out_d_bits_sink;
  assign io_cpu_req_ready = io_cpu_req_ready_0;	// src/main/scala/rocket/DCache.scala:252:79, :729:68, :732:29
  assign io_cpu_s2_nack = io_cpu_s2_nack_0;	// src/main/scala/rocket/DCache.scala:422:{38,64,86}
  assign io_cpu_resp_valid = s2_valid_hit_pre_data_ecc_and_waw | doUncachedResp;	// src/main/scala/rocket/DCache.scala:395:89, :924:31, :925:51
  assign io_cpu_resp_bits_addr = doUncachedResp ? s2_uncached_resp_addr : s2_req_addr;	// src/main/scala/rocket/DCache.scala:316:19, :321:34, :894:37, :924:31, :927:25, :930:27
  assign io_cpu_resp_bits_tag = s2_req_tag;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_cmd = s2_req_cmd;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_size = s2_req_size;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_signed = s2_req_signed;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_dprv = s2_req_dprv;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_dv = s2_req_dv;	// src/main/scala/rocket/DCache.scala:316:19
  assign io_cpu_resp_bits_data =
    {s2_req_size == 2'h0 | s2_sc
       ? {56{s2_req_signed & io_cpu_resp_bits_data_zeroed_2[7]}}
       : {s2_req_size == 2'h1
            ? {48{s2_req_signed & io_cpu_resp_bits_data_zeroed_1[15]}}
            : {_io_cpu_resp_bits_data_word_bypass_T_1
                 ? {32{s2_req_signed & io_cpu_resp_bits_data_zeroed[31]}}
                 : s2_data[63:32],
               io_cpu_resp_bits_data_zeroed[31:16]},
          io_cpu_resp_bits_data_zeroed_1[15:8]},
     io_cpu_resp_bits_data_zeroed_2[7:1],
     io_cpu_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// src/main/scala/rocket/AMOALU.scala:41:{24,37}, :43:23, :44:{20,26,34,49,72,81,94}, src/main/scala/rocket/DCache.scala:316:19, :356:18, :454:26, :950:41, src/main/scala/util/package.scala:16:47
  assign io_cpu_resp_bits_mask = 8'h0;
  assign io_cpu_resp_bits_replay = doUncachedResp;	// src/main/scala/rocket/DCache.scala:924:31
  assign io_cpu_resp_bits_has_data = s2_read;	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/util/package.scala:73:59
  assign io_cpu_resp_bits_data_word_bypass =
    {_io_cpu_resp_bits_data_word_bypass_T_1
       ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_zeroed[31]}}
       : s2_data[63:32],
     io_cpu_resp_bits_data_word_bypass_zeroed};	// src/main/scala/rocket/AMOALU.scala:41:{24,37}, :44:{16,20,26,49,72,81}, src/main/scala/rocket/DCache.scala:316:19, :356:18
  assign io_cpu_resp_bits_data_raw = s2_data;	// src/main/scala/rocket/DCache.scala:356:18
  assign io_cpu_resp_bits_store_data = pstore1_data;	// src/main/scala/rocket/DCache.scala:471:31
  assign io_cpu_replay_next = io_cpu_replay_next_0;	// src/main/scala/rocket/DCache.scala:926:39
  assign io_cpu_s2_xcpt_ma_ld = io_cpu_s2_xcpt_ma_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ma_st = io_cpu_s2_xcpt_ma_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_pf_ld = io_cpu_s2_xcpt_pf_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_pf_st = io_cpu_s2_xcpt_pf_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ae_ld = io_cpu_s2_xcpt_ae_ld_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_s2_xcpt_ae_st = io_cpu_s2_xcpt_ae_st_0;	// src/main/scala/rocket/DCache.scala:909:24
  assign io_cpu_ordered = ~(s1_valid | s2_valid | cached_grant_wait | uncachedInFlight_0);	// src/main/scala/rocket/DCache.scala:159:25, :200:34, :213:33, :308:25, :906:{21,57,94,115}
  assign io_cpu_perf_release =
    (io_cpu_perf_release_counter == 9'h1 | io_cpu_perf_release_beats1 == 9'h0)
    & _io_cpu_perf_release_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :234:22
  assign io_cpu_perf_grant = auto_out_d_valid & d_last;	// src/main/scala/rocket/DCache.scala:1054:39, src/main/scala/tilelink/Edges.scala:233:33
  assign io_ptw_req_bits_bits_need_gpa = 1'h0;
  assign io_ptw_req_bits_bits_stage2 = 1'h0;
endmodule

// VCS coverage exclude_file
module tag_array_0_64x21(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [5:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [20:0] RW0_wdata,
  output [20:0] RW0_rdata
);

  reg [20:0] Memory[0:63];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [5:0]  _RW0_raddr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_ren_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_rmode_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge RW0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  



















 // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 21'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

// VCS coverage exclude_file
module data_arrays_512x32(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [8:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [31:0] RW0_wdata,
  output [31:0] RW0_rdata
);

  reg [31:0] Memory[0:511];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [8:0]  _RW0_raddr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_ren_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _RW0_rmode_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge RW0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_raddr_d0 <= RW0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_ren_d0 <= RW0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _RW0_rmode_d0 <= RW0_wmode;	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (RW0_en & RW0_wmode & 1'h1)	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  



















 // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 32'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module ICache(
  input         clock,
                reset,
                auto_master_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_master_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_master_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_master_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_master_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_master_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_master_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                io_req_valid,	// src/main/scala/rocket/ICache.scala:248:14
  input  [32:0] io_req_bits_addr,	// src/main/scala/rocket/ICache.scala:248:14
  input  [31:0] io_s1_paddr,	// src/main/scala/rocket/ICache.scala:248:14
  input         io_s1_kill,	// src/main/scala/rocket/ICache.scala:248:14
                io_s2_kill,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_resp_valid,	// src/main/scala/rocket/ICache.scala:248:14
  output [31:0] io_resp_bits_data,	// src/main/scala/rocket/ICache.scala:248:14
  output        io_resp_bits_ae,	// src/main/scala/rocket/ICache.scala:248:14
  input         io_invalidate	// src/main/scala/rocket/ICache.scala:248:14
);

  wire         readEnable;	// src/main/scala/rocket/ICache.scala:559:28, :582:46
  wire         writeEnable;	// src/main/scala/rocket/ICache.scala:562:32
  wire         readEnable_0;	// src/main/scala/rocket/ICache.scala:559:28, :582:46
  wire         wen;	// src/main/scala/rocket/ICache.scala:562:32
  wire         readEnable_1;	// src/main/scala/rocket/ICache.scala:418:83
  wire [5:0]   _tag_rdata_T;	// src/main/scala/rocket/ICache.scala:418:42
  wire         io_req_ready;	// src/main/scala/rocket/ICache.scala:386:19
  wire [31:0]  _data_arrays_1_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [31:0]  _data_arrays_0_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire [20:0]  _tag_array_0_ext_RW0_rdata;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire         s0_valid = io_req_ready & io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:386:19
  reg          s1_valid;	// src/main/scala/rocket/ICache.scala:333:25
  reg          s2_valid;	// src/main/scala/rocket/ICache.scala:355:25
  reg          s2_hit;	// src/main/scala/rocket/ICache.scala:356:23
  reg          invalidated;	// src/main/scala/rocket/ICache.scala:359:24
  reg          refill_valid;	// src/main/scala/rocket/ICache.scala:360:29
  wire         s2_miss = s2_valid & ~s2_hit & ~io_s2_kill;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :370:{26,29,37,40}
  reg          s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:377:45
  wire         s2_request_refill = s2_miss & s2_request_refill_REG;	// src/main/scala/rocket/ICache.scala:370:{26,37}, :377:{35,45}
  reg  [31:0]  refill_paddr;	// src/main/scala/rocket/ICache.scala:378:31
  wire         refill_one_beat =
    auto_master_out_d_valid & auto_master_out_d_bits_opcode[0];	// src/main/scala/rocket/ICache.scala:383:39, src/main/scala/tilelink/Edges.scala:107:36
  assign io_req_ready = ~refill_one_beat;	// src/main/scala/rocket/ICache.scala:383:39, :386:19
  wire [26:0]  _beats1_decode_T_1 = 27'hFFF << auto_master_out_d_bits_size;	// src/main/scala/util/package.scala:235:71
  wire [8:0]   beats1 =
    auto_master_out_d_bits_opcode[0] ? ~(_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/rocket/ICache.scala:422:58, src/main/scala/tilelink/Edges.scala:107:36, :222:14, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [8:0]   counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [8:0]   _counter1_T = counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
  wire [8:0]   refill_cnt = beats1 & ~_counter1_T;	// src/main/scala/tilelink/Edges.scala:222:14, :231:28, :235:{25,27}
  wire         writeEnable_0 =
    refill_one_beat & (counter == 9'h1 | beats1 == 9'h0) & auto_master_out_d_valid;	// src/main/scala/rocket/ICache.scala:383:39, :391:37, :422:58, src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :234:22
  assign _tag_rdata_T = io_req_bits_addr[11:6];	// src/main/scala/rocket/ICache.scala:418:42
  assign readEnable_1 = ~writeEnable_0 & s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:391:37, :418:{70,83}, src/main/scala/tilelink/Edges.scala:234:22
  reg          accruedRefillError;	// src/main/scala/rocket/ICache.scala:420:31
  wire         refillError =
    auto_master_out_d_bits_corrupt | (|refill_cnt) & accruedRefillError;	// src/main/scala/rocket/ICache.scala:420:31, :422:{43,58,64}, src/main/scala/tilelink/Edges.scala:235:25
  reg  [63:0]  vb_array;	// src/main/scala/rocket/ICache.scala:440:25
  wire [63:0]  _s1_vb_T_1 = vb_array >> io_s1_paddr[11:6];	// src/main/scala/rocket/ICache.scala:440:25, :500:25, :851:21
  wire         s1_hit =
    _s1_vb_T_1[0] & _tag_array_0_ext_RW0_rdata[19:0] == io_s1_paddr[31:12];	// src/main/scala/rocket/ICache.scala:353:40, :485:30, :500:25, :506:{26,33}, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
  assign wen = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35}
  wire [8:0]   _mem_idx_T_6 = {refill_paddr[11:6], 3'h0};	// src/main/scala/rocket/ICache.scala:378:31, :566:40, :851:21
  assign readEnable_0 = ~wen & s0_valid & ~(io_req_bits_addr[2]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:556:111, :559:28, :562:32, :582:{41,46}, src/main/scala/util/package.scala:155:13
  assign writeEnable = refill_one_beat & ~invalidated;	// src/main/scala/rocket/ICache.scala:359:24, :383:39, :562:{32,35}
  assign readEnable = ~writeEnable & s0_valid & io_req_bits_addr[2];	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:559:28, :562:32, :582:{41,46}, src/main/scala/util/package.scala:155:13
  reg  [31:0]  s2_dout_0;	// src/main/scala/rocket/ICache.scala:604:26
  reg          s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
  wire [127:0] _vb_array_T_3 = 128'h1 << refill_paddr[11:6];	// src/main/scala/rocket/ICache.scala:378:31, :444:32, :851:21
  wire         _s1_can_request_refill_T = s2_miss | refill_valid;	// src/main/scala/rocket/ICache.scala:360:29, :370:{26,37}, :372:41
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// src/main/scala/rocket/ICache.scala:333:25
      s2_valid <= 1'h0;	// src/main/scala/rocket/ICache.scala:355:25
      refill_valid <= 1'h0;	// src/main/scala/rocket/ICache.scala:360:29
      counter <= 9'h0;	// src/main/scala/rocket/ICache.scala:422:58, src/main/scala/tilelink/Edges.scala:230:27
      vb_array <= 64'h0;	// src/main/scala/rocket/ICache.scala:440:25
    end
    else begin
      s1_valid <= s0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:333:25
      s2_valid <= s1_valid & ~io_s1_kill;	// src/main/scala/rocket/ICache.scala:333:25, :355:{25,35,38}
      refill_valid <=
        ~writeEnable_0 & (auto_master_out_a_ready & s2_request_refill | refill_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/ICache.scala:360:29, :377:35, :391:37, :822:{22,37}, :823:{22,37}, src/main/scala/tilelink/Edges.scala:234:22
      if (auto_master_out_d_valid) begin	// src/main/scala/diplomacy/LazyModule.scala:374:18
        if (counter == 9'h0)	// src/main/scala/rocket/ICache.scala:422:58, src/main/scala/tilelink/Edges.scala:230:27, :232:25
          counter <= beats1;	// src/main/scala/tilelink/Edges.scala:222:14, :230:27
        else	// src/main/scala/tilelink/Edges.scala:232:25
          counter <= _counter1_T;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (io_invalidate)	// src/main/scala/rocket/ICache.scala:248:14
        vb_array <= 64'h0;	// src/main/scala/rocket/ICache.scala:440:25
      else if (refill_one_beat)	// src/main/scala/rocket/ICache.scala:383:39
        vb_array <=
          writeEnable_0 & ~invalidated
            ? vb_array | _vb_array_T_3[63:0]
            : ~(~vb_array | _vb_array_T_3[63:0]);	// src/main/scala/rocket/ICache.scala:359:24, :391:37, :440:25, :444:{32,72,75}, src/main/scala/tilelink/Edges.scala:234:22
    end
    s2_hit <= s1_hit;	// src/main/scala/rocket/ICache.scala:353:40, :356:23
    invalidated <= refill_valid & (io_invalidate | invalidated);	// src/main/scala/rocket/ICache.scala:359:24, :360:29, :449:21, :451:17, :821:{24,38}
    s2_request_refill_REG <= ~_s1_can_request_refill_T;	// src/main/scala/rocket/ICache.scala:372:{31,41}, :377:45
    if (s1_valid & ~_s1_can_request_refill_T)	// src/main/scala/rocket/ICache.scala:333:25, :372:{31,41}, :378:54
      refill_paddr <= io_s1_paddr;	// src/main/scala/rocket/ICache.scala:378:31
    if (refill_one_beat)	// src/main/scala/rocket/ICache.scala:383:39
      accruedRefillError <= refillError;	// src/main/scala/rocket/ICache.scala:420:31, :422:43
    if (s1_valid) begin	// src/main/scala/rocket/ICache.scala:333:25
      s2_dout_0 <=
        io_s1_paddr[2] ? _data_arrays_1_0_ext_RW0_rdata : _data_arrays_0_0_ext_RW0_rdata;	// src/main/scala/rocket/ICache.scala:584:71, :585:15, :604:26, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
      s2_tl_error <= s1_hit & _tag_array_0_ext_RW0_rdata[20];	// src/main/scala/rocket/ICache.scala:353:40, :510:32, :607:30, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:155:13
    end
  end // always @(posedge)
  





























 // ENABLE_INITIAL_REG_
  tag_array_0_64x21 tag_array_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (writeEnable_0 ? refill_paddr[11:6] : _tag_rdata_T),	// src/main/scala/rocket/ICache.scala:378:31, :391:37, :418:42, :851:21, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_en    (readEnable_1 | writeEnable_0),	// src/main/scala/rocket/ICache.scala:391:37, :418:83, src/main/scala/tilelink/Edges.scala:234:22, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// src/main/scala/rocket/ICache.scala:383:39
    .RW0_wdata ({refillError, refill_paddr[31:12]}),	// src/main/scala/rocket/ICache.scala:378:31, :380:33, :422:43, :427:34
    .RW0_rdata (_tag_array_0_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  data_arrays_512x32 data_arrays_0_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr[11:3]),	// src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, src/main/scala/tilelink/Edges.scala:235:25
    .RW0_en    (readEnable_0 | wen),	// src/main/scala/rocket/ICache.scala:559:28, :562:32, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// src/main/scala/rocket/ICache.scala:383:39
    .RW0_wdata (auto_master_out_d_bits_data[31:0]),	// src/main/scala/rocket/ICache.scala:575:71
    .RW0_rdata (_data_arrays_0_0_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  data_arrays_512x32 data_arrays_1_0_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_addr  (refill_one_beat ? _mem_idx_T_6 | refill_cnt : io_req_bits_addr[11:3]),	// src/main/scala/rocket/ICache.scala:383:39, :557:31, :566:{10,40,67}, src/main/scala/tilelink/Edges.scala:235:25
    .RW0_en    (readEnable | writeEnable),	// src/main/scala/rocket/ICache.scala:559:28, :562:32, :582:46, src/main/scala/util/DescribedSRAM.scala:17:26
    .RW0_clk   (clock),
    .RW0_wmode (refill_one_beat),	// src/main/scala/rocket/ICache.scala:383:39
    .RW0_wdata (auto_master_out_d_bits_data[63:32]),	// src/main/scala/rocket/ICache.scala:575:71
    .RW0_rdata (_data_arrays_1_0_ext_RW0_rdata)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_master_out_a_valid = s2_request_refill;	// src/main/scala/rocket/ICache.scala:377:35
  assign auto_master_out_a_bits_address = {refill_paddr[31:6], 6'h0};	// src/main/scala/rocket/ICache.scala:378:31, :434:40, :761:64
  assign io_resp_valid = s2_valid & s2_hit;	// src/main/scala/rocket/ICache.scala:355:25, :356:23, :651:33
  assign io_resp_bits_data = s2_dout_0;	// src/main/scala/rocket/ICache.scala:604:26
  assign io_resp_bits_ae = s2_tl_error;	// src/main/scala/rocket/ICache.scala:607:30
endmodule

module ShiftQueue(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_valid,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [33:0] io_enq_bits_pc,	// src/main/scala/util/ShiftQueue.scala:17:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/util/ShiftQueue.scala:17:14
  input         io_enq_bits_xcpt_pf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_enq_bits_xcpt_ae_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_enq_bits_replay,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_ready,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_valid,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [33:0] io_deq_bits_pc,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [31:0] io_deq_bits_data,	// src/main/scala/util/ShiftQueue.scala:17:14
  output        io_deq_bits_xcpt_pf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_xcpt_gf_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_xcpt_ae_inst,	// src/main/scala/util/ShiftQueue.scala:17:14
                io_deq_bits_replay,	// src/main/scala/util/ShiftQueue.scala:17:14
  output [4:0]  io_mask	// src/main/scala/util/ShiftQueue.scala:17:14
);

  reg         valid_0;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_1;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_2;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_3;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg         valid_4;	// src/main/scala/util/ShiftQueue.scala:21:30
  reg  [33:0] elts_pc_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_pc_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_pc_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_pc_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [33:0] elts_pc_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_data_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_data_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_data_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_data_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg  [31:0] elts_data_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_pf_inst_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_pf_inst_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_pf_inst_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_pf_inst_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_pf_inst_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_gf_inst_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_gf_inst_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_gf_inst_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_gf_inst_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_gf_inst_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_ae_inst_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_ae_inst_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_ae_inst_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_ae_inst_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_xcpt_ae_inst_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_replay_0;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_replay_1;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_replay_2;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_replay_3;	// src/main/scala/util/ShiftQueue.scala:22:25
  reg         elts_replay_4;	// src/main/scala/util/ShiftQueue.scala:22:25
  wire        _valid_4_T_4 = ~valid_4 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :31:46
  wire        wen_4 =
    io_deq_ready ? _valid_4_T_4 & valid_4 : _valid_4_T_4 & valid_3 & ~valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:43, :31:{23,43,46}
  always @(posedge clock) begin
    if (reset) begin
      valid_0 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_1 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_2 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_3 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
      valid_4 <= 1'h0;	// src/main/scala/util/ShiftQueue.scala:21:30
    end
    else if (io_deq_ready) begin	// src/main/scala/util/ShiftQueue.scala:17:14
      valid_0 <= valid_1 | _valid_4_T_4 & valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_1 <= valid_2 | _valid_4_T_4 & valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_2 <= valid_3 | _valid_4_T_4 & valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_3 <= valid_4 | _valid_4_T_4 & valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:{28,43}
      valid_4 <= _valid_4_T_4 & valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :36:43
    end
    else begin	// src/main/scala/util/ShiftQueue.scala:17:14
      valid_0 <= _valid_4_T_4 | valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:43
      valid_1 <= _valid_4_T_4 & valid_0 | valid_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_2 <= _valid_4_T_4 & valid_1 | valid_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_3 <= _valid_4_T_4 & valid_2 | valid_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
      valid_4 <= _valid_4_T_4 & valid_3 | valid_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :37:{23,43}
    end
    if (io_deq_ready ? valid_1 | _valid_4_T_4 & valid_0 : _valid_4_T_4 & ~valid_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{43,46}
      elts_pc_0 <= valid_1 ? elts_pc_1 : io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_data_0 <= valid_1 ? elts_data_1 : io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_pf_inst_0 <= valid_1 ? elts_xcpt_pf_inst_1 : io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_gf_inst_0 <= valid_1 & elts_xcpt_gf_inst_1;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_ae_inst_0 <= valid_1 ? elts_xcpt_ae_inst_1 : io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_replay_0 <= valid_1 ? elts_replay_1 : io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
    end
    if (io_deq_ready
          ? valid_2 | _valid_4_T_4 & valid_1
          : _valid_4_T_4 & valid_0 & ~valid_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
      elts_pc_1 <= valid_2 ? elts_pc_2 : io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_data_1 <= valid_2 ? elts_data_2 : io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_pf_inst_1 <= valid_2 ? elts_xcpt_pf_inst_2 : io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_gf_inst_1 <= valid_2 & elts_xcpt_gf_inst_2;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_ae_inst_1 <= valid_2 ? elts_xcpt_ae_inst_2 : io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_replay_1 <= valid_2 ? elts_replay_2 : io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
    end
    if (io_deq_ready
          ? valid_3 | _valid_4_T_4 & valid_2
          : _valid_4_T_4 & valid_1 & ~valid_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
      elts_pc_2 <= valid_3 ? elts_pc_3 : io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_data_2 <= valid_3 ? elts_data_3 : io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_pf_inst_2 <= valid_3 ? elts_xcpt_pf_inst_3 : io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_gf_inst_2 <= valid_3 & elts_xcpt_gf_inst_3;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_ae_inst_2 <= valid_3 ? elts_xcpt_ae_inst_3 : io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_replay_2 <= valid_3 ? elts_replay_3 : io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
    end
    if (io_deq_ready
          ? valid_4 | _valid_4_T_4 & valid_3
          : _valid_4_T_4 & valid_2 & ~valid_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/ShiftQueue.scala:21:30, :29:10, :30:{28,43}, :31:{23,43,46}
      elts_pc_3 <= valid_4 ? elts_pc_4 : io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_data_3 <= valid_4 ? elts_data_4 : io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_pf_inst_3 <= valid_4 ? elts_xcpt_pf_inst_4 : io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_gf_inst_3 <= valid_4 & elts_xcpt_gf_inst_4;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_xcpt_ae_inst_3 <= valid_4 ? elts_xcpt_ae_inst_4 : io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
      elts_replay_3 <= valid_4 ? elts_replay_4 : io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :27:57
    end
    if (wen_4) begin	// src/main/scala/util/ShiftQueue.scala:29:10
      elts_pc_4 <= io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_data_4 <= io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_xcpt_pf_inst_4 <= io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_xcpt_ae_inst_4 <= io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:22:25
      elts_replay_4 <= io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:22:25
    end
    elts_xcpt_gf_inst_4 <= ~wen_4 & elts_xcpt_gf_inst_4;	// src/main/scala/util/ShiftQueue.scala:22:25, :29:10, :32:{16,26}
  end // always @(posedge)
  




















































 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~valid_4;	// src/main/scala/util/ShiftQueue.scala:21:30, :31:46
  assign io_deq_valid = io_enq_valid | valid_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :41:16, :45:{25,40}
  assign io_deq_bits_pc = valid_0 ? elts_pc_0 : io_enq_bits_pc;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_deq_bits_data = valid_0 ? elts_data_0 : io_enq_bits_data;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_deq_bits_xcpt_pf_inst =
    valid_0 ? elts_xcpt_pf_inst_0 : io_enq_bits_xcpt_pf_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_deq_bits_xcpt_gf_inst = valid_0 & elts_xcpt_gf_inst_0;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_deq_bits_xcpt_ae_inst =
    valid_0 ? elts_xcpt_ae_inst_0 : io_enq_bits_xcpt_ae_inst;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_deq_bits_replay = valid_0 ? elts_replay_0 : io_enq_bits_replay;	// src/main/scala/util/ShiftQueue.scala:21:30, :22:25, :42:15, :46:{22,36}
  assign io_mask = {valid_4, valid_3, valid_2, valid_1, valid_0};	// src/main/scala/util/ShiftQueue.scala:21:30, :53:20
endmodule

module PMPChecker_2(
  input  [1:0]  io_prv,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_cfg_l_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_l_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [1:0]  io_pmp_cfg_a_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_a_7,	// src/main/scala/rocket/PMP.scala:145:14
  input         io_pmp_cfg_x_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_cfg_x_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [29:0] io_pmp_addr_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_addr_7,	// src/main/scala/rocket/PMP.scala:145:14
  input  [31:0] io_pmp_mask_0,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_1,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_2,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_3,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_4,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_5,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_6,	// src/main/scala/rocket/PMP.scala:145:14
                io_pmp_mask_7,	// src/main/scala/rocket/PMP.scala:145:14
                io_addr,	// src/main/scala/rocket/PMP.scala:145:14
  output        io_x	// src/main/scala/rocket/PMP.scala:145:14
);

  assign io_x =
    (io_pmp_cfg_a_0[1]
       ? ((io_addr ^ {io_pmp_addr_0, 2'h0}) & ~io_pmp_mask_0) == 32'h0
       : io_pmp_cfg_a_0[0] & io_addr < {io_pmp_addr_0, 2'h0})
      ? io_pmp_cfg_x_0 | io_prv[1] & ~io_pmp_cfg_l_0
      : (io_pmp_cfg_a_1[1]
           ? ((io_addr ^ {io_pmp_addr_1, 2'h0}) & ~io_pmp_mask_1) == 32'h0
           : io_pmp_cfg_a_1[0] & io_addr >= {io_pmp_addr_0, 2'h0}
             & io_addr < {io_pmp_addr_1, 2'h0})
          ? io_pmp_cfg_x_1 | io_prv[1] & ~io_pmp_cfg_l_1
          : (io_pmp_cfg_a_2[1]
               ? ((io_addr ^ {io_pmp_addr_2, 2'h0}) & ~io_pmp_mask_2) == 32'h0
               : io_pmp_cfg_a_2[0] & io_addr >= {io_pmp_addr_1, 2'h0}
                 & io_addr < {io_pmp_addr_2, 2'h0})
              ? io_pmp_cfg_x_2 | io_prv[1] & ~io_pmp_cfg_l_2
              : (io_pmp_cfg_a_3[1]
                   ? ((io_addr ^ {io_pmp_addr_3, 2'h0}) & ~io_pmp_mask_3) == 32'h0
                   : io_pmp_cfg_a_3[0] & io_addr >= {io_pmp_addr_2, 2'h0}
                     & io_addr < {io_pmp_addr_3, 2'h0})
                  ? io_pmp_cfg_x_3 | io_prv[1] & ~io_pmp_cfg_l_3
                  : (io_pmp_cfg_a_4[1]
                       ? ((io_addr ^ {io_pmp_addr_4, 2'h0}) & ~io_pmp_mask_4) == 32'h0
                       : io_pmp_cfg_a_4[0] & io_addr >= {io_pmp_addr_3, 2'h0}
                         & io_addr < {io_pmp_addr_4, 2'h0})
                      ? io_pmp_cfg_x_4 | io_prv[1] & ~io_pmp_cfg_l_4
                      : (io_pmp_cfg_a_5[1]
                           ? ((io_addr ^ {io_pmp_addr_5, 2'h0}) & ~io_pmp_mask_5) == 32'h0
                           : io_pmp_cfg_a_5[0] & io_addr >= {io_pmp_addr_4, 2'h0}
                             & io_addr < {io_pmp_addr_5, 2'h0})
                          ? io_pmp_cfg_x_5 | io_prv[1] & ~io_pmp_cfg_l_5
                          : (io_pmp_cfg_a_6[1]
                               ? ((io_addr ^ {io_pmp_addr_6, 2'h0})
                                  & ~io_pmp_mask_6) == 32'h0
                               : io_pmp_cfg_a_6[0] & io_addr >= {io_pmp_addr_5, 2'h0}
                                 & io_addr < {io_pmp_addr_6, 2'h0})
                              ? io_pmp_cfg_x_6 | io_prv[1] & ~io_pmp_cfg_l_6
                              : (io_pmp_cfg_a_7[1]
                                   ? ((io_addr ^ {io_pmp_addr_7, 2'h0})
                                      & ~io_pmp_mask_7) == 32'h0
                                   : io_pmp_cfg_a_7[0] & io_addr >= {io_pmp_addr_6, 2'h0}
                                     & io_addr < {io_pmp_addr_7, 2'h0})
                                  ? io_pmp_cfg_x_7 | io_prv[1] & ~io_pmp_cfg_l_7
                                  : io_prv[1];	// src/main/scala/rocket/PMP.scala:45:20, :46:26, :60:48, :63:{47,52,54,58}, :77:9, :94:48, :132:{8,61}, :155:56, :163:{26,29}, :183:40, :184:8
endmodule

module TLB_1(
  input  [33:0] io_req_bits_vaddr,	// src/main/scala/rocket/TLB.scala:309:14
  output [31:0] io_resp_paddr,	// src/main/scala/rocket/TLB.scala:309:14
  output        io_resp_pf_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_ae_inst,	// src/main/scala/rocket/TLB.scala:309:14
                io_resp_cacheable,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_status_debug,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_0,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_2,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_3,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_4,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_5,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_6,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_l_7,	// src/main/scala/rocket/TLB.scala:309:14
  input  [1:0]  io_ptw_pmp_cfg_a_0,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_2,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_3,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_4,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_5,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_6,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_a_7,	// src/main/scala/rocket/TLB.scala:309:14
  input         io_ptw_pmp_cfg_x_0,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_2,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_3,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_4,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_5,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_6,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_cfg_x_7,	// src/main/scala/rocket/TLB.scala:309:14
  input  [29:0] io_ptw_pmp_addr_0,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_2,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_3,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_4,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_5,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_6,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_addr_7,	// src/main/scala/rocket/TLB.scala:309:14
  input  [31:0] io_ptw_pmp_mask_0,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_1,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_2,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_3,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_4,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_5,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_6,	// src/main/scala/rocket/TLB.scala:309:14
                io_ptw_pmp_mask_7	// src/main/scala/rocket/TLB.scala:309:14
);

  wire       _pmp_io_x;	// src/main/scala/rocket/TLB.scala:405:19
  wire [3:0] _GEN = io_req_bits_vaddr[31:28] ^ 4'h8;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/rocket/TLB.scala:406:15
  wire       legal_address =
    {io_req_bits_vaddr[33:14], ~(io_req_bits_vaddr[13:12])} == 22'h0
    | {io_req_bits_vaddr[33:28], ~(io_req_bits_vaddr[27:26])} == 8'h0
    | {io_req_bits_vaddr[33:26], io_req_bits_vaddr[25:16] ^ 10'h200} == 18'h0
    | ~(|(io_req_bits_vaddr[33:12]))
    | {io_req_bits_vaddr[33:17], ~(io_req_bits_vaddr[16])} == 18'h0
    | {io_req_bits_vaddr[33:32], _GEN} == 6'h0
    | {io_req_bits_vaddr[33:31], ~(io_req_bits_vaddr[30:29])} == 5'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:412:67
  PMPChecker_2 pmp (	// src/main/scala/rocket/TLB.scala:405:19
    .io_prv         (2'h3),
    .io_pmp_cfg_l_0 (io_ptw_pmp_cfg_l_0),
    .io_pmp_cfg_l_1 (io_ptw_pmp_cfg_l_1),
    .io_pmp_cfg_l_2 (io_ptw_pmp_cfg_l_2),
    .io_pmp_cfg_l_3 (io_ptw_pmp_cfg_l_3),
    .io_pmp_cfg_l_4 (io_ptw_pmp_cfg_l_4),
    .io_pmp_cfg_l_5 (io_ptw_pmp_cfg_l_5),
    .io_pmp_cfg_l_6 (io_ptw_pmp_cfg_l_6),
    .io_pmp_cfg_l_7 (io_ptw_pmp_cfg_l_7),
    .io_pmp_cfg_a_0 (io_ptw_pmp_cfg_a_0),
    .io_pmp_cfg_a_1 (io_ptw_pmp_cfg_a_1),
    .io_pmp_cfg_a_2 (io_ptw_pmp_cfg_a_2),
    .io_pmp_cfg_a_3 (io_ptw_pmp_cfg_a_3),
    .io_pmp_cfg_a_4 (io_ptw_pmp_cfg_a_4),
    .io_pmp_cfg_a_5 (io_ptw_pmp_cfg_a_5),
    .io_pmp_cfg_a_6 (io_ptw_pmp_cfg_a_6),
    .io_pmp_cfg_a_7 (io_ptw_pmp_cfg_a_7),
    .io_pmp_cfg_x_0 (io_ptw_pmp_cfg_x_0),
    .io_pmp_cfg_x_1 (io_ptw_pmp_cfg_x_1),
    .io_pmp_cfg_x_2 (io_ptw_pmp_cfg_x_2),
    .io_pmp_cfg_x_3 (io_ptw_pmp_cfg_x_3),
    .io_pmp_cfg_x_4 (io_ptw_pmp_cfg_x_4),
    .io_pmp_cfg_x_5 (io_ptw_pmp_cfg_x_5),
    .io_pmp_cfg_x_6 (io_ptw_pmp_cfg_x_6),
    .io_pmp_cfg_x_7 (io_ptw_pmp_cfg_x_7),
    .io_pmp_addr_0  (io_ptw_pmp_addr_0),
    .io_pmp_addr_1  (io_ptw_pmp_addr_1),
    .io_pmp_addr_2  (io_ptw_pmp_addr_2),
    .io_pmp_addr_3  (io_ptw_pmp_addr_3),
    .io_pmp_addr_4  (io_ptw_pmp_addr_4),
    .io_pmp_addr_5  (io_ptw_pmp_addr_5),
    .io_pmp_addr_6  (io_ptw_pmp_addr_6),
    .io_pmp_addr_7  (io_ptw_pmp_addr_7),
    .io_pmp_mask_0  (io_ptw_pmp_mask_0),
    .io_pmp_mask_1  (io_ptw_pmp_mask_1),
    .io_pmp_mask_2  (io_ptw_pmp_mask_2),
    .io_pmp_mask_3  (io_ptw_pmp_mask_3),
    .io_pmp_mask_4  (io_ptw_pmp_mask_4),
    .io_pmp_mask_5  (io_ptw_pmp_mask_5),
    .io_pmp_mask_6  (io_ptw_pmp_mask_6),
    .io_pmp_mask_7  (io_ptw_pmp_mask_7),
    .io_addr        (io_req_bits_vaddr[31:0]),	// src/main/scala/rocket/TLB.scala:406:15
    .io_x           (_pmp_io_x)
  );	// src/main/scala/rocket/TLB.scala:405:19
  OptimizationBarrier entries_barrier (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_1 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_2 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_3 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_4 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  OptimizationBarrier entries_barrier_5 (	// src/main/scala/util/package.scala:259:25
    .io_x_u        (1'h0),
    .io_x_ae_ptw   (1'h0),
    .io_x_ae_final (1'h0),
    .io_x_pf       (1'h0),
    .io_x_gf       (1'h0),
    .io_x_sw       (1'h0),
    .io_x_sx       (1'h0),
    .io_x_sr       (1'h0),
    .io_x_pw       (1'h0),
    .io_x_px       (1'h0),
    .io_x_pr       (1'h0),
    .io_x_ppp      (1'h0),
    .io_x_pal      (1'h0),
    .io_x_paa      (1'h0),
    .io_x_eff      (1'h0),
    .io_x_c        (1'h0),
    .io_y_u        (/* unused */),
    .io_y_ae_ptw   (/* unused */),
    .io_y_ae_final (/* unused */),
    .io_y_pf       (/* unused */),
    .io_y_gf       (/* unused */),
    .io_y_sw       (/* unused */),
    .io_y_sx       (/* unused */),
    .io_y_sr       (/* unused */),
    .io_y_pw       (/* unused */),
    .io_y_px       (/* unused */),
    .io_y_pr       (/* unused */),
    .io_y_ppp      (/* unused */),
    .io_y_pal      (/* unused */),
    .io_y_paa      (/* unused */),
    .io_y_eff      (/* unused */),
    .io_y_c        (/* unused */)
  );	// src/main/scala/util/package.scala:259:25
  assign io_resp_paddr = io_req_bits_vaddr[31:0];	// src/main/scala/rocket/TLB.scala:644:23
  assign io_resp_pf_inst = 1'h0;
  assign io_resp_ae_inst =
    ~(legal_address
      & ({io_req_bits_vaddr[31:30], io_req_bits_vaddr[27], io_req_bits_vaddr[25]} == 4'h0
         | {io_req_bits_vaddr[31], ~(io_req_bits_vaddr[30])} == 2'h0 | _GEN[3:2] == 2'h0)
      & ~(~io_ptw_status_debug & ~(|(io_req_bits_vaddr[33:12]))) & _pmp_io_x);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:405:19, :412:67, :415:19, :420:{39,50}, :421:44, :426:{40,65}, :635:23, src/main/scala/tilelink/Parameters.scala:616:89
  assign io_resp_cacheable = legal_address & ~(_GEN[3]);	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/rocket/TLB.scala:412:67, :415:19
  assign io_ptw_req_bits_bits_need_gpa = 1'h0;
  assign io_ptw_req_bits_bits_stage2 = 1'h0;
endmodule

module Frontend(
  input         clock,
                reset,
                auto_icache_master_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_icache_master_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_icache_master_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_icache_master_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_icache_master_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_icache_master_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_icache_master_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_icache_master_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                io_cpu_might_request,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_req_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [33:0] io_cpu_req_bits_pc,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_cpu_req_bits_speculative,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_ready,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_valid,	// src/main/scala/rocket/Frontend.scala:81:14
  output [33:0] io_cpu_resp_bits_pc,	// src/main/scala/rocket/Frontend.scala:81:14
  output [31:0] io_cpu_resp_bits_data,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_cpu_resp_bits_xcpt_pf_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_xcpt_gf_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_xcpt_ae_inst,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_resp_bits_replay,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_cpu_btb_update_valid,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_bht_update_valid,	// src/main/scala/rocket/Frontend.scala:81:14
                io_cpu_flush_icache,	// src/main/scala/rocket/Frontend.scala:81:14
  output        io_ptw_req_bits_bits_need_gpa,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_req_bits_bits_stage2,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_status_debug,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_0,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_2,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_3,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_4,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_5,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_6,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_l_7,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [1:0]  io_ptw_pmp_cfg_a_0,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_2,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_3,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_4,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_5,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_6,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_a_7,	// src/main/scala/rocket/Frontend.scala:81:14
  input         io_ptw_pmp_cfg_x_0,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_2,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_3,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_4,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_5,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_6,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_cfg_x_7,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [29:0] io_ptw_pmp_addr_0,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_2,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_3,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_4,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_5,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_6,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_addr_7,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [31:0] io_ptw_pmp_mask_0,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_1,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_2,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_3,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_4,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_5,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_6,	// src/main/scala/rocket/Frontend.scala:81:14
                io_ptw_pmp_mask_7,	// src/main/scala/rocket/Frontend.scala:81:14
  input  [63:0] io_ptw_customCSRs_csrs_0_value	// src/main/scala/rocket/Frontend.scala:81:14
);

  wire [32:0] _io_cpu_npc_T;	// src/main/scala/rocket/Frontend.scala:182:28
  wire        fq_io_enq_valid;	// src/main/scala/rocket/Frontend.scala:180:{40,52}
  wire [31:0] _tlb_io_resp_paddr;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _tlb_io_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:101:19
  wire        _fq_io_enq_ready;	// src/main/scala/rocket/Frontend.scala:87:64
  wire [4:0]  _fq_io_mask;	// src/main/scala/rocket/Frontend.scala:87:64
  wire        _icache_io_resp_valid;	// src/main/scala/rocket/Frontend.scala:66:26
  wire [31:0] _icache_io_resp_bits_data;	// src/main/scala/rocket/Frontend.scala:66:26
  wire        _icache_io_resp_bits_ae;	// src/main/scala/rocket/Frontend.scala:66:26
  reg         s1_valid;	// src/main/scala/rocket/Frontend.scala:103:21
  reg         s2_valid;	// src/main/scala/rocket/Frontend.scala:104:25
  wire        s0_valid =
    io_cpu_req_valid | ~(_fq_io_mask[2]) | ~(_fq_io_mask[3]) & (~s1_valid | ~s2_valid)
    | ~(_fq_io_mask[4]) & ~s1_valid & ~s2_valid;	// src/main/scala/rocket/Frontend.scala:87:64, :103:21, :104:25, :106:{5,16,40}, :107:{6,17,41,45,55,58,70}, :108:{6,17,41,55}, :109:35
  reg  [33:0] s1_pc;	// src/main/scala/rocket/Frontend.scala:111:18
  reg         s1_speculative;	// src/main/scala/rocket/Frontend.scala:112:27
  reg  [33:0] s2_pc;	// src/main/scala/rocket/Frontend.scala:113:22
  reg         s2_tlb_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:117:24
  reg         s2_tlb_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:117:24
  wire        _s2_xcpt_T = s2_tlb_resp_ae_inst | s2_tlb_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:117:24, :118:37
  reg         s2_speculative;	// src/main/scala/rocket/Frontend.scala:119:31
  wire [33:0] predicted_npc = {s1_pc[33:2], 2'h0} + 34'h4;	// src/main/scala/rocket/Frontend.scala:111:18, :125:25
  reg         s2_replay_REG;	// src/main/scala/rocket/Frontend.scala:130:56
  wire        s2_replay =
    s2_valid & ~(_fq_io_enq_ready & fq_io_enq_valid) | s2_replay_REG;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/Frontend.scala:87:64, :104:25, :130:{26,29,46,56}, :180:{40,52}
  wire        icache_io_s2_kill =
    s2_speculative & ~(s2_tlb_resp_cacheable & ~(io_ptw_customCSRs_csrs_0_value[3]))
    | _s2_xcpt_T;	// src/main/scala/rocket/Frontend.scala:117:24, :118:37, :119:31, :175:{59,62}, :176:{39,42,71}, src/main/scala/tile/CustomCSRs.scala:46:69
  reg         fq_io_enq_valid_REG;	// src/main/scala/rocket/Frontend.scala:180:29
  assign fq_io_enq_valid =
    fq_io_enq_valid_REG & s2_valid & (_icache_io_resp_valid | icache_io_s2_kill);	// src/main/scala/rocket/Frontend.scala:66:26, :104:25, :176:71, :180:{29,40,52,133}
  assign _io_cpu_npc_T =
    io_cpu_req_valid
      ? io_cpu_req_bits_pc[33:1]
      : s2_replay ? s2_pc[33:1] : predicted_npc[33:1];	// src/main/scala/rocket/Frontend.scala:81:14, :113:22, :125:25, :130:46, :131:16, :182:28
  

















 // not def SYNTHESIS
  always @(posedge clock) begin
    s1_valid <= s0_valid;	// src/main/scala/rocket/Frontend.scala:103:21, :106:40, :107:70, :109:35
    s1_pc <= {_io_cpu_npc_T, 1'h0};	// src/main/scala/rocket/Frontend.scala:111:18, :182:28, :377:33
    if (io_cpu_req_valid)	// src/main/scala/rocket/Frontend.scala:81:14
      s1_speculative <= io_cpu_req_bits_speculative;	// src/main/scala/rocket/Frontend.scala:112:27
    else if (s2_replay)	// src/main/scala/rocket/Frontend.scala:130:46
      s1_speculative <= s2_speculative;	// src/main/scala/rocket/Frontend.scala:112:27, :119:31
    else	// src/main/scala/rocket/Frontend.scala:130:46
      s1_speculative <= s1_speculative | s2_valid & ~s2_speculative;	// src/main/scala/rocket/Frontend.scala:104:25, :112:27, :119:31, :137:{41,53,56}
    if (~s2_replay) begin	// src/main/scala/rocket/Frontend.scala:130:46
      s2_tlb_resp_pf_inst <= _tlb_io_resp_pf_inst;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_ae_inst <= _tlb_io_resp_ae_inst;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
      s2_tlb_resp_cacheable <= _tlb_io_resp_cacheable;	// src/main/scala/rocket/Frontend.scala:101:19, :117:24
    end
    fq_io_enq_valid_REG <= s1_valid;	// src/main/scala/rocket/Frontend.scala:103:21, :180:29
    if (reset) begin
      s2_valid <= 1'h0;	// src/main/scala/rocket/Frontend.scala:104:25
      s2_pc <= 34'h10040;	// src/main/scala/rocket/Frontend.scala:113:22
      s2_speculative <= 1'h0;	// src/main/scala/rocket/Frontend.scala:119:31
      s2_replay_REG <= 1'h1;	// src/main/scala/rocket/Frontend.scala:130:56
    end
    else begin
      s2_valid <= ~s2_replay & ~io_cpu_req_valid;	// src/main/scala/rocket/Frontend.scala:104:25, :130:46, :142:12, :143:{9,21}, :144:{14,17}
      if (~s2_replay) begin	// src/main/scala/rocket/Frontend.scala:130:46
        s2_pc <= s1_pc;	// src/main/scala/rocket/Frontend.scala:111:18, :113:22
        s2_speculative <= s1_speculative;	// src/main/scala/rocket/Frontend.scala:112:27, :119:31
      end
      s2_replay_REG <= s2_replay & ~s0_valid;	// src/main/scala/rocket/Frontend.scala:106:40, :107:70, :109:35, :130:{46,56,67,70}
    end
  end // always @(posedge)
  




























 // ENABLE_INITIAL_REG_
  ICache icache (	// src/main/scala/rocket/Frontend.scala:66:26
    .clock                          (clock),
    .reset                          (reset),
    .auto_master_out_a_ready        (auto_icache_master_out_a_ready),
    .auto_master_out_a_valid        (auto_icache_master_out_a_valid),
    .auto_master_out_a_bits_address (auto_icache_master_out_a_bits_address),
    .auto_master_out_d_valid        (auto_icache_master_out_d_valid),
    .auto_master_out_d_bits_opcode  (auto_icache_master_out_d_bits_opcode),
    .auto_master_out_d_bits_size    (auto_icache_master_out_d_bits_size),
    .auto_master_out_d_bits_data    (auto_icache_master_out_d_bits_data),
    .auto_master_out_d_bits_corrupt (auto_icache_master_out_d_bits_corrupt),
    .io_req_valid                   (s0_valid),	// src/main/scala/rocket/Frontend.scala:106:40, :107:70, :109:35
    .io_req_bits_addr               ({_io_cpu_npc_T[31:0], 1'h0}),	// src/main/scala/rocket/Frontend.scala:170:27, :182:28
    .io_s1_paddr                    (_tlb_io_resp_paddr),	// src/main/scala/rocket/Frontend.scala:101:19
    .io_s1_kill                     (io_cpu_req_valid | s2_replay),	// src/main/scala/rocket/Frontend.scala:130:46, :174:56
    .io_s2_kill                     (icache_io_s2_kill),	// src/main/scala/rocket/Frontend.scala:176:71
    .io_resp_valid                  (_icache_io_resp_valid),
    .io_resp_bits_data              (_icache_io_resp_bits_data),
    .io_resp_bits_ae                (_icache_io_resp_bits_ae),
    .io_invalidate                  (io_cpu_flush_icache)
  );	// src/main/scala/rocket/Frontend.scala:66:26
  ShiftQueue fq (	// src/main/scala/rocket/Frontend.scala:87:64
    .clock                    (clock),
    .reset                    (reset | io_cpu_req_valid),	// src/main/scala/rocket/Frontend.scala:87:35
    .io_enq_ready             (_fq_io_enq_ready),
    .io_enq_valid             (fq_io_enq_valid),	// src/main/scala/rocket/Frontend.scala:180:{40,52}
    .io_enq_bits_pc           (s2_pc),	// src/main/scala/rocket/Frontend.scala:113:22
    .io_enq_bits_data         (_icache_io_resp_bits_data),	// src/main/scala/rocket/Frontend.scala:66:26
    .io_enq_bits_xcpt_pf_inst (s2_tlb_resp_pf_inst),	// src/main/scala/rocket/Frontend.scala:117:24
    .io_enq_bits_xcpt_ae_inst
      (_icache_io_resp_valid & _icache_io_resp_bits_ae | s2_tlb_resp_ae_inst),	// src/main/scala/rocket/Frontend.scala:66:26, :117:24, :189:23, :191:{30,57,87}
    .io_enq_bits_replay       (icache_io_s2_kill & ~_icache_io_resp_valid & ~_s2_xcpt_T),	// src/main/scala/rocket/Frontend.scala:66:26, :118:37, :176:71, :186:{77,80,102,105}
    .io_deq_ready             (io_cpu_resp_ready),
    .io_deq_valid             (io_cpu_resp_valid),
    .io_deq_bits_pc           (io_cpu_resp_bits_pc),
    .io_deq_bits_data         (io_cpu_resp_bits_data),
    .io_deq_bits_xcpt_pf_inst (io_cpu_resp_bits_xcpt_pf_inst),
    .io_deq_bits_xcpt_gf_inst (io_cpu_resp_bits_xcpt_gf_inst),
    .io_deq_bits_xcpt_ae_inst (io_cpu_resp_bits_xcpt_ae_inst),
    .io_deq_bits_replay       (io_cpu_resp_bits_replay),
    .io_mask                  (_fq_io_mask)
  );	// src/main/scala/rocket/Frontend.scala:87:64
  TLB_1 tlb (	// src/main/scala/rocket/Frontend.scala:101:19
    .io_req_bits_vaddr             (s1_pc),	// src/main/scala/rocket/Frontend.scala:111:18
    .io_resp_paddr                 (_tlb_io_resp_paddr),
    .io_resp_pf_inst               (_tlb_io_resp_pf_inst),
    .io_resp_ae_inst               (_tlb_io_resp_ae_inst),
    .io_resp_cacheable             (_tlb_io_resp_cacheable),
    .io_ptw_req_bits_bits_need_gpa (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2   (io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug           (io_ptw_status_debug),
    .io_ptw_pmp_cfg_l_0            (io_ptw_pmp_cfg_l_0),
    .io_ptw_pmp_cfg_l_1            (io_ptw_pmp_cfg_l_1),
    .io_ptw_pmp_cfg_l_2            (io_ptw_pmp_cfg_l_2),
    .io_ptw_pmp_cfg_l_3            (io_ptw_pmp_cfg_l_3),
    .io_ptw_pmp_cfg_l_4            (io_ptw_pmp_cfg_l_4),
    .io_ptw_pmp_cfg_l_5            (io_ptw_pmp_cfg_l_5),
    .io_ptw_pmp_cfg_l_6            (io_ptw_pmp_cfg_l_6),
    .io_ptw_pmp_cfg_l_7            (io_ptw_pmp_cfg_l_7),
    .io_ptw_pmp_cfg_a_0            (io_ptw_pmp_cfg_a_0),
    .io_ptw_pmp_cfg_a_1            (io_ptw_pmp_cfg_a_1),
    .io_ptw_pmp_cfg_a_2            (io_ptw_pmp_cfg_a_2),
    .io_ptw_pmp_cfg_a_3            (io_ptw_pmp_cfg_a_3),
    .io_ptw_pmp_cfg_a_4            (io_ptw_pmp_cfg_a_4),
    .io_ptw_pmp_cfg_a_5            (io_ptw_pmp_cfg_a_5),
    .io_ptw_pmp_cfg_a_6            (io_ptw_pmp_cfg_a_6),
    .io_ptw_pmp_cfg_a_7            (io_ptw_pmp_cfg_a_7),
    .io_ptw_pmp_cfg_x_0            (io_ptw_pmp_cfg_x_0),
    .io_ptw_pmp_cfg_x_1            (io_ptw_pmp_cfg_x_1),
    .io_ptw_pmp_cfg_x_2            (io_ptw_pmp_cfg_x_2),
    .io_ptw_pmp_cfg_x_3            (io_ptw_pmp_cfg_x_3),
    .io_ptw_pmp_cfg_x_4            (io_ptw_pmp_cfg_x_4),
    .io_ptw_pmp_cfg_x_5            (io_ptw_pmp_cfg_x_5),
    .io_ptw_pmp_cfg_x_6            (io_ptw_pmp_cfg_x_6),
    .io_ptw_pmp_cfg_x_7            (io_ptw_pmp_cfg_x_7),
    .io_ptw_pmp_addr_0             (io_ptw_pmp_addr_0),
    .io_ptw_pmp_addr_1             (io_ptw_pmp_addr_1),
    .io_ptw_pmp_addr_2             (io_ptw_pmp_addr_2),
    .io_ptw_pmp_addr_3             (io_ptw_pmp_addr_3),
    .io_ptw_pmp_addr_4             (io_ptw_pmp_addr_4),
    .io_ptw_pmp_addr_5             (io_ptw_pmp_addr_5),
    .io_ptw_pmp_addr_6             (io_ptw_pmp_addr_6),
    .io_ptw_pmp_addr_7             (io_ptw_pmp_addr_7),
    .io_ptw_pmp_mask_0             (io_ptw_pmp_mask_0),
    .io_ptw_pmp_mask_1             (io_ptw_pmp_mask_1),
    .io_ptw_pmp_mask_2             (io_ptw_pmp_mask_2),
    .io_ptw_pmp_mask_3             (io_ptw_pmp_mask_3),
    .io_ptw_pmp_mask_4             (io_ptw_pmp_mask_4),
    .io_ptw_pmp_mask_5             (io_ptw_pmp_mask_5),
    .io_ptw_pmp_mask_6             (io_ptw_pmp_mask_6),
    .io_ptw_pmp_mask_7             (io_ptw_pmp_mask_7)
  );	// src/main/scala/rocket/Frontend.scala:101:19
endmodule

module HellaCacheArbiter(
  output        io_requestor_0_req_ready,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_requestor_0_req_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [33:0] io_requestor_0_req_bits_addr,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [5:0]  io_requestor_0_req_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [4:0]  io_requestor_0_req_bits_cmd,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [1:0]  io_requestor_0_req_bits_size,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_requestor_0_req_bits_signed,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_req_bits_dv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s1_kill,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [63:0] io_requestor_0_s1_data_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_s2_nack,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_resp_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [5:0]  io_requestor_0_resp_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [63:0] io_requestor_0_resp_bits_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_resp_bits_replay,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_resp_bits_has_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [63:0] io_requestor_0_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_requestor_0_replay_next,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_ordered,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_perf_release,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_requestor_0_perf_grant,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_req_ready,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_mem_req_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [33:0] io_mem_req_bits_addr,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [5:0]  io_mem_req_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [4:0]  io_mem_req_bits_cmd,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [1:0]  io_mem_req_bits_size,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output        io_mem_req_bits_signed,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_req_bits_dv,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s1_kill,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  output [63:0] io_mem_s1_data_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_s2_nack,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_resp_valid,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [5:0]  io_mem_resp_bits_tag,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [63:0] io_mem_resp_bits_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_resp_bits_replay,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_resp_bits_has_data,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input  [63:0] io_mem_resp_bits_data_word_bypass,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
  input         io_mem_replay_next,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ma_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ma_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_pf_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_pf_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ae_ld,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_s2_xcpt_ae_st,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_ordered,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_perf_release,	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
                io_mem_perf_grant	// src/main/scala/rocket/HellaCacheArbiter.scala:12:14
);

  assign io_requestor_0_req_ready = io_mem_req_ready;
  assign io_requestor_0_s2_nack = io_mem_s2_nack;
  assign io_requestor_0_resp_valid = io_mem_resp_valid;
  assign io_requestor_0_resp_bits_tag = io_mem_resp_bits_tag;
  assign io_requestor_0_resp_bits_data = io_mem_resp_bits_data;
  assign io_requestor_0_resp_bits_replay = io_mem_resp_bits_replay;
  assign io_requestor_0_resp_bits_has_data = io_mem_resp_bits_has_data;
  assign io_requestor_0_resp_bits_data_word_bypass = io_mem_resp_bits_data_word_bypass;
  assign io_requestor_0_replay_next = io_mem_replay_next;
  assign io_requestor_0_s2_xcpt_ma_ld = io_mem_s2_xcpt_ma_ld;
  assign io_requestor_0_s2_xcpt_ma_st = io_mem_s2_xcpt_ma_st;
  assign io_requestor_0_s2_xcpt_pf_ld = io_mem_s2_xcpt_pf_ld;
  assign io_requestor_0_s2_xcpt_pf_st = io_mem_s2_xcpt_pf_st;
  assign io_requestor_0_s2_xcpt_ae_ld = io_mem_s2_xcpt_ae_ld;
  assign io_requestor_0_s2_xcpt_ae_st = io_mem_s2_xcpt_ae_st;
  assign io_requestor_0_ordered = io_mem_ordered;
  assign io_requestor_0_perf_release = io_mem_perf_release;
  assign io_requestor_0_perf_grant = io_mem_perf_grant;
  assign io_mem_req_valid = io_requestor_0_req_valid;
  assign io_mem_req_bits_addr = io_requestor_0_req_bits_addr;
  assign io_mem_req_bits_tag = io_requestor_0_req_bits_tag;
  assign io_mem_req_bits_cmd = io_requestor_0_req_bits_cmd;
  assign io_mem_req_bits_size = io_requestor_0_req_bits_size;
  assign io_mem_req_bits_signed = io_requestor_0_req_bits_signed;
  assign io_mem_req_bits_dv = io_requestor_0_req_bits_dv;
  assign io_mem_s1_kill = io_requestor_0_s1_kill;
  assign io_mem_s1_data_data = io_requestor_0_s1_data_data;
endmodule

module Arbiter(
  input  io_in_0_bits_bits_need_gpa,	// src/main/scala/chisel3/util/Arbiter.scala:134:14
         io_in_0_bits_bits_stage2,	// src/main/scala/chisel3/util/Arbiter.scala:134:14
         io_in_1_bits_bits_need_gpa,	// src/main/scala/chisel3/util/Arbiter.scala:134:14
         io_in_1_bits_bits_stage2,	// src/main/scala/chisel3/util/Arbiter.scala:134:14
  output io_out_bits_bits_need_gpa,	// src/main/scala/chisel3/util/Arbiter.scala:134:14
         io_out_bits_bits_stage2	// src/main/scala/chisel3/util/Arbiter.scala:134:14
);

  assign io_out_bits_bits_need_gpa = io_in_1_bits_bits_need_gpa;
  assign io_out_bits_bits_stage2 = io_in_1_bits_bits_stage2;
endmodule

module PTW(
  input         clock,
                io_requestor_0_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_l_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_0_pmp_cfg_a_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_a_7,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_0_pmp_cfg_w_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_w_7,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_cfg_r_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_0_pmp_addr_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_addr_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_0_pmp_mask_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_0_pmp_mask_7,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_requestor_1_req_bits_bits_need_gpa,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_req_bits_bits_stage2,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_l_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [1:0]  io_requestor_1_pmp_cfg_a_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_a_7,	// src/main/scala/rocket/PTW.scala:220:14
  output        io_requestor_1_pmp_cfg_x_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_cfg_x_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [29:0] io_requestor_1_pmp_addr_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_addr_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [31:0] io_requestor_1_pmp_mask_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_requestor_1_pmp_mask_7,	// src/main/scala/rocket/PTW.scala:220:14
  output [63:0] io_requestor_1_customCSRs_csrs_0_value,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_status_debug,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_l_7,	// src/main/scala/rocket/PTW.scala:220:14
  input  [1:0]  io_dpath_pmp_cfg_a_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_a_7,	// src/main/scala/rocket/PTW.scala:220:14
  input         io_dpath_pmp_cfg_x_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_x_7,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_w_7,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_cfg_r_7,	// src/main/scala/rocket/PTW.scala:220:14
  input  [29:0] io_dpath_pmp_addr_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_addr_7,	// src/main/scala/rocket/PTW.scala:220:14
  input  [31:0] io_dpath_pmp_mask_0,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_1,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_2,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_3,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_4,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_5,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_6,	// src/main/scala/rocket/PTW.scala:220:14
                io_dpath_pmp_mask_7,	// src/main/scala/rocket/PTW.scala:220:14
  input  [63:0] io_dpath_customCSRs_csrs_0_value	// src/main/scala/rocket/PTW.scala:220:14
);

  Arbiter arb (	// src/main/scala/rocket/PTW.scala:236:19
    .io_in_0_bits_bits_need_gpa (io_requestor_0_req_bits_bits_need_gpa),
    .io_in_0_bits_bits_stage2   (io_requestor_0_req_bits_bits_stage2),
    .io_in_1_bits_bits_need_gpa (io_requestor_1_req_bits_bits_need_gpa),
    .io_in_1_bits_bits_stage2   (io_requestor_1_req_bits_bits_stage2),
    .io_out_bits_bits_need_gpa  (/* unused */),
    .io_out_bits_bits_stage2    (/* unused */)
  );	// src/main/scala/rocket/PTW.scala:236:19
  assign io_requestor_0_status_debug = io_dpath_status_debug;
  assign io_requestor_0_pmp_cfg_l_0 = io_dpath_pmp_cfg_l_0;
  assign io_requestor_0_pmp_cfg_l_1 = io_dpath_pmp_cfg_l_1;
  assign io_requestor_0_pmp_cfg_l_2 = io_dpath_pmp_cfg_l_2;
  assign io_requestor_0_pmp_cfg_l_3 = io_dpath_pmp_cfg_l_3;
  assign io_requestor_0_pmp_cfg_l_4 = io_dpath_pmp_cfg_l_4;
  assign io_requestor_0_pmp_cfg_l_5 = io_dpath_pmp_cfg_l_5;
  assign io_requestor_0_pmp_cfg_l_6 = io_dpath_pmp_cfg_l_6;
  assign io_requestor_0_pmp_cfg_l_7 = io_dpath_pmp_cfg_l_7;
  assign io_requestor_0_pmp_cfg_a_0 = io_dpath_pmp_cfg_a_0;
  assign io_requestor_0_pmp_cfg_a_1 = io_dpath_pmp_cfg_a_1;
  assign io_requestor_0_pmp_cfg_a_2 = io_dpath_pmp_cfg_a_2;
  assign io_requestor_0_pmp_cfg_a_3 = io_dpath_pmp_cfg_a_3;
  assign io_requestor_0_pmp_cfg_a_4 = io_dpath_pmp_cfg_a_4;
  assign io_requestor_0_pmp_cfg_a_5 = io_dpath_pmp_cfg_a_5;
  assign io_requestor_0_pmp_cfg_a_6 = io_dpath_pmp_cfg_a_6;
  assign io_requestor_0_pmp_cfg_a_7 = io_dpath_pmp_cfg_a_7;
  assign io_requestor_0_pmp_cfg_w_0 = io_dpath_pmp_cfg_w_0;
  assign io_requestor_0_pmp_cfg_w_1 = io_dpath_pmp_cfg_w_1;
  assign io_requestor_0_pmp_cfg_w_2 = io_dpath_pmp_cfg_w_2;
  assign io_requestor_0_pmp_cfg_w_3 = io_dpath_pmp_cfg_w_3;
  assign io_requestor_0_pmp_cfg_w_4 = io_dpath_pmp_cfg_w_4;
  assign io_requestor_0_pmp_cfg_w_5 = io_dpath_pmp_cfg_w_5;
  assign io_requestor_0_pmp_cfg_w_6 = io_dpath_pmp_cfg_w_6;
  assign io_requestor_0_pmp_cfg_w_7 = io_dpath_pmp_cfg_w_7;
  assign io_requestor_0_pmp_cfg_r_0 = io_dpath_pmp_cfg_r_0;
  assign io_requestor_0_pmp_cfg_r_1 = io_dpath_pmp_cfg_r_1;
  assign io_requestor_0_pmp_cfg_r_2 = io_dpath_pmp_cfg_r_2;
  assign io_requestor_0_pmp_cfg_r_3 = io_dpath_pmp_cfg_r_3;
  assign io_requestor_0_pmp_cfg_r_4 = io_dpath_pmp_cfg_r_4;
  assign io_requestor_0_pmp_cfg_r_5 = io_dpath_pmp_cfg_r_5;
  assign io_requestor_0_pmp_cfg_r_6 = io_dpath_pmp_cfg_r_6;
  assign io_requestor_0_pmp_cfg_r_7 = io_dpath_pmp_cfg_r_7;
  assign io_requestor_0_pmp_addr_0 = io_dpath_pmp_addr_0;
  assign io_requestor_0_pmp_addr_1 = io_dpath_pmp_addr_1;
  assign io_requestor_0_pmp_addr_2 = io_dpath_pmp_addr_2;
  assign io_requestor_0_pmp_addr_3 = io_dpath_pmp_addr_3;
  assign io_requestor_0_pmp_addr_4 = io_dpath_pmp_addr_4;
  assign io_requestor_0_pmp_addr_5 = io_dpath_pmp_addr_5;
  assign io_requestor_0_pmp_addr_6 = io_dpath_pmp_addr_6;
  assign io_requestor_0_pmp_addr_7 = io_dpath_pmp_addr_7;
  assign io_requestor_0_pmp_mask_0 = io_dpath_pmp_mask_0;
  assign io_requestor_0_pmp_mask_1 = io_dpath_pmp_mask_1;
  assign io_requestor_0_pmp_mask_2 = io_dpath_pmp_mask_2;
  assign io_requestor_0_pmp_mask_3 = io_dpath_pmp_mask_3;
  assign io_requestor_0_pmp_mask_4 = io_dpath_pmp_mask_4;
  assign io_requestor_0_pmp_mask_5 = io_dpath_pmp_mask_5;
  assign io_requestor_0_pmp_mask_6 = io_dpath_pmp_mask_6;
  assign io_requestor_0_pmp_mask_7 = io_dpath_pmp_mask_7;
  assign io_requestor_1_status_debug = io_dpath_status_debug;
  assign io_requestor_1_pmp_cfg_l_0 = io_dpath_pmp_cfg_l_0;
  assign io_requestor_1_pmp_cfg_l_1 = io_dpath_pmp_cfg_l_1;
  assign io_requestor_1_pmp_cfg_l_2 = io_dpath_pmp_cfg_l_2;
  assign io_requestor_1_pmp_cfg_l_3 = io_dpath_pmp_cfg_l_3;
  assign io_requestor_1_pmp_cfg_l_4 = io_dpath_pmp_cfg_l_4;
  assign io_requestor_1_pmp_cfg_l_5 = io_dpath_pmp_cfg_l_5;
  assign io_requestor_1_pmp_cfg_l_6 = io_dpath_pmp_cfg_l_6;
  assign io_requestor_1_pmp_cfg_l_7 = io_dpath_pmp_cfg_l_7;
  assign io_requestor_1_pmp_cfg_a_0 = io_dpath_pmp_cfg_a_0;
  assign io_requestor_1_pmp_cfg_a_1 = io_dpath_pmp_cfg_a_1;
  assign io_requestor_1_pmp_cfg_a_2 = io_dpath_pmp_cfg_a_2;
  assign io_requestor_1_pmp_cfg_a_3 = io_dpath_pmp_cfg_a_3;
  assign io_requestor_1_pmp_cfg_a_4 = io_dpath_pmp_cfg_a_4;
  assign io_requestor_1_pmp_cfg_a_5 = io_dpath_pmp_cfg_a_5;
  assign io_requestor_1_pmp_cfg_a_6 = io_dpath_pmp_cfg_a_6;
  assign io_requestor_1_pmp_cfg_a_7 = io_dpath_pmp_cfg_a_7;
  assign io_requestor_1_pmp_cfg_x_0 = io_dpath_pmp_cfg_x_0;
  assign io_requestor_1_pmp_cfg_x_1 = io_dpath_pmp_cfg_x_1;
  assign io_requestor_1_pmp_cfg_x_2 = io_dpath_pmp_cfg_x_2;
  assign io_requestor_1_pmp_cfg_x_3 = io_dpath_pmp_cfg_x_3;
  assign io_requestor_1_pmp_cfg_x_4 = io_dpath_pmp_cfg_x_4;
  assign io_requestor_1_pmp_cfg_x_5 = io_dpath_pmp_cfg_x_5;
  assign io_requestor_1_pmp_cfg_x_6 = io_dpath_pmp_cfg_x_6;
  assign io_requestor_1_pmp_cfg_x_7 = io_dpath_pmp_cfg_x_7;
  assign io_requestor_1_pmp_addr_0 = io_dpath_pmp_addr_0;
  assign io_requestor_1_pmp_addr_1 = io_dpath_pmp_addr_1;
  assign io_requestor_1_pmp_addr_2 = io_dpath_pmp_addr_2;
  assign io_requestor_1_pmp_addr_3 = io_dpath_pmp_addr_3;
  assign io_requestor_1_pmp_addr_4 = io_dpath_pmp_addr_4;
  assign io_requestor_1_pmp_addr_5 = io_dpath_pmp_addr_5;
  assign io_requestor_1_pmp_addr_6 = io_dpath_pmp_addr_6;
  assign io_requestor_1_pmp_addr_7 = io_dpath_pmp_addr_7;
  assign io_requestor_1_pmp_mask_0 = io_dpath_pmp_mask_0;
  assign io_requestor_1_pmp_mask_1 = io_dpath_pmp_mask_1;
  assign io_requestor_1_pmp_mask_2 = io_dpath_pmp_mask_2;
  assign io_requestor_1_pmp_mask_3 = io_dpath_pmp_mask_3;
  assign io_requestor_1_pmp_mask_4 = io_dpath_pmp_mask_4;
  assign io_requestor_1_pmp_mask_5 = io_dpath_pmp_mask_5;
  assign io_requestor_1_pmp_mask_6 = io_dpath_pmp_mask_6;
  assign io_requestor_1_pmp_mask_7 = io_dpath_pmp_mask_7;
  assign io_requestor_1_customCSRs_csrs_0_value = io_dpath_customCSRs_csrs_0_value;
endmodule

module RVCExpander(
  input  [31:0] io_in,	// src/main/scala/rocket/RVC.scala:159:14
  output [31:0] io_out_bits,	// src/main/scala/rocket/RVC.scala:159:14
  output [4:0]  io_out_rd,	// src/main/scala/rocket/RVC.scala:159:14
                io_out_rs1,	// src/main/scala/rocket/RVC.scala:159:14
                io_out_rs2,	// src/main/scala/rocket/RVC.scala:159:14
  output        io_rvc	// src/main/scala/rocket/RVC.scala:159:14
);

  reg  [2:0]  casez_tmp;	// src/main/scala/util/package.scala:33:76
  wire [2:0]  _io_out_s_funct_T_2 = {io_in[12], io_in[6:5]};	// src/main/scala/rocket/RVC.scala:36:20, :43:30, :102:68
  wire [2:0]  _io_out_s_funct_T_4 = {_io_out_s_funct_T_2 == 3'h1, 2'h0};	// src/main/scala/rocket/RVC.scala:102:68, src/main/scala/util/package.scala:33:{76,86}
  always @(*) begin	// src/main/scala/util/package.scala:33:{76,86}
    casez (_io_out_s_funct_T_2)	// src/main/scala/rocket/RVC.scala:102:68, src/main/scala/util/package.scala:33:{76,86}
      3'b000:
        casez_tmp = _io_out_s_funct_T_4;	// src/main/scala/util/package.scala:33:{76,86}
      3'b001:
        casez_tmp = _io_out_s_funct_T_4;	// src/main/scala/util/package.scala:33:{76,86}
      3'b010:
        casez_tmp = 3'h6;	// src/main/scala/util/package.scala:33:{76,86}
      3'b011:
        casez_tmp = 3'h7;	// src/main/scala/util/package.scala:33:{76,86}
      3'b100:
        casez_tmp = 3'h0;	// src/main/scala/util/package.scala:33:{76,86}
      3'b101:
        casez_tmp = 3'h0;	// src/main/scala/util/package.scala:33:{76,86}
      3'b110:
        casez_tmp = 3'h2;	// src/main/scala/util/package.scala:33:{76,86}
      default:
        casez_tmp = 3'h3;	// src/main/scala/util/package.scala:33:{76,86}
    endcase	// src/main/scala/rocket/RVC.scala:102:68, src/main/scala/util/package.scala:33:{76,86}
  end // always @(*)
  wire [3:0]  _GEN = {4{io_in[12]}};	// src/main/scala/rocket/RVC.scala:43:30, :95:24
  wire [6:0]  io_out_s_load_opc = (|(io_in[11:7])) ? 7'h3 : 7'h1F;	// src/main/scala/rocket/RVC.scala:33:13, :113:{23,27}
  wire [4:0]  _io_out_T_2 = {io_in[1:0], io_in[15:13]};	// src/main/scala/rocket/RVC.scala:154:{10,20}, :166:20
  wire        _io_out_T_29 = _io_out_T_2 == 5'hE;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_31 = _io_out_T_2 == 5'hF;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_33 = _io_out_T_2 == 5'h10;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_35 = _io_out_T_2 == 5'h11;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_37 = _io_out_T_2 == 5'h12;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_39 = _io_out_T_2 == 5'h13;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_41 = _io_out_T_2 == 5'h14;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire [31:0] _io_out_T_42_bits =
    _io_out_T_41
      ? {7'h0,
         io_in[12]
           ? ((|(io_in[6:2]))
                ? {io_in[6:2], io_in[11:7], 3'h0, io_in[11:7], 7'h33}
                : (|(io_in[11:7]))
                    ? {io_in[6:2], io_in[11:7], 15'hE7}
                    : {io_in[6:3], 1'h1, io_in[11:7], 15'h73})
           : {io_in[6:2],
              (|(io_in[6:2]))
                ? {8'h0, io_in[11:7], 7'h33}
                : {io_in[11:7], (|(io_in[11:7])) ? 15'h67 : 15'h1F}}}
      : _io_out_T_39
          ? {3'h0,
             io_in[4:2],
             io_in[12],
             io_in[6:5],
             11'h13,
             io_in[11:7],
             io_out_s_load_opc}
          : _io_out_T_37
              ? {4'h0,
                 io_in[3:2],
                 io_in[12],
                 io_in[6:4],
                 10'h12,
                 io_in[11:7],
                 io_out_s_load_opc}
              : _io_out_T_35
                  ? {3'h0, io_in[4:2], io_in[12], io_in[6:5], 11'h13, io_in[11:7], 7'h7}
                  : _io_out_T_33
                      ? {6'h0,
                         io_in[12],
                         io_in[6:2],
                         io_in[11:7],
                         3'h1,
                         io_in[11:7],
                         7'h13}
                      : _io_out_T_31
                          ? {_GEN,
                             io_in[6:5],
                             io_in[2],
                             7'h1,
                             io_in[9:7],
                             3'h1,
                             io_in[11:10],
                             io_in[4:3],
                             io_in[12],
                             7'h63}
                          : _io_out_T_29
                              ? {_GEN,
                                 io_in[6:5],
                                 io_in[2],
                                 7'h1,
                                 io_in[9:7],
                                 3'h0,
                                 io_in[11:10],
                                 io_in[4:3],
                                 io_in[12],
                                 7'h63}
                              : _io_out_T_2 == 5'hD
                                  ? {io_in[12],
                                     io_in[8],
                                     io_in[10:9],
                                     io_in[6],
                                     io_in[7],
                                     io_in[2],
                                     io_in[11],
                                     io_in[5:3],
                                     {9{io_in[12]}},
                                     12'h6F}
                                  : _io_out_T_2 == 5'hC
                                      ? ((&(io_in[11:10]))
                                           ? {1'h0,
                                              io_in[6:5] == 2'h0,
                                              7'h1,
                                              io_in[4:2],
                                              2'h1,
                                              io_in[9:7],
                                              casez_tmp,
                                              2'h1,
                                              io_in[9:7],
                                              3'h3,
                                              io_in[12],
                                              3'h3}
                                           : {io_in[11:10] == 2'h2
                                                ? {{7{io_in[12]}},
                                                   io_in[6:2],
                                                   2'h1,
                                                   io_in[9:7],
                                                   5'h1D}
                                                : {1'h0,
                                                   io_in[11:10] == 2'h1,
                                                   4'h0,
                                                   io_in[12],
                                                   io_in[6:2],
                                                   2'h1,
                                                   io_in[9:7],
                                                   5'h15},
                                              io_in[9:7],
                                              7'h13})
                                      : _io_out_T_2 == 5'hB
                                          ? {{3{io_in[12]}},
                                             io_in[11:7] == 5'h0 | io_in[11:7] == 5'h2
                                               ? {io_in[4:3],
                                                  io_in[5],
                                                  io_in[2],
                                                  io_in[6],
                                                  4'h0,
                                                  io_in[11:7],
                                                  3'h0,
                                                  io_in[11:7],
                                                  (|{{7{io_in[12]}}, io_in[6:2]})
                                                    ? 7'h13
                                                    : 7'h1F}
                                               : {{12{io_in[12]}},
                                                  io_in[6:2],
                                                  io_in[11:7],
                                                  3'h3,
                                                  {{7{io_in[12]}}, io_in[6:2]} == 12'h0,
                                                  3'h7}}
                                          : _io_out_T_2 == 5'hA
                                              ? {{7{io_in[12]}},
                                                 io_in[6:2],
                                                 8'h0,
                                                 io_in[11:7],
                                                 7'h13}
                                              : _io_out_T_2 == 5'h9
                                                  ? {{7{io_in[12]}},
                                                     io_in[6:2],
                                                     io_in[11:7],
                                                     3'h0,
                                                     io_in[11:7],
                                                     4'h3,
                                                     io_in[11:7] == 5'h0,
                                                     2'h3}
                                                  : _io_out_T_2 == 5'h8
                                                      ? {{7{io_in[12]}},
                                                         io_in[6:2],
                                                         io_in[11:7],
                                                         3'h0,
                                                         io_in[11:7],
                                                         7'h13}
                                                      : _io_out_T_2 == 5'h7
                                                          ? {4'h0,
                                                             io_in[6:5],
                                                             io_in[12],
                                                             2'h1,
                                                             io_in[4:2],
                                                             2'h1,
                                                             io_in[9:7],
                                                             3'h3,
                                                             io_in[11:10],
                                                             10'h23}
                                                          : _io_out_T_2 == 5'h6
                                                              ? {5'h0,
                                                                 io_in[5],
                                                                 io_in[12],
                                                                 2'h1,
                                                                 io_in[4:2],
                                                                 2'h1,
                                                                 io_in[9:7],
                                                                 3'h2,
                                                                 io_in[11:10],
                                                                 io_in[6],
                                                                 9'h23}
                                                              : _io_out_T_2 == 5'h5
                                                                  ? {4'h0,
                                                                     io_in[6:5],
                                                                     io_in[12],
                                                                     2'h1,
                                                                     io_in[4:2],
                                                                     2'h1,
                                                                     io_in[9:7],
                                                                     3'h3,
                                                                     io_in[11:10],
                                                                     10'h27}
                                                                  : _io_out_T_2 == 5'h4
                                                                      ? {5'h0,
                                                                         io_in[5],
                                                                         io_in[12],
                                                                         2'h1,
                                                                         io_in[4:2],
                                                                         2'h1,
                                                                         io_in[9:7],
                                                                         3'h2,
                                                                         io_in[11:10],
                                                                         io_in[6],
                                                                         9'h3F}
                                                                      : _io_out_T_2 == 5'h3
                                                                          ? {4'h0,
                                                                             io_in[6:5],
                                                                             io_in[12:10],
                                                                             5'h1,
                                                                             io_in[9:7],
                                                                             5'hD,
                                                                             io_in[4:2],
                                                                             7'h3}
                                                                          : _io_out_T_2 == 5'h2
                                                                              ? {5'h0,
                                                                                 io_in[5],
                                                                                 io_in[12:10],
                                                                                 io_in[6],
                                                                                 4'h1,
                                                                                 io_in[9:7],
                                                                                 5'h9,
                                                                                 io_in[4:2],
                                                                                 7'h3}
                                                                              : _io_out_T_2 == 5'h1
                                                                                  ? {4'h0,
                                                                                     io_in[6:5],
                                                                                     io_in[12:10],
                                                                                     5'h1,
                                                                                     io_in[9:7],
                                                                                     5'hD,
                                                                                     io_in[4:2],
                                                                                     7'h7}
                                                                                  : {2'h0,
                                                                                     io_in[10:7],
                                                                                     io_in[12:11],
                                                                                     io_in[5],
                                                                                     io_in[6],
                                                                                     12'h41,
                                                                                     io_in[4:2],
                                                                                     (|(io_in[12:5]))
                                                                                       ? 7'h13
                                                                                       : 7'h1F};	// src/main/scala/rocket/RVC.scala:22:14, :30:29, :31:29, :33:13, :34:{26,35,45,51}, :36:{20,28}, :37:{22,37}, :42:{42,56}, :43:{20,25,30,38}, :44:{36,42,57,69,76}, :53:{20,22,29}, :63:{32,65}, :75:24, :77:24, :78:15, :84:22, :86:{20,29}, :87:15, :90:29, :91:24, :92:{10,14,21,27}, :94:21, :95:24, :96:24, :100:21, :103:30, :105:43, :107:42, :113:23, :137:{33,37}, :138:{22,27}, :139:21, :140:46, :141:{33,37}, :142:{25,30}, :143:10, :154:10, src/main/scala/util/package.scala:33:{76,86}
  wire        _io_out_T_43 = _io_out_T_2 == 5'h15;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_45 = _io_out_T_2 == 5'h16;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_47 = _io_out_T_2 == 5'h17;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_49 = _io_out_T_2 == 5'h18;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_51 = _io_out_T_2 == 5'h19;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_53 = _io_out_T_2 == 5'h1A;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_55 = _io_out_T_2 == 5'h1B;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_57 = _io_out_T_2 == 5'h1C;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_59 = _io_out_T_2 == 5'h1D;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  wire        _io_out_T_61 = _io_out_T_2 == 5'h1E;	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:86
  reg  [4:0]  casez_tmp_0;	// src/main/scala/util/package.scala:33:76
  wire [4:0]  io_out_s_7_rd = {2'h1, io_in[4:2]};	// src/main/scala/rocket/RVC.scala:31:{17,29}, src/main/scala/util/package.scala:33:86
  always @(*) begin	// src/main/scala/util/package.scala:33:{76,86}
    casez (_io_out_T_2)	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
      5'b00000:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00001:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00010:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00011:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00100:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00101:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00110:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b00111:
        casez_tmp_0 = io_out_s_7_rd;	// src/main/scala/rocket/RVC.scala:31:17, src/main/scala/util/package.scala:33:{76,86}
      5'b01000:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01001:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01010:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01011:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01100:
        casez_tmp_0 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01101:
        casez_tmp_0 = 5'h0;	// src/main/scala/util/package.scala:33:{76,86}
      5'b01110:
        casez_tmp_0 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01111:
        casez_tmp_0 = 5'h0;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10000:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10001:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10010:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10011:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10100:
        casez_tmp_0 =
          io_in[12]
            ? ((|(io_in[6:2])) ? io_in[11:7] : 5'h1)
            : (|(io_in[6:2])) ? io_in[11:7] : 5'h0;	// src/main/scala/rocket/RVC.scala:33:13, :43:{30,38}, :138:{22,27}, :142:{25,30}, :143:10, src/main/scala/util/package.scala:33:{76,86}
      5'b10101:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10110:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10111:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11000:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11001:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11010:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11011:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11100:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11101:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b11110:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      default:
        casez_tmp_0 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
    endcase	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  end // always @(*)
  reg  [4:0]  casez_tmp_1;	// src/main/scala/util/package.scala:33:76
  always @(*) begin	// src/main/scala/util/package.scala:33:{76,86}
    casez (_io_out_T_2)	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
      5'b00000:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b00001:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00010:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00011:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00100:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00101:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00110:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b00111:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01000:
        casez_tmp_1 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01001:
        casez_tmp_1 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01010:
        casez_tmp_1 = 5'h0;	// src/main/scala/util/package.scala:33:{76,86}
      5'b01011:
        casez_tmp_1 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b01100:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01101:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01110:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b01111:
        casez_tmp_1 = {2'h1, io_in[9:7]};	// src/main/scala/rocket/RVC.scala:30:{17,29}, src/main/scala/util/package.scala:33:{76,86}
      5'b10000:
        casez_tmp_1 = io_in[11:7];	// src/main/scala/rocket/RVC.scala:33:13, src/main/scala/util/package.scala:33:{76,86}
      5'b10001:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10010:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10011:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10100:
        casez_tmp_1 = io_in[12] | ~(|(io_in[6:2])) ? io_in[11:7] : 5'h0;	// src/main/scala/rocket/RVC.scala:33:13, :43:{30,38}, :138:27, :143:10, src/main/scala/util/package.scala:33:{76,86}
      5'b10101:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10110:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b10111:
        casez_tmp_1 = 5'h2;	// src/main/scala/util/package.scala:33:{76,86}
      5'b11000:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11001:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11010:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11011:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11100:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11101:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      5'b11110:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
      default:
        casez_tmp_1 = io_in[19:15];	// src/main/scala/rocket/RVC.scala:20:57, src/main/scala/util/package.scala:33:{76,86}
    endcase	// src/main/scala/rocket/RVC.scala:154:10, src/main/scala/util/package.scala:33:{76,86}
  end // always @(*)
  assign io_out_bits =
    (&_io_out_T_2) | _io_out_T_61 | _io_out_T_59 | _io_out_T_57 | _io_out_T_55
    | _io_out_T_53 | _io_out_T_51 | _io_out_T_49
      ? io_in
      : _io_out_T_47
          ? {3'h0, io_in[9:7], io_in[12], io_in[6:2], 8'h13, io_in[11:10], 10'h23}
          : _io_out_T_45
              ? {4'h0, io_in[8:7], io_in[12], io_in[6:2], 8'h12, io_in[11:9], 9'h23}
              : _io_out_T_43
                  ? {3'h0, io_in[9:7], io_in[12], io_in[6:2], 8'h13, io_in[11:10], 10'h27}
                  : _io_out_T_42_bits;	// src/main/scala/rocket/RVC.scala:22:14, :30:29, :39:22, :43:38, :63:{32,65}, :123:65, :154:10, src/main/scala/util/package.scala:33:{76,86}
  assign io_out_rd = casez_tmp_0;	// src/main/scala/util/package.scala:33:76
  assign io_out_rs1 = casez_tmp_1;	// src/main/scala/util/package.scala:33:76
  assign io_out_rs2 =
    (&_io_out_T_2) | _io_out_T_61 | _io_out_T_59 | _io_out_T_57 | _io_out_T_55
    | _io_out_T_53 | _io_out_T_51 | _io_out_T_49
      ? io_in[24:20]
      : _io_out_T_47 | _io_out_T_45 | _io_out_T_43 | _io_out_T_41 | _io_out_T_39
        | _io_out_T_37 | _io_out_T_35 | _io_out_T_33
          ? io_in[6:2]
          : _io_out_T_31 | _io_out_T_29 ? 5'h0 : {2'h1, io_in[4:2]};	// src/main/scala/rocket/RVC.scala:20:79, :31:{17,29}, :43:38, :154:10, src/main/scala/util/package.scala:33:{76,86}
  assign io_rvc = io_in[1:0] != 2'h3;	// src/main/scala/rocket/RVC.scala:166:{20,26}
endmodule

module IBuf(
  input         clock,
                reset,
  output        io_imem_ready,	// src/main/scala/rocket/IBuf.scala:22:14
  input         io_imem_valid,	// src/main/scala/rocket/IBuf.scala:22:14
  input  [33:0] io_imem_bits_pc,	// src/main/scala/rocket/IBuf.scala:22:14
  input  [31:0] io_imem_bits_data,	// src/main/scala/rocket/IBuf.scala:22:14
  input         io_imem_bits_xcpt_pf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_imem_bits_xcpt_gf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_imem_bits_xcpt_ae_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_imem_bits_replay,	// src/main/scala/rocket/IBuf.scala:22:14
                io_kill,	// src/main/scala/rocket/IBuf.scala:22:14
  output [33:0] io_pc,	// src/main/scala/rocket/IBuf.scala:22:14
  input         io_inst_0_ready,	// src/main/scala/rocket/IBuf.scala:22:14
  output        io_inst_0_valid,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt0_pf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt0_gf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt0_ae_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt1_pf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt1_gf_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_xcpt1_ae_inst,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_replay,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_rvc,	// src/main/scala/rocket/IBuf.scala:22:14
  output [31:0] io_inst_0_bits_inst_bits,	// src/main/scala/rocket/IBuf.scala:22:14
  output [4:0]  io_inst_0_bits_inst_rd,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_inst_rs1,	// src/main/scala/rocket/IBuf.scala:22:14
                io_inst_0_bits_inst_rs2,	// src/main/scala/rocket/IBuf.scala:22:14
  output [31:0] io_inst_0_bits_raw	// src/main/scala/rocket/IBuf.scala:22:14
);

  wire [1:0]   nReady;	// src/main/scala/rocket/IBuf.scala:40:27, :102:{60,69}
  wire         _exp_io_rvc;	// src/main/scala/rocket/IBuf.scala:86:21
  reg          nBufValid;	// src/main/scala/rocket/IBuf.scala:34:47
  reg  [33:0]  buf_pc;	// src/main/scala/rocket/IBuf.scala:35:16
  reg  [31:0]  buf_data;	// src/main/scala/rocket/IBuf.scala:35:16
  reg          buf_xcpt_pf_inst;	// src/main/scala/rocket/IBuf.scala:35:16
  reg          buf_xcpt_gf_inst;	// src/main/scala/rocket/IBuf.scala:35:16
  reg          buf_xcpt_ae_inst;	// src/main/scala/rocket/IBuf.scala:35:16
  reg          buf_replay;	// src/main/scala/rocket/IBuf.scala:35:16
  wire [1:0]   _GEN = {1'h0, io_imem_bits_pc[1]};	// src/main/scala/rocket/IBuf.scala:41:86, src/main/scala/util/package.scala:155:13
  wire [1:0]   _nIC_T_2 = 2'h2 - _GEN;	// src/main/scala/rocket/IBuf.scala:41:86
  wire [1:0]   _GEN_0 = {1'h0, nBufValid};	// src/main/scala/rocket/IBuf.scala:34:47, :42:25
  wire [1:0]   _nICReady_T = nReady - _GEN_0;	// src/main/scala/rocket/IBuf.scala:40:27, :42:25, :102:{60,69}
  wire         _nBufValid_T = nReady >= _GEN_0;	// src/main/scala/rocket/IBuf.scala:40:27, :42:25, :44:47, :102:{60,69}
  wire [1:0]   _nBufValid_T_6 = _nIC_T_2 - _nICReady_T;	// src/main/scala/rocket/IBuf.scala:41:86, :42:25, :44:94
  wire [190:0] _icData_T_4 =
    {63'h0,
     {2{{2{io_imem_bits_data[31:16]}}}},
     io_imem_bits_data,
     {2{io_imem_bits_data[15:0]}}} << {185'h0, _GEN_0 - 2'h2 - _GEN, 4'h0};	// src/main/scala/rocket/IBuf.scala:41:86, :42:25, :68:{34,46}, :69:{57,87}, :120:{24,58}, :121:10
  wire [62:0]  _icMask_T_2 = 63'hFFFFFFFF << {58'h0, nBufValid, 4'h0};	// src/main/scala/rocket/IBuf.scala:34:47, :71:51
  wire [31:0]  inst =
    _icData_T_4[95:64] & _icMask_T_2[31:0] | buf_data & ~(_icMask_T_2[31:0]);	// src/main/scala/rocket/IBuf.scala:35:16, :71:{51,92}, :72:{21,30,41,43}, :121:10, src/main/scala/util/package.scala:155:13
  wire [3:0]   _valid_T = 4'h1 << (io_imem_valid ? _nIC_T_2 : 2'h0) + _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/IBuf.scala:41:86, :42:25, :43:{19,45}
  wire [1:0]   _valid_T_1 = _valid_T[1:0] - 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/IBuf.scala:74:33
  wire [1:0]   _bufMask_T_1 = (2'h1 << _GEN_0) - 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/rocket/IBuf.scala:42:25, :75:37
  wire [1:0]   buf_replay_0 = buf_replay ? _bufMask_T_1 : 2'h0;	// src/main/scala/rocket/IBuf.scala:35:16, :75:37, :77:23
  wire [1:0]   ic_replay =
    buf_replay_0 | (io_imem_bits_replay ? _valid_T_1 & ~_bufMask_T_1 : 2'h0);	// src/main/scala/rocket/IBuf.scala:74:33, :75:37, :77:23, :78:{30,35,63,65}
  wire         full_insn = _exp_io_rvc | _valid_T_1[1] | buf_replay_0[0];	// src/main/scala/rocket/IBuf.scala:74:{33,39}, :77:23, :86:21, :93:{34,42,44,50,63}
  wire [2:0]   _io_inst_0_bits_xcpt1_T_5 =
    _exp_io_rvc
      ? 3'h0
      : {_bufMask_T_1[1] ? buf_xcpt_pf_inst : io_imem_bits_xcpt_pf_inst,
         _bufMask_T_1[1] ? buf_xcpt_gf_inst : io_imem_bits_xcpt_gf_inst,
         _bufMask_T_1[1] ? buf_xcpt_ae_inst : io_imem_bits_xcpt_ae_inst};	// src/main/scala/rocket/IBuf.scala:35:16, :75:37, :76:{53,61}, :86:21, :96:{35,65}
  assign nReady = full_insn ? (_exp_io_rvc ? 2'h1 : 2'h2) : 2'h0;	// src/main/scala/rocket/IBuf.scala:40:27, :86:21, :93:{34,50}, :102:{60,69,75}
  wire [63:0]  _buf_data_T_1 =
    {{2{io_imem_bits_data[31:16]}}, io_imem_bits_data}
    >> {58'h0, _GEN + _nICReady_T, 4'h0};	// src/main/scala/rocket/IBuf.scala:41:86, :42:25, :55:32, :127:{19,24,58}, :128:10
  wire         _GEN_1 =
    io_imem_valid & _nBufValid_T & _nICReady_T < _nIC_T_2 & ~(_nBufValid_T_6[1]);	// src/main/scala/rocket/IBuf.scala:41:86, :42:25, :44:{47,87,94}, :54:{27,50,62,68,75}
  always @(posedge clock) begin
    if (reset)
      nBufValid <= 1'h0;	// src/main/scala/rocket/IBuf.scala:34:47
    else
      nBufValid <=
        ~io_kill
        & (io_inst_0_ready
             ? (_GEN_1
                  ? _nBufValid_T_6[0]
                  : ~(_nBufValid_T | ~nBufValid) & nBufValid - nReady[0])
             : nBufValid);	// src/main/scala/rocket/IBuf.scala:34:47, :40:27, :44:{47,94}, :47:29, :48:{17,23,61}, :54:{27,50,68,94}, :56:{19,26}, :63:20, :64:17, :102:{60,69}, src/main/scala/util/package.scala:210:{38,43}
    if (io_inst_0_ready & _GEN_1) begin	// src/main/scala/rocket/IBuf.scala:35:16, :47:29, :54:{27,50,68,94}, :57:13
      buf_pc <=
        io_imem_bits_pc & 34'h3FFFFFFFC | io_imem_bits_pc + {31'h0, _nICReady_T, 1'h0}
        & 34'h3;	// src/main/scala/rocket/IBuf.scala:35:16, :42:25, :59:{35,49,68,109}
      buf_data <= {16'h0, _buf_data_T_1[15:0]};	// src/main/scala/rocket/IBuf.scala:35:16, :58:{18,61}, :128:10
      buf_xcpt_pf_inst <= io_imem_bits_xcpt_pf_inst;	// src/main/scala/rocket/IBuf.scala:35:16
      buf_xcpt_gf_inst <= io_imem_bits_xcpt_gf_inst;	// src/main/scala/rocket/IBuf.scala:35:16
      buf_xcpt_ae_inst <= io_imem_bits_xcpt_ae_inst;	// src/main/scala/rocket/IBuf.scala:35:16
      buf_replay <= io_imem_bits_replay;	// src/main/scala/rocket/IBuf.scala:35:16
    end
  end // always @(posedge)
  
























 // ENABLE_INITIAL_REG_
  RVCExpander exp (	// src/main/scala/rocket/IBuf.scala:86:21
    .io_in       (inst),	// src/main/scala/rocket/IBuf.scala:72:30
    .io_out_bits (io_inst_0_bits_inst_bits),
    .io_out_rd   (io_inst_0_bits_inst_rd),
    .io_out_rs1  (io_inst_0_bits_inst_rs1),
    .io_out_rs2  (io_inst_0_bits_inst_rs2),
    .io_rvc      (_exp_io_rvc)
  );	// src/main/scala/rocket/IBuf.scala:86:21
  assign io_imem_ready =
    io_inst_0_ready & _nBufValid_T & (_nICReady_T >= _nIC_T_2 | ~(_nBufValid_T_6[1]));	// src/main/scala/rocket/IBuf.scala:41:86, :42:25, :44:{37,47,60,73,80,87,94}
  assign io_pc = nBufValid ? buf_pc : io_imem_bits_pc;	// src/main/scala/rocket/IBuf.scala:34:47, :35:16, :82:15
  assign io_inst_0_valid = _valid_T_1[0] & full_insn;	// src/main/scala/rocket/IBuf.scala:74:{33,39}, :93:{34,50}, :94:{32,36}
  assign io_inst_0_bits_xcpt0_pf_inst =
    _bufMask_T_1[0] ? buf_xcpt_pf_inst : io_imem_bits_xcpt_pf_inst;	// src/main/scala/rocket/IBuf.scala:35:16, :75:37, :76:{53,61}
  assign io_inst_0_bits_xcpt0_gf_inst =
    _bufMask_T_1[0] ? buf_xcpt_gf_inst : io_imem_bits_xcpt_gf_inst;	// src/main/scala/rocket/IBuf.scala:35:16, :75:37, :76:{53,61}
  assign io_inst_0_bits_xcpt0_ae_inst =
    _bufMask_T_1[0] ? buf_xcpt_ae_inst : io_imem_bits_xcpt_ae_inst;	// src/main/scala/rocket/IBuf.scala:35:16, :75:37, :76:{53,61}
  assign io_inst_0_bits_xcpt1_pf_inst = _io_inst_0_bits_xcpt1_T_5[2];	// src/main/scala/rocket/IBuf.scala:96:{35,81}
  assign io_inst_0_bits_xcpt1_gf_inst = _io_inst_0_bits_xcpt1_T_5[1];	// src/main/scala/rocket/IBuf.scala:96:{35,81}
  assign io_inst_0_bits_xcpt1_ae_inst = _io_inst_0_bits_xcpt1_T_5[0];	// src/main/scala/rocket/IBuf.scala:96:{35,81}
  assign io_inst_0_bits_replay = ic_replay[0] | ~_exp_io_rvc & ic_replay[1];	// src/main/scala/rocket/IBuf.scala:78:30, :86:21, :92:{29,33,37,49,61,63}
  assign io_inst_0_bits_rvc = _exp_io_rvc;	// src/main/scala/rocket/IBuf.scala:86:21
  assign io_inst_0_bits_raw = inst;	// src/main/scala/rocket/IBuf.scala:72:30
endmodule

module CSRFile(
  input         clock,
                reset,
                io_ungated_clock,	// src/main/scala/rocket/CSR.scala:381:14
                io_interrupts_debug,	// src/main/scala/rocket/CSR.scala:381:14
                io_interrupts_mtip,	// src/main/scala/rocket/CSR.scala:381:14
                io_interrupts_msip,	// src/main/scala/rocket/CSR.scala:381:14
                io_interrupts_meip,	// src/main/scala/rocket/CSR.scala:381:14
                io_hartid,	// src/main/scala/rocket/CSR.scala:381:14
  input  [11:0] io_rw_addr,	// src/main/scala/rocket/CSR.scala:381:14
  input  [2:0]  io_rw_cmd,	// src/main/scala/rocket/CSR.scala:381:14
  output [63:0] io_rw_rdata,	// src/main/scala/rocket/CSR.scala:381:14
  input  [63:0] io_rw_wdata,	// src/main/scala/rocket/CSR.scala:381:14
  input  [31:0] io_decode_0_inst,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_decode_0_read_illegal,	// src/main/scala/rocket/CSR.scala:381:14
                io_decode_0_write_illegal,	// src/main/scala/rocket/CSR.scala:381:14
                io_decode_0_write_flush,	// src/main/scala/rocket/CSR.scala:381:14
                io_decode_0_system_illegal,	// src/main/scala/rocket/CSR.scala:381:14
                io_decode_0_virtual_access_illegal,	// src/main/scala/rocket/CSR.scala:381:14
                io_decode_0_virtual_system_illegal,	// src/main/scala/rocket/CSR.scala:381:14
                io_csr_stall,	// src/main/scala/rocket/CSR.scala:381:14
                io_eret,	// src/main/scala/rocket/CSR.scala:381:14
                io_singleStep,	// src/main/scala/rocket/CSR.scala:381:14
                io_status_debug,	// src/main/scala/rocket/CSR.scala:381:14
                io_status_wfi,	// src/main/scala/rocket/CSR.scala:381:14
  output [31:0] io_status_isa,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_status_dv,	// src/main/scala/rocket/CSR.scala:381:14
                io_status_v,	// src/main/scala/rocket/CSR.scala:381:14
  output [33:0] io_evec,	// src/main/scala/rocket/CSR.scala:381:14
  input         io_exception,	// src/main/scala/rocket/CSR.scala:381:14
                io_retire,	// src/main/scala/rocket/CSR.scala:381:14
  input  [63:0] io_cause,	// src/main/scala/rocket/CSR.scala:381:14
  input  [33:0] io_pc,	// src/main/scala/rocket/CSR.scala:381:14
                io_tval,	// src/main/scala/rocket/CSR.scala:381:14
  input         io_gva,	// src/main/scala/rocket/CSR.scala:381:14
  output [63:0] io_time,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_interrupt,	// src/main/scala/rocket/CSR.scala:381:14
  output [63:0] io_interrupt_cause,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_bp_0_control_action,	// src/main/scala/rocket/CSR.scala:381:14
  output [1:0]  io_bp_0_control_tmatch,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_bp_0_control_x,	// src/main/scala/rocket/CSR.scala:381:14
                io_bp_0_control_w,	// src/main/scala/rocket/CSR.scala:381:14
                io_bp_0_control_r,	// src/main/scala/rocket/CSR.scala:381:14
  output [32:0] io_bp_0_address,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_pmp_cfg_l_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_l_7,	// src/main/scala/rocket/CSR.scala:381:14
  output [1:0]  io_pmp_cfg_a_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_a_7,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_pmp_cfg_x_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_x_7,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_w_7,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_cfg_r_7,	// src/main/scala/rocket/CSR.scala:381:14
  output [29:0] io_pmp_addr_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_addr_7,	// src/main/scala/rocket/CSR.scala:381:14
  output [31:0] io_pmp_mask_0,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_1,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_2,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_3,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_4,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_5,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_6,	// src/main/scala/rocket/CSR.scala:381:14
                io_pmp_mask_7,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_inhibit_cycle,	// src/main/scala/rocket/CSR.scala:381:14
  input  [31:0] io_inst_0,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_trace_valid_0,	// src/main/scala/rocket/CSR.scala:381:14
  output [33:0] io_trace_iaddr_0,	// src/main/scala/rocket/CSR.scala:381:14
  output [31:0] io_trace_insn_0,	// src/main/scala/rocket/CSR.scala:381:14
  output        io_trace_exception_0,	// src/main/scala/rocket/CSR.scala:381:14
  output [63:0] io_customCSRs_0_value	// src/main/scala/rocket/CSR.scala:381:14
);

  wire [63:0] _io_rw_rdata_T_262;	// src/main/scala/chisel3/util/Mux.scala:30:73
  reg         io_status_cease_r;	// src/main/scala/rocket/CSR.scala:1149:31
  wire        io_singleStep_0;	// src/main/scala/rocket/CSR.scala:990:34
  reg         reg_mstatus_v;	// src/main/scala/rocket/CSR.scala:392:28
  reg         reg_mstatus_mpv;	// src/main/scala/rocket/CSR.scala:392:28
  reg         reg_mstatus_gva;	// src/main/scala/rocket/CSR.scala:392:28
  reg  [1:0]  reg_mstatus_mpp;	// src/main/scala/rocket/CSR.scala:392:28
  reg         reg_mstatus_mpie;	// src/main/scala/rocket/CSR.scala:392:28
  reg         reg_mstatus_mie;	// src/main/scala/rocket/CSR.scala:392:28
  reg         reg_dcsr_ebreakm;	// src/main/scala/rocket/CSR.scala:400:25
  reg  [2:0]  reg_dcsr_cause;	// src/main/scala/rocket/CSR.scala:400:25
  reg         reg_dcsr_v;	// src/main/scala/rocket/CSR.scala:400:25
  reg         reg_dcsr_step;	// src/main/scala/rocket/CSR.scala:400:25
  reg         reg_debug;	// src/main/scala/rocket/CSR.scala:479:26
  reg  [33:0] reg_dpc;	// src/main/scala/rocket/CSR.scala:480:20
  reg  [63:0] reg_dscratch0;	// src/main/scala/rocket/CSR.scala:481:26
  reg         reg_singleStepped;	// src/main/scala/rocket/CSR.scala:483:30
  reg         reg_bp_0_control_dmode;	// src/main/scala/rocket/CSR.scala:489:19
  reg         reg_bp_0_control_action;	// src/main/scala/rocket/CSR.scala:489:19
  reg  [1:0]  reg_bp_0_control_tmatch;	// src/main/scala/rocket/CSR.scala:489:19
  reg         reg_bp_0_control_x;	// src/main/scala/rocket/CSR.scala:489:19
  reg         reg_bp_0_control_w;	// src/main/scala/rocket/CSR.scala:489:19
  reg         reg_bp_0_control_r;	// src/main/scala/rocket/CSR.scala:489:19
  reg  [32:0] reg_bp_0_address;	// src/main/scala/rocket/CSR.scala:489:19
  reg         reg_pmp_cfg_l_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_l_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [1:0]  reg_pmp_cfg_a_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_x_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_w_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg         reg_pmp_cfg_r_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_0;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_1;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_2;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_3;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_4;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_5;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_6;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [29:0] reg_pmp_addr_7;	// src/main/scala/rocket/CSR.scala:490:20
  reg  [63:0] reg_mie;	// src/main/scala/rocket/CSR.scala:492:20
  reg  [33:0] reg_mepc;	// src/main/scala/rocket/CSR.scala:502:21
  reg  [63:0] reg_mcause;	// src/main/scala/rocket/CSR.scala:503:27
  reg  [33:0] reg_mtval;	// src/main/scala/rocket/CSR.scala:504:22
  reg  [63:0] reg_mscratch;	// src/main/scala/rocket/CSR.scala:506:25
  reg  [31:0] reg_mtvec;	// src/main/scala/rocket/CSR.scala:509:31
  reg         reg_wfi;	// src/main/scala/rocket/CSR.scala:572:54
  reg  [2:0]  reg_mcountinhibit;	// src/main/scala/rocket/CSR.scala:581:34
  reg  [5:0]  small_0;	// src/main/scala/util/Counters.scala:45:41
  reg  [57:0] large_0;	// src/main/scala/util/Counters.scala:50:31
  wire [63:0] value = {large_0, small_0};	// src/main/scala/util/Counters.scala:45:41, :50:31, :55:30
  reg  [5:0]  small_1;	// src/main/scala/util/Counters.scala:45:41
  reg  [57:0] large_1;	// src/main/scala/util/Counters.scala:50:31
  wire [63:0] io_time_0 = {large_1, small_1};	// src/main/scala/util/Counters.scala:45:41, :50:31, :55:30
  wire [15:0] read_mip =
    {4'h0, io_interrupts_meip, 3'h0, io_interrupts_mtip, 3'h0, io_interrupts_msip, 3'h0};	// src/main/scala/rocket/CSR.scala:601:22
  wire [15:0] _GEN = reg_mie[15:0] & read_mip;	// src/main/scala/rocket/CSR.scala:492:20, :601:22, :605:56
  wire [15:0] m_interrupts = reg_mstatus_mie ? _GEN : 16'h0;	// src/main/scala/rocket/CSR.scala:392:28, :605:56, :611:25
  wire [29:0] _GEN_0 = {reg_pmp_addr_0[28:0], reg_pmp_cfg_a_0[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_1 = {reg_pmp_addr_1[28:0], reg_pmp_cfg_a_1[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_2 = {reg_pmp_addr_2[28:0], reg_pmp_cfg_a_2[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_3 = {reg_pmp_addr_3[28:0], reg_pmp_cfg_a_3[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_4 = {reg_pmp_addr_4[28:0], reg_pmp_cfg_a_4[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_5 = {reg_pmp_addr_5[28:0], reg_pmp_cfg_a_5[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_6 = {reg_pmp_addr_6[28:0], reg_pmp_cfg_a_6[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  wire [29:0] _GEN_7 = {reg_pmp_addr_7[28:0], reg_pmp_cfg_a_7[0]};	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:57:31, :58:23
  reg  [63:0] reg_misa;	// src/main/scala/rocket/CSR.scala:639:25
  wire [31:0] _read_mtvec_T_5 = reg_mtvec & {24'hFFFFFF, ~(reg_mtvec[0] ? 8'hFE : 8'h2)};	// src/main/scala/rocket/CSR.scala:509:31, :1649:{39,41}, src/main/scala/util/package.scala:166:{35,37,41,46}
  wire [33:0] _io_evec_T_20 = ~reg_mepc;	// src/main/scala/rocket/CSR.scala:502:21, :1648:28
  wire [1:0]  _GEN_8 = {~(reg_misa[2]), 1'h1};	// src/main/scala/rocket/CSR.scala:639:25, :1648:{36,45}
  wire [33:0] _GEN_9 = ~{_io_evec_T_20[33:2], _io_evec_T_20[1:0] | _GEN_8};	// src/main/scala/rocket/CSR.scala:1648:{26,28,31,36}
  wire [33:0] _io_evec_T_10 = ~reg_dpc;	// src/main/scala/rocket/CSR.scala:480:20, :1648:28
  wire [33:0] _GEN_10 = ~{_io_evec_T_10[33:2], _io_evec_T_10[1:0] | _GEN_8};	// src/main/scala/rocket/CSR.scala:1648:{26,28,31,36}
  reg  [63:0] reg_custom_0;	// src/main/scala/rocket/CSR.scala:789:43
  wire [11:0] decoded_decoded_invInputs = ~io_rw_addr;	// src/main/scala/chisel3/util/pla.scala:78:21
  wire [11:0] _decoded_decoded_T =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_2 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_4 =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_6 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [10:0] _decoded_decoded_T_8 =
    {decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_68 =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     io_rw_addr[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_70 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     io_rw_addr[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_72 =
    {decoded_decoded_invInputs[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     io_rw_addr[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_74 =
    {io_rw_addr[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     io_rw_addr[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [10:0] _decoded_decoded_T_78 =
    {decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_82 =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_84 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_86 =
    {decoded_decoded_invInputs[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_88 =
    {io_rw_addr[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_90 =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_92 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_94 =
    {decoded_decoded_invInputs[0],
     io_rw_addr[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_96 =
    {io_rw_addr[0],
     io_rw_addr[1],
     io_rw_addr[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_116 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_118 =
    {decoded_decoded_invInputs[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_122 =
    {decoded_decoded_invInputs[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_124 =
    {io_rw_addr[0],
     decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [10:0] _decoded_decoded_T_126 =
    {io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     io_rw_addr[4],
     io_rw_addr[5],
     decoded_decoded_invInputs[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [5:0]  _decoded_decoded_T_128 =
    {io_rw_addr[6],
     io_rw_addr[7],
     io_rw_addr[8],
     io_rw_addr[9],
     io_rw_addr[10],
     decoded_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [10:0] _decoded_decoded_T_130 =
    {decoded_decoded_invInputs[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     io_rw_addr[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [11:0] _decoded_decoded_T_132 =
    {decoded_decoded_invInputs[0],
     io_rw_addr[1],
     decoded_decoded_invInputs[2],
     decoded_decoded_invInputs[3],
     decoded_decoded_invInputs[4],
     decoded_decoded_invInputs[5],
     decoded_decoded_invInputs[6],
     decoded_decoded_invInputs[7],
     io_rw_addr[8],
     io_rw_addr[9],
     decoded_decoded_invInputs[10],
     io_rw_addr[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53
  wire [63:0] _wdata_T_2 = (io_rw_cmd[1] ? _io_rw_rdata_T_262 : 64'h0) | io_rw_wdata;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/rocket/CSR.scala:1626:{9,13,30}
  wire [63:0] _wdata_T_6 = ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 64'h0);	// src/main/scala/rocket/CSR.scala:1626:{41,45,49,55}
  wire        system_insn = io_rw_cmd == 3'h4;	// src/main/scala/rocket/CSR.scala:867:31
  wire [11:0] _GEN_11 = ~io_rw_addr;	// src/main/scala/chisel3/util/pla.scala:78:21
  wire        insn_call =
    system_insn
    & (&{_GEN_11[0],
         _GEN_11[1],
         _GEN_11[2],
         _GEN_11[3],
         _GEN_11[4],
         _GEN_11[5],
         _GEN_11[6],
         _GEN_11[7],
         _GEN_11[8],
         _GEN_11[9],
         _GEN_11[10],
         _GEN_11[11]});	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:867:31, :884:83
  wire        insn_break =
    system_insn
    & (&{io_rw_addr[0],
         _GEN_11[1],
         _GEN_11[2],
         _GEN_11[3],
         _GEN_11[4],
         _GEN_11[5],
         _GEN_11[6],
         _GEN_11[7],
         _GEN_11[8],
         _GEN_11[9],
         _GEN_11[10],
         _GEN_11[11]});	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:867:31, :884:83
  wire        insn_ret =
    system_insn
    & (|{&{_GEN_11[2],
           _GEN_11[3],
           _GEN_11[4],
           _GEN_11[5],
           _GEN_11[6],
           _GEN_11[7],
           io_rw_addr[8],
           io_rw_addr[9],
           _GEN_11[10],
           _GEN_11[11]},
         &{io_rw_addr[10], _GEN_11[11]}});	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/CSR.scala:867:31, :884:83
  wire [9:0]  decoded_invInputs_1 = ~(io_decode_0_inst[31:22]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rocket/CSR.scala:381:14
  wire [31:0] _GEN_12 = {27'h0, io_decode_0_inst[24:20]};	// src/main/scala/rocket/CSR.scala:888:27, :902:28, :903:70
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = 32'h0 >> _GEN_12;	// src/main/scala/rocket/CSR.scala:903:70
  wire [31:0] _io_decode_0_virtual_access_illegal_T_6 = 32'h0 >> _GEN_12;	// src/main/scala/rocket/CSR.scala:903:70, :905:63
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1
    | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3
    | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300
    | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344
    | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340
    | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343
    | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14
    | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1
    | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h320
    | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02
    | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03
    | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'h324
    | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04
    | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05
    | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'h326
    | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06
    | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07
    | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'h328
    | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08
    | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09
    | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'h32A
    | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A
    | io_decode_0_inst[31:20] == 12'h32B | io_decode_0_inst[31:20] == 12'hB0B
    | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'h32C
    | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C
    | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D
    | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'h32E
    | io_decode_0_inst[31:20] == 12'hB0E | io_decode_0_inst[31:20] == 12'hC0E
    | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F
    | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'h330
    | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10
    | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11
    | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'h332
    | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12
    | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13
    | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'h334
    | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14
    | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15
    | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'h336
    | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16
    | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17
    | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'h338
    | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18
    | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19
    | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'h33A
    | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A
    | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B
    | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'h33C
    | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C
    | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D
    | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'h33E
    | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E
    | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F
    | io_decode_0_inst[31:20] == 12'hC1F | io_decode_0_inst[31:20] == 12'hC00
    | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'h3A0
    | io_decode_0_inst[31:20] == 12'h3A2 | io_decode_0_inst[31:20] == 12'h3B0
    | io_decode_0_inst[31:20] == 12'h3B1 | io_decode_0_inst[31:20] == 12'h3B2
    | io_decode_0_inst[31:20] == 12'h3B3 | io_decode_0_inst[31:20] == 12'h3B4
    | io_decode_0_inst[31:20] == 12'h3B5 | io_decode_0_inst[31:20] == 12'h3B6
    | io_decode_0_inst[31:20] == 12'h3B7 | io_decode_0_inst[31:20] == 12'h3B8
    | io_decode_0_inst[31:20] == 12'h3B9 | io_decode_0_inst[31:20] == 12'h3BA
    | io_decode_0_inst[31:20] == 12'h3BB | io_decode_0_inst[31:20] == 12'h3BC
    | io_decode_0_inst[31:20] == 12'h3BD | io_decode_0_inst[31:20] == 12'h3BE
    | io_decode_0_inst[31:20] == 12'h3BF | io_decode_0_inst[31:20] == 12'h7C1
    | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF11
    | io_decode_0_inst[31:20] == 12'hF13 | io_decode_0_inst[31:20] == 12'hF15;	// src/main/scala/rocket/CSR.scala:888:27, :890:{93,111}
  wire [5:0]  io_decode_0_read_illegal_invInputs = ~(io_decode_0_inst[31:26]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rocket/CSR.scala:888:27
  wire [11:0] io_decode_0_write_flush_addr_m =
    {io_decode_0_inst[31:30], io_decode_0_inst[29:20] | 10'h300};	// src/main/scala/rocket/CSR.scala:888:27, :922:25
  wire [63:0] cause =
    insn_call ? {60'h0, {3'h1, ~reg_mstatus_v} - 4'h8} : insn_break ? 64'h3 : io_cause;	// src/main/scala/rocket/CSR.scala:392:28, :884:83, :949:{8,40,45}, :950:14
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// src/main/scala/rocket/CSR.scala:949:8, :951:25, :952:53
  wire        causeIsDebugInt = cause[63] & _causeIsDebugTrigger_T_2;	// src/main/scala/rocket/CSR.scala:949:8, :952:{30,39,53}
  wire        causeIsDebugTrigger = ~(cause[63]) & _causeIsDebugTrigger_T_2;	// src/main/scala/rocket/CSR.scala:949:8, :952:{30,53}, :953:{29,44}
  wire        trapToDebug =
    reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[63]) & insn_break
    & reg_dcsr_ebreakm | reg_debug;	// src/main/scala/rocket/CSR.scala:400:25, :479:26, :483:30, :884:83, :949:8, :952:{30,39}, :953:44, :954:{27,42,56}, :955:{56,75,98,119}
  wire        _exception_T = insn_call | insn_break;	// src/main/scala/rocket/CSR.scala:884:83, :989:24
  assign io_singleStep_0 = reg_dcsr_step & ~reg_debug;	// src/main/scala/rocket/CSR.scala:400:25, :479:26, :917:45, :990:34
  wire        exception = _exception_T | io_exception;	// src/main/scala/rocket/CSR.scala:989:24, :1009:43
  

















 // not def SYNTHESIS
  wire        _GEN_14 = io_rw_addr[10] & io_rw_addr[7];	// src/main/scala/rocket/CSR.scala:1121:{43,48,61}
  wire        io_csr_stall_0 = reg_wfi | io_status_cease_r;	// src/main/scala/rocket/CSR.scala:572:54, :1148:27, :1149:31
  wire [63:0] _io_rw_rdata_T_137 =
    ((&_decoded_decoded_T_116)
       ? {4'h2,
          reg_bp_0_control_dmode,
          46'h40000000000,
          reg_bp_0_control_action,
          3'h0,
          reg_bp_0_control_tmatch,
          4'h8,
          reg_bp_0_control_x,
          reg_bp_0_control_w,
          reg_bp_0_control_r}
       : 64'h0)
    | ((&_decoded_decoded_T_118) ? {{31{reg_bp_0_address[32]}}, reg_bp_0_address} : 64'h0)
    | ((&_decoded_decoded_T_2) ? reg_misa : 64'h0)
    | ((&_decoded_decoded_T)
         ? {24'h0,
            reg_mstatus_mpv,
            reg_mstatus_gva,
            25'h0,
            reg_mstatus_mpp,
            3'h0,
            reg_mstatus_mpie,
            3'h0,
            reg_mstatus_mie,
            3'h0}
         : 64'h0) | ((&_decoded_decoded_T_6) ? {32'h0, _read_mtvec_T_5} : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:392:28, :489:19, :639:25, :646:48, src/main/scala/util/package.scala:124:{15,20,38}, :130:15, :155:13, :166:35
  wire [63:0] _io_rw_rdata_T_143 =
    {_io_rw_rdata_T_137[63:16],
     _io_rw_rdata_T_137[15:0]
       | ((&{io_rw_addr[2],
             decoded_decoded_invInputs[3],
             decoded_decoded_invInputs[4],
             decoded_decoded_invInputs[5],
             io_rw_addr[6],
             decoded_decoded_invInputs[7],
             io_rw_addr[8],
             io_rw_addr[9],
             decoded_decoded_invInputs[10],
             decoded_decoded_invInputs[11]})
            ? read_mip
            : 16'h0)} | ((&_decoded_decoded_T_4) ? reg_mie : 64'h0)
    | ((&_decoded_decoded_T_68) ? reg_mscratch : 64'h0)
    | ((&_decoded_decoded_T_70) ? {{30{_GEN_9[33]}}, _GEN_9} : 64'h0)
    | ((&_decoded_decoded_T_74) ? {{30{reg_mtval[33]}}, reg_mtval} : 64'h0)
    | ((&_decoded_decoded_T_72) ? reg_mcause : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:492:20, :503:27, :504:22, :506:25, :601:22, :1648:26, src/main/scala/util/package.scala:124:{15,20,38}
  wire [63:0] _io_rw_rdata_T_147 =
    {_io_rw_rdata_T_143[63:32],
     {_io_rw_rdata_T_143[31:1],
      _io_rw_rdata_T_143[0]
        | (&{decoded_decoded_invInputs[0],
             decoded_decoded_invInputs[1],
             io_rw_addr[2],
             decoded_decoded_invInputs[3],
             io_rw_addr[4],
             decoded_decoded_invInputs[5],
             decoded_decoded_invInputs[6],
             decoded_decoded_invInputs[7],
             io_rw_addr[8],
             io_rw_addr[9],
             io_rw_addr[10],
             io_rw_addr[11]}) & io_hartid}
       | ((&_decoded_decoded_T_122)
            ? {16'h4000,
               reg_dcsr_ebreakm,
               6'h0,
               reg_dcsr_cause,
               reg_dcsr_v,
               2'h0,
               reg_dcsr_step,
               2'h3}
            : 32'h0)} | ((&_decoded_decoded_T_124) ? {{30{_GEN_10[33]}}, _GEN_10} : 64'h0)
    | ((&_decoded_decoded_T_126) ? reg_dscratch0 : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:400:25, :481:26, :661:27, :1648:26, src/main/scala/util/package.scala:124:{15,20,38}
  wire [63:0] _io_rw_rdata_T_241 =
    {_io_rw_rdata_T_147[63:3],
     _io_rw_rdata_T_147[2:0] | ((&_decoded_decoded_T_8) ? reg_mcountinhibit : 3'h0)}
    | ((&_decoded_decoded_T_130) ? io_time_0 : 64'h0)
    | ((&_decoded_decoded_T_132) ? value : 64'h0)
    | ((&{decoded_decoded_invInputs[1],
          decoded_decoded_invInputs[2],
          decoded_decoded_invInputs[3],
          decoded_decoded_invInputs[4],
          decoded_decoded_invInputs[5],
          decoded_decoded_invInputs[6],
          decoded_decoded_invInputs[7],
          decoded_decoded_invInputs[8],
          decoded_decoded_invInputs[9],
          io_rw_addr[10],
          io_rw_addr[11]})
         ? io_time_0
         : 64'h0)
    | ((&{decoded_decoded_invInputs[0],
          io_rw_addr[1],
          decoded_decoded_invInputs[2],
          decoded_decoded_invInputs[3],
          decoded_decoded_invInputs[4],
          decoded_decoded_invInputs[5],
          decoded_decoded_invInputs[6],
          decoded_decoded_invInputs[7],
          decoded_decoded_invInputs[8],
          decoded_decoded_invInputs[9],
          io_rw_addr[10],
          io_rw_addr[11]})
         ? value
         : 64'h0)
    | ((&_decoded_decoded_T_78)
         ? {reg_pmp_cfg_l_7,
            2'h0,
            reg_pmp_cfg_a_7,
            reg_pmp_cfg_x_7,
            reg_pmp_cfg_w_7,
            reg_pmp_cfg_r_7,
            reg_pmp_cfg_l_6,
            2'h0,
            reg_pmp_cfg_a_6,
            reg_pmp_cfg_x_6,
            reg_pmp_cfg_w_6,
            reg_pmp_cfg_r_6,
            reg_pmp_cfg_l_5,
            2'h0,
            reg_pmp_cfg_a_5,
            reg_pmp_cfg_x_5,
            reg_pmp_cfg_w_5,
            reg_pmp_cfg_r_5,
            reg_pmp_cfg_l_4,
            2'h0,
            reg_pmp_cfg_a_4,
            reg_pmp_cfg_x_4,
            reg_pmp_cfg_w_4,
            reg_pmp_cfg_r_4,
            reg_pmp_cfg_l_3,
            2'h0,
            reg_pmp_cfg_a_3,
            reg_pmp_cfg_x_3,
            reg_pmp_cfg_w_3,
            reg_pmp_cfg_r_3,
            reg_pmp_cfg_l_2,
            2'h0,
            reg_pmp_cfg_a_2,
            reg_pmp_cfg_x_2,
            reg_pmp_cfg_w_2,
            reg_pmp_cfg_r_2,
            reg_pmp_cfg_l_1,
            2'h0,
            reg_pmp_cfg_a_1,
            reg_pmp_cfg_x_1,
            reg_pmp_cfg_w_1,
            reg_pmp_cfg_r_1,
            reg_pmp_cfg_l_0,
            2'h0,
            reg_pmp_cfg_a_0,
            reg_pmp_cfg_x_0,
            reg_pmp_cfg_w_0,
            reg_pmp_cfg_r_0}
         : 64'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :581:34, src/main/scala/util/Counters.scala:55:30, src/main/scala/util/package.scala:37:27
  wire [29:0] _GEN_15 =
    _io_rw_rdata_T_241[29:0] | ((&_decoded_decoded_T_82) ? reg_pmp_addr_0 : 30'h0)
    | ((&_decoded_decoded_T_84) ? reg_pmp_addr_1 : 30'h0)
    | ((&_decoded_decoded_T_86) ? reg_pmp_addr_2 : 30'h0)
    | ((&_decoded_decoded_T_88) ? reg_pmp_addr_3 : 30'h0)
    | ((&_decoded_decoded_T_90) ? reg_pmp_addr_4 : 30'h0)
    | ((&_decoded_decoded_T_92) ? reg_pmp_addr_5 : 30'h0)
    | ((&_decoded_decoded_T_94) ? reg_pmp_addr_6 : 30'h0)
    | ((&_decoded_decoded_T_96) ? reg_pmp_addr_7 : 30'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20
  assign _io_rw_rdata_T_262 =
    ((&_decoded_decoded_T_128) ? reg_custom_0 : 64'h0)
    | ((&{io_rw_addr[0],
          io_rw_addr[1],
          decoded_decoded_invInputs[2],
          decoded_decoded_invInputs[3],
          io_rw_addr[4],
          decoded_decoded_invInputs[5],
          decoded_decoded_invInputs[6],
          decoded_decoded_invInputs[7],
          io_rw_addr[8],
          io_rw_addr[9],
          io_rw_addr[10],
          io_rw_addr[11]})
         ? 64'h20181004
         : 64'h0)
    | {_io_rw_rdata_T_241[63:30],
       _GEN_15[29:1],
       _GEN_15[0]
         | (&{decoded_decoded_invInputs[0],
              io_rw_addr[1],
              decoded_decoded_invInputs[2],
              decoded_decoded_invInputs[3],
              io_rw_addr[4],
              decoded_decoded_invInputs[5],
              decoded_decoded_invInputs[6],
              decoded_decoded_invInputs[7],
              io_rw_addr[8],
              io_rw_addr[9],
              io_rw_addr[10],
              io_rw_addr[11]})};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:789:43
  wire        _csr_wen_T_4 = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// src/main/scala/util/package.scala:16:47, :73:59
  wire [5:0]  _GEN_16 = _wdata_T_2[5:0] & _wdata_T_6[5:0];	// src/main/scala/rocket/CSR.scala:1626:{30,39,41}, src/main/scala/util/Counters.scala:67:11
  wire [47:0] _newBPC_T_8 =
    ((io_rw_cmd[1]
        ? {reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action}
        : 48'h0) | io_rw_wdata[59:12])
    & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[59:12] : 48'h0);	// src/main/scala/rocket/CSR.scala:381:14, :489:19, :1460:67, :1626:{9,13,30,39,41,45,49,55}
  wire        dMode = _newBPC_T_8[47] & reg_debug;	// src/main/scala/rocket/CSR.scala:479:26, :1460:96, :1461:38, :1626:39
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// src/main/scala/util/Counters.scala:45:41, :46:33
  wire        _GEN_17 = ~insn_ret | _GEN_14;	// src/main/scala/rocket/CSR.scala:884:83, :1024:20, :1102:19, :1104:48, :1121:48
  wire [31:0] _new_dcsr_WIRE = _wdata_T_2[31:0] & _wdata_T_6[31:0];	// src/main/scala/rocket/CSR.scala:1272:52, :1626:{30,39,41}
  wire [63:0] wdata = _wdata_T_2 & _wdata_T_6;	// src/main/scala/rocket/CSR.scala:1626:{30,39,41}
  wire [33:0] epc = {io_pc[33:1], 1'h0};	// src/main/scala/rocket/CSR.scala:381:14, :1647:31
  wire        _GEN_18 = exception & trapToDebug & ~reg_debug;	// src/main/scala/rocket/CSR.scala:479:26, :917:45, :955:{56,75,98,119}, :1009:43, :1024:20, :1025:24, :1026:25, :1028:19
  wire        _GEN_19 = ~exception | trapToDebug;	// src/main/scala/rocket/CSR.scala:392:28, :955:{56,75,98,119}, :1009:43, :1024:20, :1025:24
  wire [33:0] _GEN_20 = {wdata[33:1], 1'h0};	// src/main/scala/rocket/CSR.scala:1269:51, :1626:39
  wire        _GEN_21 = ~reg_bp_0_control_dmode | reg_debug;	// src/main/scala/rocket/CSR.scala:479:26, :489:19, :1441:{39,57}
  wire        _GEN_22 = _csr_wen_T_4 & _GEN_21 & (&_decoded_decoded_T_116);	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:489:19, :1211:18, :1441:{57,72}, :1453:44, :1454:24, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE = _wdata_T_2[7:0] & _wdata_T_6[7:0];	// src/main/scala/rocket/CSR.scala:1474:73, :1626:{30,39,41}
  wire        _GEN_23 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_0;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [29:0] _GEN_24 = _wdata_T_2[29:0] & _wdata_T_6[29:0];	// src/main/scala/rocket/CSR.scala:1483:18, :1626:{30,39,41}
  wire [7:0]  _newCfg_WIRE_1 = _wdata_T_2[15:8] & _wdata_T_6[15:8];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_25 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_1;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE_2 = _wdata_T_2[23:16] & _wdata_T_6[23:16];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_26 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_2;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE_3 = _wdata_T_2[31:24] & _wdata_T_6[31:24];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_27 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_3;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE_4 = _wdata_T_2[39:32] & _wdata_T_6[39:32];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_28 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_4;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE_5 = _wdata_T_2[47:40] & _wdata_T_6[47:40];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_29 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_5;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [7:0]  _newCfg_WIRE_6 = _wdata_T_2[55:48] & _wdata_T_6[55:48];	// src/main/scala/rocket/CSR.scala:1474:{29,73}, :1626:{30,39,41}
  wire        _GEN_30 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_6;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire        _GEN_31 = reg_pmp_cfg_l_7 & ~(reg_pmp_cfg_a_7[1]) & reg_pmp_cfg_a_7[0];	// src/main/scala/rocket/CSR.scala:490:20, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:62
  wire [7:0]  _newCfg_T_49 = _wdata_T_2[63:56] & _wdata_T_6[63:56];	// src/main/scala/rocket/CSR.scala:1474:29, :1626:{30,39,41}
  wire        _GEN_32 = _csr_wen_T_4 & (&_decoded_decoded_T_78) & ~reg_pmp_cfg_l_7;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,60,76}, :1475:17, src/main/scala/util/package.scala:73:59
  wire [63:0] _reg_misa_T = ~wdata;	// src/main/scala/rocket/CSR.scala:1250:25, :1626:39
  always @(posedge clock) begin
    if (reset) begin
      reg_mstatus_v <= 1'h0;	// src/main/scala/rocket/CSR.scala:392:28
      reg_mstatus_mpv <= 1'h0;	// src/main/scala/rocket/CSR.scala:392:28
      reg_mstatus_gva <= 1'h0;	// src/main/scala/rocket/CSR.scala:392:28
      reg_mstatus_mpp <= 2'h3;	// src/main/scala/rocket/CSR.scala:392:28
      reg_mstatus_mpie <= 1'h0;	// src/main/scala/rocket/CSR.scala:392:28
      reg_mstatus_mie <= 1'h0;	// src/main/scala/rocket/CSR.scala:392:28
      reg_dcsr_ebreakm <= 1'h0;	// src/main/scala/rocket/CSR.scala:400:25
      reg_dcsr_cause <= 3'h0;	// src/main/scala/rocket/CSR.scala:400:25
      reg_dcsr_v <= 1'h0;	// src/main/scala/rocket/CSR.scala:400:25
      reg_dcsr_step <= 1'h0;	// src/main/scala/rocket/CSR.scala:400:25
      reg_debug <= 1'h0;	// src/main/scala/rocket/CSR.scala:479:26
      reg_bp_0_control_dmode <= 1'h0;	// src/main/scala/rocket/CSR.scala:489:19
      reg_bp_0_control_action <= 1'h0;	// src/main/scala/rocket/CSR.scala:489:19
      reg_bp_0_control_x <= 1'h0;	// src/main/scala/rocket/CSR.scala:489:19
      reg_bp_0_control_w <= 1'h0;	// src/main/scala/rocket/CSR.scala:489:19
      reg_bp_0_control_r <= 1'h0;	// src/main/scala/rocket/CSR.scala:489:19
      reg_pmp_cfg_l_0 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_1 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_2 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_3 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_4 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_5 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_6 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_l_7 <= 1'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_0 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_1 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_2 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_3 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_4 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_5 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_6 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_pmp_cfg_a_7 <= 2'h0;	// src/main/scala/rocket/CSR.scala:490:20
      reg_mcause <= 64'h0;	// src/main/scala/rocket/CSR.scala:503:27
      reg_mtvec <= 32'h0;	// src/main/scala/rocket/CSR.scala:509:31
      reg_mcountinhibit <= 3'h0;	// src/main/scala/rocket/CSR.scala:581:34
      small_0 <= 6'h0;	// src/main/scala/util/Counters.scala:45:41
      large_0 <= 58'h0;	// src/main/scala/util/Counters.scala:50:31
      reg_misa <= 64'h8000000000801105;	// src/main/scala/rocket/CSR.scala:639:25
      reg_custom_0 <= 64'h208;	// src/main/scala/rocket/CSR.scala:789:43
      io_status_cease_r <= 1'h0;	// src/main/scala/rocket/CSR.scala:1149:31
    end
    else begin
      reg_mstatus_v <= ~insn_ret & (~exception | trapToDebug & reg_debug) & reg_mstatus_v;	// src/main/scala/rocket/CSR.scala:392:28, :479:26, :884:83, :955:{56,75,98,119}, :1009:43, :1024:20, :1025:24, :1026:25, :1027:23, :1035:31, :1102:19, :1104:48
      reg_mstatus_mpv <= _GEN_17 & (_GEN_19 ? reg_mstatus_mpv : reg_mstatus_v);	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24, :1102:19, :1104:48
      if (_GEN_19) begin	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24
      end
      else	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24
        reg_mstatus_gva <= io_gva;	// src/main/scala/rocket/CSR.scala:392:28
      if (_GEN_17 & _GEN_19) begin	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24, :1102:19, :1104:48, :1121:66, :1126:65
      end
      else	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24, :1102:19, :1104:48, :1121:66, :1126:65
        reg_mstatus_mpp <= 2'h3;	// src/main/scala/rocket/CSR.scala:392:28
      if (_csr_wen_T_4 & (&_decoded_decoded_T)) begin	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1102:19, :1211:18, :1215:39, :1217:23, src/main/scala/util/package.scala:73:59
        reg_mstatus_mpie <= wdata[7];	// src/main/scala/rocket/CSR.scala:392:28, :1216:39, :1626:39
        reg_mstatus_mie <= wdata[3];	// src/main/scala/rocket/CSR.scala:392:28, :1216:39, :1626:39
      end
      else begin	// src/main/scala/rocket/CSR.scala:1102:19, :1211:18, :1215:39, :1217:23
        reg_mstatus_mpie <=
          insn_ret & ~_GEN_14 | (_GEN_19 ? reg_mstatus_mpie : reg_mstatus_mie);	// src/main/scala/rocket/CSR.scala:392:28, :884:83, :1024:20, :1025:24, :1102:19, :1104:48, :1121:{48,66}, :1126:65
        if (_GEN_17)	// src/main/scala/rocket/CSR.scala:1024:20, :1102:19, :1104:48
          reg_mstatus_mie <= _GEN_19 & reg_mstatus_mie;	// src/main/scala/rocket/CSR.scala:392:28, :1024:20, :1025:24
        else	// src/main/scala/rocket/CSR.scala:1024:20, :1102:19, :1104:48
          reg_mstatus_mie <= reg_mstatus_mpie;	// src/main/scala/rocket/CSR.scala:392:28
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_122)) begin	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:400:25, :1211:18, :1308:38, :1310:23, src/main/scala/util/package.scala:73:59
        reg_dcsr_ebreakm <= _new_dcsr_WIRE[15];	// src/main/scala/rocket/CSR.scala:400:25, :1272:52, :1309:38, :1626:39
        reg_dcsr_step <= _new_dcsr_WIRE[2];	// src/main/scala/rocket/CSR.scala:400:25, :1272:52, :1309:38, :1626:39
      end
      if (_GEN_18) begin	// src/main/scala/rocket/CSR.scala:479:26, :1024:20, :1025:24, :1026:25, :1028:19
        reg_dcsr_cause <=
          reg_singleStepped
            ? 3'h4
            : {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// src/main/scala/rocket/CSR.scala:400:25, :483:30, :952:39, :953:44, :1030:{30,58,90}
        reg_dcsr_v <= reg_mstatus_v;	// src/main/scala/rocket/CSR.scala:392:28, :400:25
      end
      reg_debug <= ~(insn_ret & _GEN_14) & (_GEN_18 | reg_debug);	// src/main/scala/rocket/CSR.scala:479:26, :884:83, :1024:20, :1025:24, :1026:25, :1028:19, :1102:19, :1104:48, :1121:{48,66}, :1124:17
      if (_GEN_22) begin	// src/main/scala/rocket/CSR.scala:489:19, :1211:18, :1441:72, :1453:44, :1454:24
        reg_bp_0_control_dmode <= dMode;	// src/main/scala/rocket/CSR.scala:489:19, :1461:38
        reg_bp_0_control_action <= dMode & _newBPC_T_8[0];	// src/main/scala/rocket/CSR.scala:489:19, :1460:96, :1461:38, :1463:{51,71,120}, :1626:39
        reg_bp_0_control_x <= wdata[2];	// src/main/scala/rocket/CSR.scala:489:19, :1454:41, :1626:39
        reg_bp_0_control_w <= wdata[1];	// src/main/scala/rocket/CSR.scala:489:19, :1454:41, :1626:39
        reg_bp_0_control_r <= wdata[0];	// src/main/scala/rocket/CSR.scala:489:19, :1454:41, :1626:39
      end
      if (_GEN_23) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_0 <= _newCfg_WIRE[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:73, :1626:39
        reg_pmp_cfg_a_0 <= _newCfg_WIRE[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:73, :1626:39
      end
      if (_GEN_25) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_1 <= _newCfg_WIRE_1[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_1 <= _newCfg_WIRE_1[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_26) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_2 <= _newCfg_WIRE_2[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_2 <= _newCfg_WIRE_2[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_27) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_3 <= _newCfg_WIRE_3[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_3 <= _newCfg_WIRE_3[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_28) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_4 <= _newCfg_WIRE_4[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_4 <= _newCfg_WIRE_4[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_29) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_5 <= _newCfg_WIRE_5[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_5 <= _newCfg_WIRE_5[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_30) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_6 <= _newCfg_WIRE_6[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_6 <= _newCfg_WIRE_6[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_GEN_32) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
        reg_pmp_cfg_l_7 <= _newCfg_T_49[7];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
        reg_pmp_cfg_a_7 <= _newCfg_T_49[4:3];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_72))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1024:20, :1211:18, :1273:{40,53}, src/main/scala/util/package.scala:73:59
        reg_mcause <= wdata & 64'h800000000000000F;	// src/main/scala/rocket/CSR.scala:503:27, :1273:62, :1626:39
      else if (_GEN_19) begin	// src/main/scala/rocket/CSR.scala:392:28, :503:27, :1024:20, :1025:24
      end
      else	// src/main/scala/rocket/CSR.scala:503:27, :1024:20, :1025:24
        reg_mcause <= cause;	// src/main/scala/rocket/CSR.scala:503:27, :949:8
      if (_csr_wen_T_4 & (&_decoded_decoded_T_6))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:509:31, :1211:18, :1272:{40,52}, src/main/scala/util/package.scala:73:59
        reg_mtvec <= _new_dcsr_WIRE;	// src/main/scala/rocket/CSR.scala:509:31, :1272:52, :1626:39
      if (_csr_wen_T_4 & (&_decoded_decoded_T_8))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:581:34, :1211:18, :1293:{47,67}, src/main/scala/util/package.scala:73:59
        reg_mcountinhibit <= _wdata_T_2[2:0] & _wdata_T_6[2:0] & 3'h5;	// src/main/scala/rocket/CSR.scala:581:34, :1293:{67,76}, :1626:{30,39,41}
      if (_csr_wen_T_4 & (&_decoded_decoded_T_132)) begin	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1211:18, :1644:31, src/main/scala/util/Counters.scala:47:19, :67:11, src/main/scala/util/package.scala:73:59
        small_0 <= _GEN_16;	// src/main/scala/rocket/CSR.scala:1626:39, src/main/scala/util/Counters.scala:45:41, :67:11
        large_0 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// src/main/scala/rocket/CSR.scala:1626:{30,39,41}, src/main/scala/util/Counters.scala:50:31, :68:28
      end
      else begin	// src/main/scala/rocket/CSR.scala:1211:18, :1644:31, src/main/scala/util/Counters.scala:47:19, :67:11
        if (reg_mcountinhibit[2]) begin	// src/main/scala/rocket/CSR.scala:581:34, :583:75
        end
        else	// src/main/scala/rocket/CSR.scala:583:75
          small_0 <= nextSmall[5:0];	// src/main/scala/util/Counters.scala:45:41, :46:33, :47:27
        if (nextSmall[6] & ~(reg_mcountinhibit[2]))	// src/main/scala/rocket/CSR.scala:581:34, :583:75, src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}
          large_0 <= large_0 + 58'h1;	// src/main/scala/util/Counters.scala:50:31, :51:55
      end
      if (_csr_wen_T_4 & (&_decoded_decoded_T_2)
          & (~(io_pc[1]) | _wdata_T_2[2] & _wdata_T_6[2]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:639:25, :1211:18, :1244:36, :1248:{35,41,45,53,66}, :1250:20, :1626:{30,39,41}, src/main/scala/util/package.scala:73:59
        reg_misa <=
          ~{_reg_misa_T[63:4],
            _reg_misa_T[3:0] | {~(_wdata_T_2[5] & _wdata_T_6[5]), 3'h0}} & 64'h1005
          | reg_misa & 64'hFFFFFFFFFFFFEFFA;	// src/main/scala/rocket/CSR.scala:639:25, :1246:20, :1250:{23,25,32,35,38,55,62,73}, :1626:{30,39,41}
      if (_csr_wen_T_4 & (&_decoded_decoded_T_128))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:789:43, :1211:18, :1488:35, :1489:13, src/main/scala/util/package.scala:73:59
        reg_custom_0 <= wdata & 64'h208 | reg_custom_0 & 64'hFFFFFFFFFFFFFDF7;	// src/main/scala/rocket/CSR.scala:789:43, :1489:{23,31,38}, :1626:39
      io_status_cease_r <=
        system_insn
        & (&{io_rw_addr[2],
             _GEN_11[3],
             _GEN_11[4],
             _GEN_11[5],
             _GEN_11[6],
             _GEN_11[7],
             io_rw_addr[8],
             io_rw_addr[9],
             _GEN_11[10],
             _GEN_11[11]}) | io_status_cease_r;	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:867:31, :884:83, :1149:31
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_124))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1024:20, :1211:18, :1317:{42,52}, src/main/scala/util/package.scala:73:59
      reg_dpc <= _GEN_20;	// src/main/scala/rocket/CSR.scala:480:20, :1269:51
    else if (_GEN_18)	// src/main/scala/rocket/CSR.scala:479:26, :1024:20, :1025:24, :1026:25, :1028:19
      reg_dpc <= epc;	// src/main/scala/rocket/CSR.scala:480:20, :1647:31
    if (_csr_wen_T_4 & (&_decoded_decoded_T_126))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:481:26, :1211:18, :1318:{43,59}, src/main/scala/util/package.scala:73:59
      reg_dscratch0 <= wdata;	// src/main/scala/rocket/CSR.scala:481:26, :1626:39
    reg_singleStepped <= io_singleStep_0 & (io_retire | exception | reg_singleStepped);	// src/main/scala/rocket/CSR.scala:483:30, :990:34, :1009:43, :1016:{22,36,56}, :1017:{25,45}
    if (_GEN_22)	// src/main/scala/rocket/CSR.scala:489:19, :1211:18, :1441:72, :1453:44, :1454:24
      reg_bp_0_control_tmatch <= wdata[8:7];	// src/main/scala/rocket/CSR.scala:489:19, :1454:41, :1626:39
    if (_csr_wen_T_4 & _GEN_21 & (&_decoded_decoded_T_118))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:489:19, :1211:18, :1441:{57,72}, :1442:{44,57}, src/main/scala/util/package.scala:73:59
      reg_bp_0_address <= _wdata_T_2[32:0] & _wdata_T_6[32:0];	// src/main/scala/rocket/CSR.scala:489:19, :1442:57, :1626:{30,39,41}
    if (_GEN_23) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_0 <= _newCfg_WIRE[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:73, :1626:39
      reg_pmp_cfg_w_0 <= _newCfg_WIRE[1] & _newCfg_WIRE[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:73, :1477:31, :1626:39
      reg_pmp_cfg_r_0 <= _newCfg_WIRE[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:73, :1626:39
    end
    if (_GEN_25) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_1 <= _newCfg_WIRE_1[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_1 <= _newCfg_WIRE_1[1] & _newCfg_WIRE_1[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_1 <= _newCfg_WIRE_1[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_26) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_2 <= _newCfg_WIRE_2[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_2 <= _newCfg_WIRE_2[1] & _newCfg_WIRE_2[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_2 <= _newCfg_WIRE_2[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_27) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_3 <= _newCfg_WIRE_3[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_3 <= _newCfg_WIRE_3[1] & _newCfg_WIRE_3[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_3 <= _newCfg_WIRE_3[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_28) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_4 <= _newCfg_WIRE_4[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_4 <= _newCfg_WIRE_4[1] & _newCfg_WIRE_4[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_4 <= _newCfg_WIRE_4[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_29) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_5 <= _newCfg_WIRE_5[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_5 <= _newCfg_WIRE_5[1] & _newCfg_WIRE_5[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_5 <= _newCfg_WIRE_5[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_30) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_6 <= _newCfg_WIRE_6[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_6 <= _newCfg_WIRE_6[1] & _newCfg_WIRE_6[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_6 <= _newCfg_WIRE_6[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_GEN_32) begin	// src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1473:{57,76}, :1475:17
      reg_pmp_cfg_x_7 <= _newCfg_T_49[2];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
      reg_pmp_cfg_w_7 <= _newCfg_T_49[1] & _newCfg_T_49[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1477:31, :1626:39
      reg_pmp_cfg_r_7 <= _newCfg_T_49[0];	// src/main/scala/rocket/CSR.scala:490:20, :1474:{29,73}, :1626:39
    end
    if (_csr_wen_T_4 & (&_decoded_decoded_T_82)
        & ~(reg_pmp_cfg_l_0 | reg_pmp_cfg_l_1 & ~(reg_pmp_cfg_a_1[1])
            & reg_pmp_cfg_a_1[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_0 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_84)
        & ~(reg_pmp_cfg_l_1 | reg_pmp_cfg_l_2 & ~(reg_pmp_cfg_a_2[1])
            & reg_pmp_cfg_a_2[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_1 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_86)
        & ~(reg_pmp_cfg_l_2 | reg_pmp_cfg_l_3 & ~(reg_pmp_cfg_a_3[1])
            & reg_pmp_cfg_a_3[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_2 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_88)
        & ~(reg_pmp_cfg_l_3 | reg_pmp_cfg_l_4 & ~(reg_pmp_cfg_a_4[1])
            & reg_pmp_cfg_a_4[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_3 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_90)
        & ~(reg_pmp_cfg_l_4 | reg_pmp_cfg_l_5 & ~(reg_pmp_cfg_a_5[1])
            & reg_pmp_cfg_a_5[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_4 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_92)
        & ~(reg_pmp_cfg_l_5 | reg_pmp_cfg_l_6 & ~(reg_pmp_cfg_a_6[1])
            & reg_pmp_cfg_a_6[0]))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:45:20, :46:26, :47:{13,20}, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_5 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_94) & ~(reg_pmp_cfg_l_6 | _GEN_31))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:47:20, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_6 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_96) & ~(reg_pmp_cfg_l_7 | _GEN_31))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:490:20, :1211:18, :1482:{45,48,71}, :1483:18, src/main/scala/rocket/PMP.scala:47:20, :49:{44,62}, src/main/scala/util/package.scala:73:59
      reg_pmp_addr_7 <= _GEN_24;	// src/main/scala/rocket/CSR.scala:490:20, :1483:18, :1626:39
    if (_csr_wen_T_4 & (&_decoded_decoded_T_4))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:492:20, :1211:18, :1268:{40,50}, src/main/scala/util/package.scala:73:59
      reg_mie <= {48'h0, _wdata_T_2[15:0] & _wdata_T_6[15:0] & 16'h888};	// src/main/scala/rocket/CSR.scala:492:20, :1268:59, :1626:{30,39,41}
    if (_csr_wen_T_4 & (&_decoded_decoded_T_70))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1024:20, :1211:18, :1269:{40,51}, src/main/scala/util/package.scala:73:59
      reg_mepc <= _GEN_20;	// src/main/scala/rocket/CSR.scala:502:21, :1269:51
    else if (_GEN_19) begin	// src/main/scala/rocket/CSR.scala:392:28, :502:21, :1024:20, :1025:24
    end
    else	// src/main/scala/rocket/CSR.scala:502:21, :1024:20, :1025:24
      reg_mepc <= epc;	// src/main/scala/rocket/CSR.scala:502:21, :1647:31
    if (_csr_wen_T_4 & (&_decoded_decoded_T_74))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1024:20, :1211:18, :1274:{40,52}, src/main/scala/util/package.scala:73:59
      reg_mtval <= _wdata_T_2[33:0] & _wdata_T_6[33:0];	// src/main/scala/rocket/CSR.scala:504:22, :1274:52, :1626:{30,39,41}
    else if (_GEN_19) begin	// src/main/scala/rocket/CSR.scala:392:28, :504:22, :1024:20, :1025:24
    end
    else	// src/main/scala/rocket/CSR.scala:504:22, :1024:20, :1025:24
      reg_mtval <= insn_break ? epc : io_tval;	// src/main/scala/rocket/CSR.scala:504:22, :884:83, :1022:17, :1647:31
    if (_csr_wen_T_4 & (&_decoded_decoded_T_68))	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:506:25, :1211:18, :1270:{40,55}, src/main/scala/util/package.scala:73:59
      reg_mscratch <= wdata;	// src/main/scala/rocket/CSR.scala:506:25, :1626:39
  end // always @(posedge)
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~io_csr_stall_0};	// src/main/scala/rocket/CSR.scala:585:56, :1148:27, src/main/scala/util/Counters.scala:45:41, :46:33
  always @(posedge io_ungated_clock) begin	// src/main/scala/rocket/CSR.scala:381:14
    if (reset) begin	// src/main/scala/rocket/CSR.scala:381:14
      reg_wfi <= 1'h0;	// src/main/scala/rocket/CSR.scala:572:54
      small_1 <= 6'h0;	// src/main/scala/util/Counters.scala:45:41
      large_1 <= 58'h0;	// src/main/scala/util/Counters.scala:50:31
    end
    else begin	// src/main/scala/rocket/CSR.scala:381:14
      reg_wfi <=
        ~((|{_GEN[11], _GEN[7], _GEN[3]}) | io_interrupts_debug | exception)
        & (system_insn & (&{io_rw_addr[8], _GEN_11[9], _GEN_11[10], _GEN_11[11]})
           & ~io_singleStep_0 & ~reg_debug | reg_wfi);	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:479:26, :572:54, :605:56, :617:36, :867:31, :884:83, :917:45, :990:34, :1009:43, :1012:{18,36,51,61}, :1013:{28,32,55,69,79}
      if (_csr_wen_T_4 & (&_decoded_decoded_T_130)) begin	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/CSR.scala:1211:18, :1644:31, src/main/scala/util/Counters.scala:47:19, :67:11, src/main/scala/util/package.scala:73:59
        small_1 <= _GEN_16;	// src/main/scala/rocket/CSR.scala:1626:39, src/main/scala/util/Counters.scala:45:41, :67:11
        large_1 <= _wdata_T_2[63:6] & _wdata_T_6[63:6];	// src/main/scala/rocket/CSR.scala:1626:{30,39,41}, src/main/scala/util/Counters.scala:50:31, :68:28
      end
      else begin	// src/main/scala/rocket/CSR.scala:1211:18, :1644:31, src/main/scala/util/Counters.scala:47:19, :67:11
        if (reg_mcountinhibit[0]) begin	// src/main/scala/rocket/CSR.scala:581:34, :582:40
        end
        else	// src/main/scala/rocket/CSR.scala:582:40
          small_1 <= nextSmall_1[5:0];	// src/main/scala/util/Counters.scala:45:41, :46:33, :47:27
        if (nextSmall_1[6] & ~(reg_mcountinhibit[0]))	// src/main/scala/rocket/CSR.scala:581:34, :582:40, src/main/scala/util/Counters.scala:46:33, :47:9, :51:{20,33}
          large_1 <= large_1 + 58'h1;	// src/main/scala/util/Counters.scala:50:31, :51:55
      end
    end
  end // always @(posedge)
  





































































































 // ENABLE_INITIAL_REG_
  assign io_rw_rdata = _io_rw_rdata_T_262;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign io_decode_0_read_illegal =
    ~csr_exists
    | (&{io_decode_0_inst[24],
         io_decode_0_inst[25],
         io_decode_0_read_illegal_invInputs[0],
         io_decode_0_inst[27],
         io_decode_0_inst[28],
         io_decode_0_inst[29],
         io_decode_0_inst[30],
         io_decode_0_read_illegal_invInputs[5]}) & ~reg_debug;	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, src/main/scala/rocket/CSR.scala:479:26, :890:111, :914:7, :916:36, :917:{42,45}
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// src/main/scala/rocket/CSR.scala:888:27, :920:{33,41}
  assign io_decode_0_write_flush =
    ~(io_decode_0_write_flush_addr_m > 12'h33F
      & io_decode_0_write_flush_addr_m < 12'h344);	// src/main/scala/rocket/CSR.scala:922:25, :923:{7,16,35,45}
  assign io_decode_0_system_illegal =
    (|{&{decoded_invInputs_1[0],
         decoded_invInputs_1[1],
         decoded_invInputs_1[2],
         decoded_invInputs_1[3],
         decoded_invInputs_1[4],
         decoded_invInputs_1[5],
         io_decode_0_inst[28],
         io_decode_0_inst[29],
         decoded_invInputs_1[8],
         decoded_invInputs_1[9]},
       &{io_decode_0_inst[30], decoded_invInputs_1[9]}}) & io_decode_0_inst[30]
    & io_decode_0_inst[27] & ~reg_debug;	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/CSR.scala:479:26, :888:27, :917:45, :928:{14,21,26,33,37}
  assign io_decode_0_virtual_access_illegal =
    reg_mstatus_v & csr_exists
    & (io_decode_0_inst[29:28] == 2'h2
       | (io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20
          | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0)
       & _io_decode_0_virtual_access_illegal_T_3[0]
       & ~(_io_decode_0_virtual_access_illegal_T_6[0]));	// src/main/scala/rocket/CSR.scala:190:36, :392:28, :888:27, :890:111, :895:81, :903:70, :905:63, :933:{52,66}, :934:{22,34}, :935:{18,36,51,55,71}, src/main/scala/util/package.scala:205:{47,55,60}
  assign io_decode_0_virtual_system_illegal = 1'h0;
  assign io_csr_stall = io_csr_stall_0;	// src/main/scala/rocket/CSR.scala:1148:27
  assign io_eret = _exception_T | insn_ret;	// src/main/scala/rocket/CSR.scala:884:83, :989:{24,38}
  assign io_singleStep = io_singleStep_0;	// src/main/scala/rocket/CSR.scala:990:34
  assign io_status_debug = reg_debug;	// src/main/scala/rocket/CSR.scala:479:26
  assign io_status_wfi = reg_wfi;	// src/main/scala/rocket/CSR.scala:572:54
  assign io_status_isa = reg_misa[31:0];	// src/main/scala/rocket/CSR.scala:639:25, :994:17
  assign io_status_dv = reg_mstatus_v;	// src/main/scala/rocket/CSR.scala:392:28
  assign io_status_v = reg_mstatus_v;	// src/main/scala/rocket/CSR.scala:392:28
  assign io_evec =
    insn_ret
      ? (_GEN_14
           ? ~{_io_evec_T_10[33:2], _io_evec_T_10[1:0] | {~(reg_misa[2]), 1'h1}}
           : ~{_io_evec_T_20[33:2], _io_evec_T_20[1:0] | {~(reg_misa[2]), 1'h1}})
      : trapToDebug
          ? {22'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800}
          : {2'h0,
             _read_mtvec_T_5[0] & cause[63] & cause[7:6] == 2'h0
               ? {_read_mtvec_T_5[31:8], cause[5:0]}
               : _read_mtvec_T_5[31:2],
             2'h0};	// src/main/scala/rocket/CSR.scala:479:26, :639:25, :884:83, :949:8, :951:25, :952:30, :955:{56,75,98,119}, :958:{22,37}, :968:32, :969:{27,33}, :970:{24,28,55,70,94}, :971:{8,38}, :984:17, :985:11, :1102:19, :1104:48, :1121:{48,66}, :1125:15, :1126:65, :1648:{26,28,31,36,45}, src/main/scala/util/package.scala:166:35
  assign io_time = io_time_0;	// src/main/scala/util/Counters.scala:55:30
  assign io_interrupt =
    ((io_interrupts_debug | m_interrupts[15] | m_interrupts[14] | m_interrupts[13]
      | m_interrupts[12] | m_interrupts[11] | m_interrupts[3] | m_interrupts[7]
      | m_interrupts[9] | m_interrupts[1] | m_interrupts[5] | m_interrupts[10]
      | m_interrupts[2] | m_interrupts[6] | m_interrupts[8] | m_interrupts[0]
      | m_interrupts[4]) & ~io_singleStep_0 | reg_singleStepped)
    & ~(reg_debug | io_status_cease_r);	// src/main/scala/rocket/CSR.scala:479:26, :483:30, :611:25, :617:{33,36,51,73,76,88}, :990:34, :1149:31, :1620:{76,90}
  assign io_interrupt_cause =
    {60'h0,
     io_interrupts_debug
       ? 4'hE
       : m_interrupts[15]
           ? 4'hF
           : m_interrupts[14]
               ? 4'hE
               : m_interrupts[13]
                   ? 4'hD
                   : m_interrupts[12]
                       ? 4'hC
                       : m_interrupts[11]
                           ? 4'hB
                           : m_interrupts[3]
                               ? 4'h3
                               : m_interrupts[7]
                                   ? 4'h7
                                   : m_interrupts[9]
                                       ? 4'h9
                                       : m_interrupts[1]
                                           ? 4'h1
                                           : m_interrupts[5]
                                               ? 4'h5
                                               : m_interrupts[10]
                                                   ? 4'hA
                                                   : m_interrupts[2]
                                                       ? 4'h2
                                                       : m_interrupts[6]
                                                           ? 4'h6
                                                           : m_interrupts[8]
                                                               ? 4'h8
                                                               : {1'h0,
                                                                  ~(m_interrupts[0]),
                                                                  2'h0}}
    - 64'h8000000000000000;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/CSR.scala:611:25, :616:63, :1620:76
  assign io_bp_0_control_action = reg_bp_0_control_action;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_bp_0_control_tmatch = reg_bp_0_control_tmatch;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_bp_0_control_x = reg_bp_0_control_x;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_bp_0_control_w = reg_bp_0_control_w;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_bp_0_control_r = reg_bp_0_control_r;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_bp_0_address = reg_bp_0_address;	// src/main/scala/rocket/CSR.scala:489:19
  assign io_pmp_cfg_l_0 = reg_pmp_cfg_l_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_1 = reg_pmp_cfg_l_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_2 = reg_pmp_cfg_l_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_3 = reg_pmp_cfg_l_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_4 = reg_pmp_cfg_l_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_5 = reg_pmp_cfg_l_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_6 = reg_pmp_cfg_l_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_l_7 = reg_pmp_cfg_l_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_0 = reg_pmp_cfg_a_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_1 = reg_pmp_cfg_a_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_2 = reg_pmp_cfg_a_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_3 = reg_pmp_cfg_a_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_4 = reg_pmp_cfg_a_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_5 = reg_pmp_cfg_a_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_6 = reg_pmp_cfg_a_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_a_7 = reg_pmp_cfg_a_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_0 = reg_pmp_cfg_x_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_1 = reg_pmp_cfg_x_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_2 = reg_pmp_cfg_x_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_3 = reg_pmp_cfg_x_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_4 = reg_pmp_cfg_x_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_5 = reg_pmp_cfg_x_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_6 = reg_pmp_cfg_x_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_x_7 = reg_pmp_cfg_x_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_0 = reg_pmp_cfg_w_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_1 = reg_pmp_cfg_w_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_2 = reg_pmp_cfg_w_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_3 = reg_pmp_cfg_w_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_4 = reg_pmp_cfg_w_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_5 = reg_pmp_cfg_w_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_6 = reg_pmp_cfg_w_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_w_7 = reg_pmp_cfg_w_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_0 = reg_pmp_cfg_r_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_1 = reg_pmp_cfg_r_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_2 = reg_pmp_cfg_r_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_3 = reg_pmp_cfg_r_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_4 = reg_pmp_cfg_r_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_5 = reg_pmp_cfg_r_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_6 = reg_pmp_cfg_r_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_cfg_r_7 = reg_pmp_cfg_r_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_0 = reg_pmp_addr_0;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_1 = reg_pmp_addr_1;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_2 = reg_pmp_addr_2;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_3 = reg_pmp_addr_3;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_4 = reg_pmp_addr_4;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_5 = reg_pmp_addr_5;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_6 = reg_pmp_addr_6;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_addr_7 = reg_pmp_addr_7;	// src/main/scala/rocket/CSR.scala:490:20
  assign io_pmp_mask_0 = {_GEN_0 & ~(_GEN_0 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_1 = {_GEN_1 & ~(_GEN_1 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_2 = {_GEN_2 & ~(_GEN_2 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_3 = {_GEN_3 & ~(_GEN_3 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_4 = {_GEN_4 & ~(_GEN_4 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_5 = {_GEN_5 & ~(_GEN_5 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_6 = {_GEN_6 & ~(_GEN_6 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_pmp_mask_7 = {_GEN_7 & ~(_GEN_7 + 30'h1), 2'h3};	// src/main/scala/rocket/PMP.scala:27:14, :58:{14,16,23}
  assign io_inhibit_cycle = reg_mcountinhibit[0];	// src/main/scala/rocket/CSR.scala:581:34, :582:40
  assign io_trace_valid_0 = io_retire | exception;	// src/main/scala/rocket/CSR.scala:1009:43, :1604:32
  assign io_trace_iaddr_0 = io_pc;
  assign io_trace_insn_0 = io_inst_0;
  assign io_trace_exception_0 = exception;	// src/main/scala/rocket/CSR.scala:1009:43
  assign io_customCSRs_0_value = reg_custom_0;	// src/main/scala/rocket/CSR.scala:789:43
endmodule

module BreakpointUnit(
  input         io_status_debug,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_bp_0_control_action,	// src/main/scala/rocket/Breakpoint.scala:80:14
  input  [1:0]  io_bp_0_control_tmatch,	// src/main/scala/rocket/Breakpoint.scala:80:14
  input         io_bp_0_control_x,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_bp_0_control_w,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_bp_0_control_r,	// src/main/scala/rocket/Breakpoint.scala:80:14
  input  [32:0] io_bp_0_address,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_pc,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_ea,	// src/main/scala/rocket/Breakpoint.scala:80:14
  output        io_xcpt_if,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_xcpt_ld,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_xcpt_st,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_debug_if,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_debug_ld,	// src/main/scala/rocket/Breakpoint.scala:80:14
                io_debug_st	// src/main/scala/rocket/Breakpoint.scala:80:14
);

  wire        _w_T_2 = io_ea >= io_bp_0_address;	// src/main/scala/rocket/Breakpoint.scala:65:8
  wire [32:0] _w_T_5 = ~io_ea;	// src/main/scala/rocket/Breakpoint.scala:62:6
  wire        _r_T_8 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _r_T_10 = _r_T_8 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire [32:0] _x_T_15 = ~io_bp_0_address;	// src/main/scala/rocket/Breakpoint.scala:62:24
  wire        _r_T_18 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _r_T_20 = _r_T_18 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire        r =
    ~io_status_debug & io_bp_0_control_r
    & (io_bp_0_control_tmatch[1]
         ? _w_T_2 ^ io_bp_0_control_tmatch[0]
         : {_w_T_5[32:4],
            _w_T_5[3:0]
              | {_r_T_10 & io_bp_0_address[2],
                 _r_T_10,
                 _r_T_8,
                 io_bp_0_control_tmatch[0]}} == {_x_T_15[32:4],
                                                 _x_T_15[3:0]
                                                   | {_r_T_20 & io_bp_0_address[2],
                                                      _r_T_20,
                                                      _r_T_18,
                                                      io_bp_0_control_tmatch[0]}});	// src/main/scala/rocket/Breakpoint.scala:30:35, :59:{73,83}, :62:{6,9,19,24,33}, :65:{8,20,36}, :68:{8,23}, :106:{16,32}, src/main/scala/util/package.scala:37:27
  wire        _w_T_8 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _w_T_10 = _w_T_8 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire        _w_T_18 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _w_T_20 = _w_T_18 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire        w =
    ~io_status_debug & io_bp_0_control_w
    & (io_bp_0_control_tmatch[1]
         ? _w_T_2 ^ io_bp_0_control_tmatch[0]
         : {_w_T_5[32:4],
            _w_T_5[3:0]
              | {_w_T_10 & io_bp_0_address[2],
                 _w_T_10,
                 _w_T_8,
                 io_bp_0_control_tmatch[0]}} == {_x_T_15[32:4],
                                                 _x_T_15[3:0]
                                                   | {_w_T_20 & io_bp_0_address[2],
                                                      _w_T_20,
                                                      _w_T_18,
                                                      io_bp_0_control_tmatch[0]}});	// src/main/scala/rocket/Breakpoint.scala:30:35, :59:{73,83}, :62:{6,9,19,24,33}, :65:{8,20,36}, :68:{8,23}, :107:{16,32}, src/main/scala/util/package.scala:37:27
  wire [32:0] _x_T_5 = ~io_pc;	// src/main/scala/rocket/Breakpoint.scala:62:6
  wire        _x_T_8 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _x_T_10 = _x_T_8 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire        _x_T_18 = io_bp_0_control_tmatch[0] & io_bp_0_address[0];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}, :65:36
  wire        _x_T_20 = _x_T_18 & io_bp_0_address[1];	// src/main/scala/rocket/Breakpoint.scala:59:{73,83}
  wire        x =
    ~io_status_debug & io_bp_0_control_x
    & (io_bp_0_control_tmatch[1]
         ? io_pc >= io_bp_0_address ^ io_bp_0_control_tmatch[0]
         : {_x_T_5[32:4],
            _x_T_5[3:0]
              | {_x_T_10 & io_bp_0_address[2],
                 _x_T_10,
                 _x_T_8,
                 io_bp_0_control_tmatch[0]}} == {_x_T_15[32:4],
                                                 _x_T_15[3:0]
                                                   | {_x_T_20 & io_bp_0_address[2],
                                                      _x_T_20,
                                                      _x_T_18,
                                                      io_bp_0_control_tmatch[0]}});	// src/main/scala/rocket/Breakpoint.scala:30:35, :59:{73,83}, :62:{6,9,19,24,33}, :65:{8,20,36}, :68:{8,23}, :108:{16,32}, src/main/scala/util/package.scala:37:27
  assign io_xcpt_if = x & ~io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:96:14, :108:{16,32}, :120:{27,40,51}
  assign io_xcpt_ld = r & ~io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:97:14, :106:{16,32}, :118:{27,40,51}
  assign io_xcpt_st = w & ~io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:98:14, :107:{16,32}, :119:{27,40,51}
  assign io_debug_if = x & io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:99:15, :108:{16,32}, :120:{27,73}
  assign io_debug_ld = r & io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:100:15, :106:{16,32}, :118:{27,73}
  assign io_debug_st = w & io_bp_0_control_action;	// src/main/scala/rocket/Breakpoint.scala:101:15, :107:{16,32}, :119:{27,73}
endmodule

module ALU(
  input         io_dw,	// src/main/scala/rocket/ALU.scala:56:14
  input  [3:0]  io_fn,	// src/main/scala/rocket/ALU.scala:56:14
  input  [63:0] io_in2,	// src/main/scala/rocket/ALU.scala:56:14
                io_in1,	// src/main/scala/rocket/ALU.scala:56:14
  output [63:0] io_out,	// src/main/scala/rocket/ALU.scala:56:14
                io_adder_out,	// src/main/scala/rocket/ALU.scala:56:14
  output        io_cmp_out	// src/main/scala/rocket/ALU.scala:56:14
);

  wire [63:0] in2_inv = {64{io_fn[3]}} ^ io_in2;	// src/main/scala/rocket/ALU.scala:43:29, :69:20
  wire [63:0] in1_xor_in2 = io_in1 ^ in2_inv;	// src/main/scala/rocket/ALU.scala:69:20, :70:28
  wire [63:0] _io_adder_out_T_3 = io_in1 + in2_inv + {63'h0, io_fn[3]};	// src/main/scala/rocket/ALU.scala:43:29, :69:20, :71:{26,36}
  wire        slt =
    io_in1[63] == io_in2[63] ? _io_adder_out_T_3[63] : io_fn[1] ? io_in2[63] : io_in1[63];	// src/main/scala/rocket/ALU.scala:45:35, :71:{26,36}, :75:{8,15,24,34,56}, :76:8
  wire [31:0] shin_hi = io_dw ? io_in1[63:32] : {32{io_fn[3] & io_in1[31]}};	// src/main/scala/rocket/ALU.scala:43:29, :84:{28,52,61}, :85:{24,48}
  wire        _shout_T = io_fn == 4'h5;	// src/main/scala/rocket/ALU.scala:89:24
  wire        _shout_T_1 = io_fn == 4'hB;	// src/main/scala/rocket/ALU.scala:89:50
  wire [31:0] _GEN = {io_in1[31:16], 16'h0} | shin_hi & 32'hFFFF;	// src/main/scala/rocket/ALU.scala:85:24, :89:83
  wire [31:0] _GEN_0 =
    {{io_in1[15:0], _GEN[31:24]} & 24'hFF00FF, 8'h0} | _GEN & 32'hFF00FF;	// src/main/scala/rocket/ALU.scala:89:83
  wire [31:0] _GEN_1 =
    {{io_in1[7:0], _GEN_0[31:12]} & 28'hF0F0F0F, 4'h0} | _GEN_0 & 32'hF0F0F0F;	// src/main/scala/rocket/ALU.scala:89:83
  wire [45:0] _GEN_2 =
    {io_in1[3:0], _GEN_1, _GEN_0[7:4], _GEN[11:8], _GEN[15:14]} & 46'h333333333333;	// src/main/scala/rocket/ALU.scala:89:83
  wire [31:0] _GEN_3 = _GEN_2[45:14] | _GEN_1 & 32'h33333333;	// src/main/scala/rocket/ALU.scala:89:83
  wire [1:0]  _GEN_4 = _GEN_2[11:10] | _GEN_0[5:4];	// src/main/scala/rocket/ALU.scala:89:83
  wire [7:0]  _GEN_5 = {_GEN_2[5:0], 2'h0} | {_GEN[15:12], shin_hi[19:16]} & 8'h33;	// src/main/scala/rocket/ALU.scala:85:24, :89:83
  wire [54:0] _GEN_6 =
    {io_in1[1:0],
     _GEN_3,
     _GEN_1[3:2],
     _GEN_4,
     _GEN_0[7:6],
     _GEN[9:8],
     _GEN_5,
     shin_hi[19:18],
     shin_hi[21:20],
     shin_hi[23]} & 55'h55555555555555;	// src/main/scala/rocket/ALU.scala:85:24, :89:83
  wire [63:0] shin =
    _shout_T | _shout_T_1
      ? {shin_hi, io_in1[31:0]}
      : {io_in1[0],
         _GEN_6[54:23] | _GEN_3 & 32'h55555555,
         _GEN_3[1],
         _GEN_6[21] | _GEN_1[2],
         {_GEN_1[3], 1'h0} | _GEN_4 & 2'h1,
         _GEN_6[18:15] | {_GEN_0[7:6], _GEN[9:8]} & 4'h5,
         _GEN_6[14:7] | _GEN_5 & 8'h55,
         _GEN_5[1],
         _GEN_6[5] | shin_hi[18],
         shin_hi[19],
         shin_hi[20],
         {_GEN_6[2:0], 1'h0} | {shin_hi[23:22], shin_hi[25:24]} & 4'h5,
         shin_hi[25],
         shin_hi[26],
         shin_hi[27],
         shin_hi[28],
         shin_hi[29],
         shin_hi[30],
         shin_hi[31]};	// src/main/scala/rocket/ALU.scala:85:24, :87:{18,34}, :89:{17,24,41,50,83}
  wire [64:0] _shout_r_T_5 =
    $signed($signed({io_fn[3] & shin[63], shin})
            >>> {59'h0, io_in2[5] & io_dw, io_in2[4:0]});	// src/main/scala/rocket/ALU.scala:43:29, :86:{29,33,60}, :89:17, :90:{21,41,47,70}
  wire [15:0] _GEN_7 =
    {{_shout_r_T_5[23:16], _shout_r_T_5[31:28]} & 12'hF0F, 4'h0}
    | {_shout_r_T_5[31:24], _shout_r_T_5[39:32]} & 16'hF0F;	// src/main/scala/rocket/ALU.scala:90:{70,79}, :91:24
  wire [37:0] _GEN_8 =
    {_shout_r_T_5[11:8],
     _shout_r_T_5[15:12],
     _shout_r_T_5[19:16],
     _GEN_7,
     _shout_r_T_5[39:36],
     _shout_r_T_5[43:40],
     _shout_r_T_5[47:46]} & 38'h3333333333;	// src/main/scala/rocket/ALU.scala:90:70, :91:24
  wire [7:0]  _GEN_9 = _GEN_8[37:30] | {_shout_r_T_5[15:12], _shout_r_T_5[19:16]} & 8'h33;	// src/main/scala/rocket/ALU.scala:90:70, :91:24
  wire [15:0] _GEN_10 = _GEN_8[29:14] | _GEN_7 & 16'h3333;	// src/main/scala/rocket/ALU.scala:91:24
  wire [1:0]  _GEN_11 = _GEN_8[11:10] | _shout_r_T_5[37:36];	// src/main/scala/rocket/ALU.scala:90:70, :91:24
  wire [7:0]  _GEN_12 =
    {_GEN_8[5:0], 2'h0} | {_shout_r_T_5[47:44], _shout_r_T_5[51:48]} & 8'h33;	// src/main/scala/rocket/ALU.scala:90:70, :91:24
  wire [50:0] _GEN_13 =
    {_shout_r_T_5[5:4],
     _shout_r_T_5[7:6],
     _shout_r_T_5[9:8],
     _GEN_9,
     _GEN_10,
     _GEN_7[3:2],
     _GEN_11,
     _shout_r_T_5[39:38],
     _shout_r_T_5[41:40],
     _GEN_12,
     _shout_r_T_5[51:50],
     _shout_r_T_5[53:52],
     _shout_r_T_5[55]} & 51'h5555555555555;	// src/main/scala/rocket/ALU.scala:90:70, :91:24
  wire        _logic_T_4 = io_fn == 4'h6;	// src/main/scala/rocket/ALU.scala:102:51
  wire [63:0] out =
    io_fn == 4'h0 | io_fn == 4'hA
      ? _io_adder_out_T_3
      : {63'h0, io_fn > 4'hB & slt} | (io_fn == 4'h4 | _logic_T_4 ? in1_xor_in2 : 64'h0)
        | (_logic_T_4 | io_fn == 4'h7 ? io_in1 & io_in2 : 64'h0)
        | (_shout_T | _shout_T_1 ? _shout_r_T_5[63:0] : 64'h0)
        | (io_fn == 4'h1
             ? {_shout_r_T_5[0],
                _shout_r_T_5[1],
                _shout_r_T_5[2],
                _shout_r_T_5[3],
                _shout_r_T_5[4],
                _GEN_13[50:47] | {_shout_r_T_5[7:6], _shout_r_T_5[9:8]} & 4'h5,
                _GEN_13[46:39] | _GEN_9 & 8'h55,
                _GEN_13[38:23] | _GEN_10 & 16'h5555,
                _GEN_10[1],
                _GEN_13[21] | _GEN_7[2],
                {_GEN_7[3], 1'h0} | _GEN_11 & 2'h1,
                _GEN_13[18:15] | {_shout_r_T_5[39:38], _shout_r_T_5[41:40]} & 4'h5,
                _GEN_13[14:7] | _GEN_12 & 8'h55,
                _GEN_12[1],
                _GEN_13[5] | _shout_r_T_5[50],
                _shout_r_T_5[51],
                _shout_r_T_5[52],
                {_GEN_13[2:0], 1'h0} | {_shout_r_T_5[55:54], _shout_r_T_5[57:56]} & 4'h5,
                _shout_r_T_5[57],
                _shout_r_T_5[58],
                _shout_r_T_5[59],
                _shout_r_T_5[60],
                _shout_r_T_5[61],
                _shout_r_T_5[62],
                _shout_r_T_5[63]}
             : 64'h0);	// src/main/scala/rocket/ALU.scala:44:30, :70:28, :71:{26,36}, :75:8, :89:{24,50}, :90:{70,79}, :91:24, :92:{18,41,82}, :93:{18,25}, :102:{18,25,42,51,86}, :103:{18,41,50,75}, :105:{42,50,58}, :110:{16,23,40,49}
  assign io_out = io_dw ? out : {{32{out[31]}}, out[31:0]};	// src/main/scala/rocket/ALU.scala:110:16, :112:10, :115:{28,37,43,48,56,66}
  assign io_adder_out = _io_adder_out_T_3;	// src/main/scala/rocket/ALU.scala:71:{26,36}
  assign io_cmp_out = io_fn[0] ^ (io_fn[3] ? slt : in1_xor_in2 == 64'h0);	// src/main/scala/rocket/ALU.scala:43:29, :46:35, :70:28, :75:8, :77:{42,47,80}
endmodule

module MulDiv(
  input         clock,
                reset,
  output        io_req_ready,	// src/main/scala/rocket/Multiplier.scala:42:14
  input         io_req_valid,	// src/main/scala/rocket/Multiplier.scala:42:14
  input  [3:0]  io_req_bits_fn,	// src/main/scala/rocket/Multiplier.scala:42:14
  input         io_req_bits_dw,	// src/main/scala/rocket/Multiplier.scala:42:14
  input  [63:0] io_req_bits_in1,	// src/main/scala/rocket/Multiplier.scala:42:14
                io_req_bits_in2,	// src/main/scala/rocket/Multiplier.scala:42:14
  input  [4:0]  io_req_bits_tag,	// src/main/scala/rocket/Multiplier.scala:42:14
  input         io_kill,	// src/main/scala/rocket/Multiplier.scala:42:14
                io_resp_ready,	// src/main/scala/rocket/Multiplier.scala:42:14
  output        io_resp_valid,	// src/main/scala/rocket/Multiplier.scala:42:14
  output [63:0] io_resp_bits_data,	// src/main/scala/rocket/Multiplier.scala:42:14
  output [4:0]  io_resp_bits_tag	// src/main/scala/rocket/Multiplier.scala:42:14
);

  reg  [2:0]   state;	// src/main/scala/rocket/Multiplier.scala:48:22
  reg          req_dw;	// src/main/scala/rocket/Multiplier.scala:50:16
  reg  [4:0]   req_tag;	// src/main/scala/rocket/Multiplier.scala:50:16
  reg  [6:0]   count;	// src/main/scala/rocket/Multiplier.scala:51:18
  reg          neg_out;	// src/main/scala/rocket/Multiplier.scala:54:20
  reg          isHi;	// src/main/scala/rocket/Multiplier.scala:55:17
  reg          resHi;	// src/main/scala/rocket/Multiplier.scala:56:18
  reg  [64:0]  divisor;	// src/main/scala/rocket/Multiplier.scala:57:20
  reg  [129:0] remainder;	// src/main/scala/rocket/Multiplier.scala:58:22
  wire [63:0]  result = resHi ? remainder[128:65] : remainder[63:0];	// src/main/scala/rocket/Multiplier.scala:56:18, :58:22, :86:{19,36,57}
  wire [31:0]  loOut = req_dw | state[0] ? result[31:0] : result[63:32];	// src/main/scala/rocket/Multiplier.scala:48:22, :50:16, :86:19, :172:23, :173:{18,65,82}
  wire         io_resp_valid_0 = state == 3'h6 | (&state);	// src/main/scala/rocket/Multiplier.scala:48:22, :178:{27,42,51}
  wire         io_req_ready_0 = state == 3'h0;	// src/main/scala/rocket/Multiplier.scala:48:22, :179:25
  wire [65:0]  _prod_T_4 =
    {{65{remainder[64]}}, remainder[0]} * {divisor[64], divisor}
    + {remainder[129], remainder[129:65]};	// src/main/scala/rocket/Multiplier.scala:57:20, :58:22, :104:31, :105:31, :106:24, :109:{38,67,76}
  wire [64:0]  _subtractor_T_1 = remainder[128:64] - divisor;	// src/main/scala/rocket/Multiplier.scala:57:20, :58:22, :85:{29,37}
  wire [2:0]   decoded_invInputs = ~(io_req_bits_fn[2:0]);	// src/main/scala/chisel3/util/experimental/decode/decoder.scala:39:16, src/main/scala/chisel3/util/pla.scala:78:21
  wire [1:0]   _decoded_T_2 = {decoded_invInputs[1], decoded_invInputs[2]};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53
  wire         lhs_sign =
    (|{decoded_invInputs[0], &_decoded_T_2})
    & (io_req_bits_dw ? io_req_bits_in1[63] : io_req_bits_in1[31]);	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/Multiplier.scala:78:{23,29,38,48}
  wire         rhs_sign =
    (|{&_decoded_T_2, &{decoded_invInputs[0], io_req_bits_fn[2]}})
    & (io_req_bits_dw ? io_req_bits_in2[63] : io_req_bits_in2[31]);	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/Multiplier.scala:78:{23,29,38,48}
  wire         _GEN = state == 3'h1;	// src/main/scala/rocket/Multiplier.scala:48:22, :89:39
  wire         _GEN_0 = state == 3'h5;	// src/main/scala/rocket/Multiplier.scala:48:22, :98:39
  wire         _GEN_1 = state == 3'h2;	// src/main/scala/rocket/Multiplier.scala:48:22, :103:39
  wire         _GEN_2 = _GEN_1 & count == 7'h3F;	// src/main/scala/rocket/Multiplier.scala:51:18, :98:57, :103:{39,50}, :121:{25,55}, :122:13
  wire         _GEN_3 = state == 3'h3;	// src/main/scala/rocket/Multiplier.scala:48:22, :126:39
  wire         _GEN_4 = count == 7'h40;	// src/main/scala/rocket/Multiplier.scala:51:18, :135:17
  wire         _GEN_5 = io_req_ready_0 & io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/Multiplier.scala:179:25
  wire [1:0]   _decoded_orMatrixOutputs_T_4 =
    {&{io_req_bits_fn[0], decoded_invInputs[2]}, io_req_bits_fn[1]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19
  always @(posedge clock) begin
    if (reset)
      state <= 3'h0;	// src/main/scala/rocket/Multiplier.scala:48:22
    else if (_GEN_5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      state <= decoded_invInputs[2] ? 3'h2 : {1'h0, ~(lhs_sign | rhs_sign), 1'h1};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, src/main/scala/rocket/Multiplier.scala:48:22, :78:23, :162:{17,36,46}
    else if (io_resp_ready & io_resp_valid_0 | io_kill)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/Multiplier.scala:158:22, :178:42
      state <= 3'h0;	// src/main/scala/rocket/Multiplier.scala:48:22
    else if (_GEN_3 & _GEN_4)	// src/main/scala/rocket/Multiplier.scala:103:50, :126:{39,50}, :135:{17,42}, :136:13
      state <= {1'h1, ~neg_out, 1'h1};	// src/main/scala/rocket/Multiplier.scala:48:22, :54:20, :136:19
    else if (_GEN_2)	// src/main/scala/rocket/Multiplier.scala:98:57, :103:50, :121:55, :122:13
      state <= 3'h6;	// src/main/scala/rocket/Multiplier.scala:48:22
    else if (_GEN_0)	// src/main/scala/rocket/Multiplier.scala:98:39
      state <= 3'h7;	// src/main/scala/rocket/Multiplier.scala:48:22
    else if (_GEN)	// src/main/scala/rocket/Multiplier.scala:89:39
      state <= 3'h3;	// src/main/scala/rocket/Multiplier.scala:48:22
    if (_GEN_5) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      req_dw <= io_req_bits_dw;	// src/main/scala/rocket/Multiplier.scala:50:16
      req_tag <= io_req_bits_tag;	// src/main/scala/rocket/Multiplier.scala:50:16
      count <= {1'h0, decoded_invInputs[2] & ~io_req_bits_dw, 5'h0};	// src/main/scala/chisel3/util/pla.scala:78:21, :91:29, src/main/scala/rocket/Multiplier.scala:51:18, :75:60, :165:{11,46}
      neg_out <= (|_decoded_orMatrixOutputs_T_4) ? lhs_sign : lhs_sign != rhs_sign;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/Multiplier.scala:54:20, :78:23, :166:{19,46}
      isHi <= |_decoded_orMatrixOutputs_T_4;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/Multiplier.scala:55:17
      divisor <=
        {rhs_sign,
         io_req_bits_dw ? io_req_bits_in2[63:32] : {32{rhs_sign}},
         io_req_bits_in2[31:0]};	// src/main/scala/rocket/Multiplier.scala:57:20, :78:23, :79:{17,29,43}, :80:15, :167:19
      remainder <=
        {66'h0,
         io_req_bits_dw ? io_req_bits_in1[63:32] : {32{lhs_sign}},
         io_req_bits_in1[31:0]};	// src/main/scala/rocket/Multiplier.scala:58:22, :78:23, :79:{17,29,43}, :80:15, :91:17, :168:15
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (_GEN_3) begin	// src/main/scala/rocket/Multiplier.scala:126:39
        count <= count + 7'h1;	// src/main/scala/rocket/Multiplier.scala:51:18, :141:20
        remainder <=
          {1'h0,
           _subtractor_T_1[64] ? remainder[127:64] : _subtractor_T_1[63:0],
           remainder[63:0],
           ~(_subtractor_T_1[64])};	// src/main/scala/rocket/Multiplier.scala:58:22, :85:37, :86:57, :130:28, :131:{14,24,45,67}, :134:15
      end
      else if (_GEN_1) begin	// src/main/scala/rocket/Multiplier.scala:103:39
        count <= count + 7'h1;	// src/main/scala/rocket/Multiplier.scala:51:18, :120:20
        remainder <=
          {_prod_T_4[65:1], count == 7'h3E & neg_out, _prod_T_4[0], remainder[63:1]};	// src/main/scala/rocket/Multiplier.scala:51:18, :54:20, :58:22, :106:24, :109:76, :110:38, :111:{32,61}, :117:26, :118:{21,34,67}
      end
      else if (_GEN_0 | _GEN & remainder[63])	// src/main/scala/rocket/Multiplier.scala:58:22, :89:{39,57}, :90:{20,27}, :91:17, :98:{39,57}, :99:15
        remainder <= {66'h0, 64'h0 - result};	// src/main/scala/rocket/Multiplier.scala:58:22, :86:19, :87:27, :91:17
      neg_out <= ~(_GEN_3 & count == 7'h0 & ~(_subtractor_T_1[64]) & ~isHi) & neg_out;	// src/main/scala/rocket/Multiplier.scala:51:18, :54:20, :55:17, :85:37, :120:20, :126:{39,50}, :130:28, :143:{24,32,35}, :156:{18,21,28,38}
      if (_GEN & divisor[63])	// src/main/scala/rocket/Multiplier.scala:57:20, :89:{39,57}, :93:{18,25}, :94:15
        divisor <= _subtractor_T_1;	// src/main/scala/rocket/Multiplier.scala:57:20, :85:37
    end
    resHi <= ~_GEN_5 & (_GEN_3 & _GEN_4 | _GEN_2 ? isHi : ~_GEN_0 & resHi);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/Multiplier.scala:55:17, :56:18, :98:{39,57}, :101:11, :103:50, :121:55, :122:13, :123:13, :126:{39,50}, :135:{17,42}, :137:13, :161:22, :164:11
  end // always @(posedge)
  































 // ENABLE_INITIAL_REG_
  assign io_req_ready = io_req_ready_0;	// src/main/scala/rocket/Multiplier.scala:179:25
  assign io_resp_valid = io_resp_valid_0;	// src/main/scala/rocket/Multiplier.scala:178:42
  assign io_resp_bits_data = {req_dw ? result[63:32] : {32{loOut[31]}}, loOut};	// src/main/scala/rocket/Multiplier.scala:50:16, :86:19, :173:{18,65}, :174:{18,39,50}, :177:27
  assign io_resp_bits_tag = req_tag;	// src/main/scala/rocket/Multiplier.scala:50:16
endmodule

// external module plusarg_reader

module PlusArgTimeout(
  input        clock,
               reset,
  input [31:0] io_count	// src/main/scala/util/PlusArg.scala:59:14
);

  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:62:19
  








 // not def SYNTHESIS
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("max_core_cycles=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:62:19
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:62:19
endmodule

// VCS coverage exclude_file
module rf_31x64(	// src/main/scala/rocket/RocketCore.scala:1080:15
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [63:0] R1_data,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:30];	// src/main/scala/rocket/RocketCore.scala:1080:15
  always @(posedge W0_clk) begin	// src/main/scala/rocket/RocketCore.scala:1080:15
    if (W0_en & 1'h1)	// src/main/scala/rocket/RocketCore.scala:1080:15
      Memory[W0_addr] <= W0_data;	// src/main/scala/rocket/RocketCore.scala:1080:15
  end // always @(posedge)
  












 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/rocket/RocketCore.scala:1080:15
  assign R1_data = R1_en ? Memory[R1_addr] : 64'bx;	// src/main/scala/rocket/RocketCore.scala:1080:15
endmodule


// Users can define 'PRINTF_COND' to add an extra gate to prints.

  

  // PRINTF_COND
    
   // PRINTF_COND
 // not def PRINTF_COND_
module Rocket(
  input         clock,
                reset,
                io_hartid,	// src/main/scala/tile/Core.scala:153:14
                io_interrupts_debug,	// src/main/scala/tile/Core.scala:153:14
                io_interrupts_mtip,	// src/main/scala/tile/Core.scala:153:14
                io_interrupts_msip,	// src/main/scala/tile/Core.scala:153:14
                io_interrupts_meip,	// src/main/scala/tile/Core.scala:153:14
  output        io_imem_might_request,	// src/main/scala/tile/Core.scala:153:14
                io_imem_req_valid,	// src/main/scala/tile/Core.scala:153:14
  output [33:0] io_imem_req_bits_pc,	// src/main/scala/tile/Core.scala:153:14
  output        io_imem_req_bits_speculative,	// src/main/scala/tile/Core.scala:153:14
                io_imem_resp_ready,	// src/main/scala/tile/Core.scala:153:14
  input         io_imem_resp_valid,	// src/main/scala/tile/Core.scala:153:14
  input  [33:0] io_imem_resp_bits_pc,	// src/main/scala/tile/Core.scala:153:14
  input  [31:0] io_imem_resp_bits_data,	// src/main/scala/tile/Core.scala:153:14
  input         io_imem_resp_bits_xcpt_pf_inst,	// src/main/scala/tile/Core.scala:153:14
                io_imem_resp_bits_xcpt_gf_inst,	// src/main/scala/tile/Core.scala:153:14
                io_imem_resp_bits_xcpt_ae_inst,	// src/main/scala/tile/Core.scala:153:14
                io_imem_resp_bits_replay,	// src/main/scala/tile/Core.scala:153:14
  output        io_imem_btb_update_valid,	// src/main/scala/tile/Core.scala:153:14
                io_imem_bht_update_valid,	// src/main/scala/tile/Core.scala:153:14
                io_imem_flush_icache,	// src/main/scala/tile/Core.scala:153:14
  input         io_dmem_req_ready,	// src/main/scala/tile/Core.scala:153:14
  output        io_dmem_req_valid,	// src/main/scala/tile/Core.scala:153:14
  output [33:0] io_dmem_req_bits_addr,	// src/main/scala/tile/Core.scala:153:14
  output [5:0]  io_dmem_req_bits_tag,	// src/main/scala/tile/Core.scala:153:14
  output [4:0]  io_dmem_req_bits_cmd,	// src/main/scala/tile/Core.scala:153:14
  output [1:0]  io_dmem_req_bits_size,	// src/main/scala/tile/Core.scala:153:14
  output        io_dmem_req_bits_signed,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_req_bits_dv,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s1_kill,	// src/main/scala/tile/Core.scala:153:14
  output [63:0] io_dmem_s1_data_data,	// src/main/scala/tile/Core.scala:153:14
  input         io_dmem_s2_nack,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_resp_valid,	// src/main/scala/tile/Core.scala:153:14
  input  [5:0]  io_dmem_resp_bits_tag,	// src/main/scala/tile/Core.scala:153:14
  input  [63:0] io_dmem_resp_bits_data,	// src/main/scala/tile/Core.scala:153:14
  input         io_dmem_resp_bits_replay,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_resp_bits_has_data,	// src/main/scala/tile/Core.scala:153:14
  input  [63:0] io_dmem_resp_bits_data_word_bypass,	// src/main/scala/tile/Core.scala:153:14
  input         io_dmem_replay_next,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_ma_ld,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_ma_st,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_pf_ld,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_pf_st,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_ae_ld,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_s2_xcpt_ae_st,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_ordered,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_perf_release,	// src/main/scala/tile/Core.scala:153:14
                io_dmem_perf_grant,	// src/main/scala/tile/Core.scala:153:14
  output        io_ptw_status_debug,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_l_7,	// src/main/scala/tile/Core.scala:153:14
  output [1:0]  io_ptw_pmp_cfg_a_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_a_7,	// src/main/scala/tile/Core.scala:153:14
  output        io_ptw_pmp_cfg_x_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_x_7,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_w_7,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_cfg_r_7,	// src/main/scala/tile/Core.scala:153:14
  output [29:0] io_ptw_pmp_addr_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_addr_7,	// src/main/scala/tile/Core.scala:153:14
  output [31:0] io_ptw_pmp_mask_0,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_1,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_2,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_3,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_4,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_5,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_6,	// src/main/scala/tile/Core.scala:153:14
                io_ptw_pmp_mask_7,	// src/main/scala/tile/Core.scala:153:14
  output [63:0] io_ptw_customCSRs_csrs_0_value,	// src/main/scala/tile/Core.scala:153:14
  output        io_wfi	// src/main/scala/tile/Core.scala:153:14
);

  wire        io_dmem_req_valid_0;	// src/main/scala/rocket/RocketCore.scala:892:41
  wire        div_io_resp_ready;	// src/main/scala/rocket/RocketCore.scala:654:21, :674:44, :675:23
  wire        take_pc_wb;	// src/main/scala/rocket/RocketCore.scala:645:{27,38,53}
  wire        take_pc_mem;	// src/main/scala/rocket/RocketCore.scala:520:{32,49}
  wire        _div_io_req_ready;	// src/main/scala/rocket/RocketCore.scala:404:19
  wire        _div_io_resp_valid;	// src/main/scala/rocket/RocketCore.scala:404:19
  wire [63:0] _div_io_resp_bits_data;	// src/main/scala/rocket/RocketCore.scala:404:19
  wire [4:0]  _div_io_resp_bits_tag;	// src/main/scala/rocket/RocketCore.scala:404:19
  wire [63:0] _alu_io_out;	// src/main/scala/rocket/RocketCore.scala:395:19
  wire [63:0] _alu_io_adder_out;	// src/main/scala/rocket/RocketCore.scala:395:19
  wire        _alu_io_cmp_out;	// src/main/scala/rocket/RocketCore.scala:395:19
  wire        _bpu_io_xcpt_if;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire        _bpu_io_xcpt_ld;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire        _bpu_io_xcpt_st;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire        _bpu_io_debug_if;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire        _bpu_io_debug_ld;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire        _bpu_io_debug_st;	// src/main/scala/rocket/RocketCore.scala:330:19
  wire [63:0] _csr_io_rw_rdata;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_read_illegal;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_write_illegal;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_write_flush;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_system_illegal;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_virtual_access_illegal;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_decode_0_virtual_system_illegal;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_csr_stall;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_eret;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_singleStep;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_status_debug;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [31:0] _csr_io_status_isa;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_status_dv;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_status_v;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [33:0] _csr_io_evec;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [63:0] _csr_io_time;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_interrupt;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [63:0] _csr_io_interrupt_cause;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_bp_0_control_action;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [1:0]  _csr_io_bp_0_control_tmatch;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_bp_0_control_x;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_bp_0_control_w;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_bp_0_control_r;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [32:0] _csr_io_bp_0_address;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_inhibit_cycle;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_trace_valid_0;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [33:0] _csr_io_trace_iaddr_0;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [31:0] _csr_io_trace_insn_0;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire        _csr_io_trace_exception_0;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [63:0] _csr_io_customCSRs_0_value;	// src/main/scala/rocket/RocketCore.scala:294:19
  wire [63:0] _rf_ext_R0_data;	// src/main/scala/rocket/RocketCore.scala:1080:15
  wire [63:0] _rf_ext_R1_data;	// src/main/scala/rocket/RocketCore.scala:1080:15
  wire [33:0] _ibuf_io_pc;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_valid;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_replay;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire        _ibuf_io_inst_0_bits_rvc;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire [31:0] _ibuf_io_inst_0_bits_inst_bits;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire [4:0]  _ibuf_io_inst_0_bits_inst_rd;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire [4:0]  _ibuf_io_inst_0_bits_inst_rs1;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire [4:0]  _ibuf_io_inst_0_bits_inst_rs2;	// src/main/scala/rocket/RocketCore.scala:265:20
  wire [31:0] _ibuf_io_inst_0_bits_raw;	// src/main/scala/rocket/RocketCore.scala:265:20
  reg         id_reg_pause;	// src/main/scala/rocket/RocketCore.scala:122:25
  reg         imem_might_request_reg;	// src/main/scala/rocket/RocketCore.scala:123:35
  reg         ex_ctrl_fp;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_branch;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_jal;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_jalr;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_rxs2;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_rxs1;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [1:0]  ex_ctrl_sel_alu2;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [1:0]  ex_ctrl_sel_alu1;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [2:0]  ex_ctrl_sel_imm;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_alu_dw;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [3:0]  ex_ctrl_alu_fn;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [4:0]  ex_ctrl_mem_cmd;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_mul;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg  [2:0]  ex_ctrl_csr;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         ex_ctrl_fence_i;	// src/main/scala/rocket/RocketCore.scala:200:20
  reg         mem_ctrl_fp;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_branch;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_jal;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_jalr;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_rxs2;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_rxs1;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_mul;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg  [2:0]  mem_ctrl_csr;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         mem_ctrl_fence_i;	// src/main/scala/rocket/RocketCore.scala:201:21
  reg         wb_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_rxs2;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_rxs1;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg  [2:0]  wb_ctrl_csr;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         wb_ctrl_fence_i;	// src/main/scala/rocket/RocketCore.scala:202:20
  reg         ex_reg_xcpt_interrupt;	// src/main/scala/rocket/RocketCore.scala:204:35
  reg         ex_reg_valid;	// src/main/scala/rocket/RocketCore.scala:205:35
  reg         ex_reg_rvc;	// src/main/scala/rocket/RocketCore.scala:206:35
  reg         ex_reg_xcpt;	// src/main/scala/rocket/RocketCore.scala:208:35
  reg         ex_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:209:35
  reg         ex_reg_load_use;	// src/main/scala/rocket/RocketCore.scala:210:35
  reg  [63:0] ex_reg_cause;	// src/main/scala/rocket/RocketCore.scala:211:35
  reg         ex_reg_replay;	// src/main/scala/rocket/RocketCore.scala:212:26
  reg  [33:0] ex_reg_pc;	// src/main/scala/rocket/RocketCore.scala:213:22
  reg  [1:0]  ex_reg_mem_size;	// src/main/scala/rocket/RocketCore.scala:214:28
  reg  [31:0] ex_reg_inst;	// src/main/scala/rocket/RocketCore.scala:216:24
  reg  [31:0] ex_reg_raw_inst;	// src/main/scala/rocket/RocketCore.scala:217:28
  reg         mem_reg_xcpt_interrupt;	// src/main/scala/rocket/RocketCore.scala:220:36
  reg         mem_reg_valid;	// src/main/scala/rocket/RocketCore.scala:221:36
  reg         mem_reg_rvc;	// src/main/scala/rocket/RocketCore.scala:222:36
  reg         mem_reg_xcpt;	// src/main/scala/rocket/RocketCore.scala:224:36
  reg         mem_reg_replay;	// src/main/scala/rocket/RocketCore.scala:225:36
  reg         mem_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:226:36
  reg  [63:0] mem_reg_cause;	// src/main/scala/rocket/RocketCore.scala:227:36
  reg         mem_mem_cmd_bh;	// src/main/scala/rocket/RocketCore.scala:228:36
  reg         mem_reg_load;	// src/main/scala/rocket/RocketCore.scala:229:36
  reg         mem_reg_store;	// src/main/scala/rocket/RocketCore.scala:230:36
  reg  [33:0] mem_reg_pc;	// src/main/scala/rocket/RocketCore.scala:232:23
  reg  [31:0] mem_reg_inst;	// src/main/scala/rocket/RocketCore.scala:233:25
  reg         mem_reg_hls_or_dv;	// src/main/scala/rocket/RocketCore.scala:235:30
  reg  [31:0] mem_reg_raw_inst;	// src/main/scala/rocket/RocketCore.scala:236:29
  reg  [63:0] mem_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:237:26
  reg  [63:0] mem_reg_rs2;	// src/main/scala/rocket/RocketCore.scala:238:24
  reg         mem_br_taken;	// src/main/scala/rocket/RocketCore.scala:239:25
  reg         wb_reg_valid;	// src/main/scala/rocket/RocketCore.scala:243:35
  reg         wb_reg_xcpt;	// src/main/scala/rocket/RocketCore.scala:244:35
  reg         wb_reg_replay;	// src/main/scala/rocket/RocketCore.scala:245:35
  reg         wb_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:246:35
  reg  [63:0] wb_reg_cause;	// src/main/scala/rocket/RocketCore.scala:247:35
  reg  [33:0] wb_reg_pc;	// src/main/scala/rocket/RocketCore.scala:249:22
  reg         wb_reg_hls_or_dv;	// src/main/scala/rocket/RocketCore.scala:251:29
  reg  [31:0] wb_reg_inst;	// src/main/scala/rocket/RocketCore.scala:254:24
  reg  [31:0] wb_reg_raw_inst;	// src/main/scala/rocket/RocketCore.scala:255:28
  reg  [63:0] wb_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:256:25
  wire        ibuf_io_kill = take_pc_wb | take_pc_mem;	// src/main/scala/rocket/RocketCore.scala:261:35, :520:{32,49}, :645:{27,38,53}
  wire [29:0] id_ctrl_decoder_decoded_invInputs = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// src/main/scala/chisel3/util/pla.scala:78:21, src/main/scala/rocket/RocketCore.scala:265:20
  wire [6:0]  _id_ctrl_decoder_decoded_T =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[10]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_4 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [6:0]  _id_ctrl_decoder_decoded_T_6 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_8 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_12 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [5:0]  _id_ctrl_decoder_decoded_T_14 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[4]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_18 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_22 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [12:0] _id_ctrl_decoder_decoded_T_26 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_28 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_36 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [9:0]  _id_ctrl_decoder_decoded_T_38 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [6:0]  _id_ctrl_decoder_decoded_T_40 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [9:0]  _id_ctrl_decoder_decoded_T_46 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [13:0] _id_ctrl_decoder_decoded_T_48 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_52 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[3],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_60 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_62 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_64 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [10:0] _id_ctrl_decoder_decoded_T_68 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[13],
     id_ctrl_decoder_decoded_invInputs[12],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_74 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[13]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_76 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[13],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_86 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_88 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_92 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[3],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_98 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [13:0] _id_ctrl_decoder_decoded_T_130 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[14],
     _ibuf_io_inst_0_bits_inst_bits[25],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [12:0] _id_ctrl_decoder_decoded_T_136 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[13],
     id_ctrl_decoder_decoded_invInputs[12],
     _ibuf_io_inst_0_bits_inst_bits[27],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [16:0] _id_ctrl_decoder_decoded_T_138 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[18],
     id_ctrl_decoder_decoded_invInputs[19],
     id_ctrl_decoder_decoded_invInputs[20],
     id_ctrl_decoder_decoded_invInputs[21],
     id_ctrl_decoder_decoded_invInputs[22],
     id_ctrl_decoder_decoded_invInputs[25],
     _ibuf_io_inst_0_bits_inst_bits[28],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [18:0] _id_ctrl_decoder_decoded_T_140 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[13],
     id_ctrl_decoder_decoded_invInputs[12],
     id_ctrl_decoder_decoded_invInputs[18],
     id_ctrl_decoder_decoded_invInputs[19],
     id_ctrl_decoder_decoded_invInputs[20],
     id_ctrl_decoder_decoded_invInputs[21],
     id_ctrl_decoder_decoded_invInputs[22],
     id_ctrl_decoder_decoded_invInputs[25],
     _ibuf_io_inst_0_bits_inst_bits[28],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T =
    {&_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_138};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19
  wire [21:0] _id_ctrl_decoder_decoded_orMatrixOutputs_T_8 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_8,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &_id_ctrl_decoder_decoded_T_38,
     &_id_ctrl_decoder_decoded_T_40,
     &_id_ctrl_decoder_decoded_T_48,
     &_id_ctrl_decoder_decoded_T_52,
     &_id_ctrl_decoder_decoded_T_62,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_74,
     &_id_ctrl_decoder_decoded_T_88,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_98,
     &_id_ctrl_decoder_decoded_T_130,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_138};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19
  wire [2:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T_10 =
    {&{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       _ibuf_io_inst_0_bits_inst_bits[25],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       id_ctrl_decoder_decoded_invInputs[27],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       id_ctrl_decoder_decoded_invInputs[10],
       id_ctrl_decoder_decoded_invInputs[11],
       _ibuf_io_inst_0_bits_inst_bits[25],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       id_ctrl_decoder_decoded_invInputs[27],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_130};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire [5:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T_19 =
    {&{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       id_ctrl_decoder_decoded_invInputs[2],
       id_ctrl_decoder_decoded_invInputs[3],
       id_ctrl_decoder_decoded_invInputs[4],
       id_ctrl_decoder_decoded_invInputs[10]},
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_140};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire [20:0] _id_ctrl_decoder_decoded_orMatrixOutputs_T_45 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &_id_ctrl_decoder_decoded_T_36,
     &_id_ctrl_decoder_decoded_T_48,
     &_id_ctrl_decoder_decoded_T_52,
     &_id_ctrl_decoder_decoded_T_60,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_76,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_88,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_98,
     &_id_ctrl_decoder_decoded_T_130,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_138};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19
  wire [11:0] _id_ctrl_decoder_decoded_orMatrixOutputs_T_47 =
    {&_id_ctrl_decoder_decoded_T_18,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       id_ctrl_decoder_decoded_invInputs[2],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12]},
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[23],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       id_ctrl_decoder_decoded_invInputs[27],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_98,
     &_id_ctrl_decoder_decoded_T_130,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_138};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  reg         id_reg_fence;	// src/main/scala/rocket/RocketCore.scala:286:29
  wire        id_mem_busy = ~io_dmem_ordered | io_dmem_req_valid_0;	// src/main/scala/rocket/RocketCore.scala:322:{21,38}, :892:41
  wire        _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:202:20, :243:35, :326:53
  wire        _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:201:21, :221:36, :375:20
  wire        _fp_data_hazard_ex_T_1 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// src/main/scala/rocket/RocketCore.scala:216:24, :265:20, :369:29, :377:82
  wire        _fp_data_hazard_mem_T_1 =
    mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// src/main/scala/rocket/RocketCore.scala:233:25, :265:20, :370:31, :377:82
  wire        _fp_data_hazard_ex_T_3 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// src/main/scala/rocket/RocketCore.scala:216:24, :265:20, :369:29, :377:82
  wire        _fp_data_hazard_mem_T_3 =
    mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// src/main/scala/rocket/RocketCore.scala:233:25, :265:20, :370:31, :377:82
  reg         ex_reg_rs_bypass_0;	// src/main/scala/rocket/RocketCore.scala:381:29
  reg         ex_reg_rs_bypass_1;	// src/main/scala/rocket/RocketCore.scala:381:29
  reg  [1:0]  ex_reg_rs_lsb_0;	// src/main/scala/rocket/RocketCore.scala:382:26
  reg  [1:0]  ex_reg_rs_lsb_1;	// src/main/scala/rocket/RocketCore.scala:382:26
  reg  [61:0] ex_reg_rs_msb_0;	// src/main/scala/rocket/RocketCore.scala:383:26
  reg  [61:0] ex_reg_rs_msb_1;	// src/main/scala/rocket/RocketCore.scala:383:26
  reg  [63:0] casez_tmp;	// src/main/scala/util/package.scala:33:76
  always @(*) begin	// src/main/scala/util/package.scala:33:{76,86}
    casez (ex_reg_rs_lsb_0)	// src/main/scala/rocket/RocketCore.scala:382:26, src/main/scala/util/package.scala:33:{76,86}
      2'b00:
        casez_tmp = 64'h0;	// src/main/scala/util/package.scala:33:{76,86}
      2'b01:
        casez_tmp = mem_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:237:26, src/main/scala/util/package.scala:33:{76,86}
      2'b10:
        casez_tmp = wb_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:256:25, src/main/scala/util/package.scala:33:{76,86}
      default:
        casez_tmp = io_dmem_resp_bits_data_word_bypass;	// src/main/scala/util/package.scala:33:{76,86}
    endcase	// src/main/scala/rocket/RocketCore.scala:382:26, src/main/scala/util/package.scala:33:{76,86}
  end // always @(*)
  wire [63:0] ex_rs_0 =
    ex_reg_rs_bypass_0 ? casez_tmp : {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// src/main/scala/rocket/RocketCore.scala:381:29, :382:26, :383:26, :385:{14,69}, src/main/scala/util/package.scala:33:76
  reg  [63:0] casez_tmp_0;	// src/main/scala/util/package.scala:33:76
  always @(*) begin	// src/main/scala/util/package.scala:33:{76,86}
    casez (ex_reg_rs_lsb_1)	// src/main/scala/rocket/RocketCore.scala:382:26, src/main/scala/util/package.scala:33:{76,86}
      2'b00:
        casez_tmp_0 = 64'h0;	// src/main/scala/util/package.scala:33:{76,86}
      2'b01:
        casez_tmp_0 = mem_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:237:26, src/main/scala/util/package.scala:33:{76,86}
      2'b10:
        casez_tmp_0 = wb_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:256:25, src/main/scala/util/package.scala:33:{76,86}
      default:
        casez_tmp_0 = io_dmem_resp_bits_data_word_bypass;	// src/main/scala/util/package.scala:33:{76,86}
    endcase	// src/main/scala/rocket/RocketCore.scala:382:26, src/main/scala/util/package.scala:33:{76,86}
  end // always @(*)
  wire [63:0] ex_rs_1 =
    ex_reg_rs_bypass_1 ? casez_tmp_0 : {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// src/main/scala/rocket/RocketCore.scala:381:29, :382:26, :383:26, :385:{14,69}, src/main/scala/util/package.scala:33:76
  reg  [63:0] casez_tmp_1;	// src/main/scala/chisel3/util/Mux.scala:77:13
  wire [3:0]  _ex_op2_T_1 = ex_reg_rvc ? 4'h2 : 4'h4;	// src/main/scala/rocket/RocketCore.scala:206:35, :393:19
  wire        _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// src/main/scala/rocket/RocketCore.scala:200:20, :1102:24
  wire        ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// src/main/scala/rocket/RocketCore.scala:216:24, :1102:{19,24,44}
  wire        _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// src/main/scala/rocket/RocketCore.scala:200:20, :1103:26
  wire        _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// src/main/scala/rocket/RocketCore.scala:200:20, :1107:23
  wire        _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// src/main/scala/rocket/RocketCore.scala:200:20, :1110:24
  always @(*) begin	// src/main/scala/chisel3/util/Mux.scala:77:13
    casez (ex_ctrl_sel_alu2)	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:200:20
      2'b00:
        casez_tmp_1 = 64'h0;	// src/main/scala/chisel3/util/Mux.scala:77:13
      2'b01:
        casez_tmp_1 = {{60{_ex_op2_T_1[3]}}, _ex_op2_T_1};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:393:19
      2'b10:
        casez_tmp_1 = ex_rs_1;	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:385:14
      default:
        casez_tmp_1 =
          {{33{ex_imm_sign}},
           _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}},
           ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3
             ? {8{ex_imm_sign}}
             : ex_reg_inst[19:12],
           ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4)
             & (ex_ctrl_sel_imm == 3'h3
                  ? ex_reg_inst[20]
                  : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign),
           _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25],
           _ex_imm_b4_1_T
             ? 4'h0
             : _ex_imm_b0_T | _ex_imm_b4_1_T_2
                 ? ex_reg_inst[11:8]
                 : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21],
           _ex_imm_b0_T
             ? ex_reg_inst[7]
             : ex_ctrl_sel_imm == 3'h4
                 ? ex_reg_inst[20]
                 : _ex_imm_b0_T_4 & ex_reg_inst[15]};	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:200:20, :216:24, :1102:{19,24}, :1103:{21,26,41}, :1104:{21,26,36,43,65}, :1105:{18,33}, :1106:{18,23,39}, :1107:{18,23,39}, :1108:{20,35,62}, :1109:19, :1110:{19,24,34,57}, :1111:{19,39,52}, :1112:17, :1113:{17,22}, :1114:{17,37}
    endcase	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:200:20
  end // always @(*)
  wire        div_io_req_valid = ex_reg_valid & ex_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:200:20, :205:35, :405:36
  wire        ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// src/main/scala/rocket/RocketCore.scala:204:35, :205:35, :212:26, :487:{34,51}
  wire        wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// src/main/scala/rocket/RocketCore.scala:202:20, :488:{36,39}
  wire        _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// src/main/scala/rocket/RocketCore.scala:201:21, :239:25, :507:25
  wire [3:0]  _mem_br_target_T_6 = mem_reg_rvc ? 4'h2 : 4'h4;	// src/main/scala/rocket/RocketCore.scala:222:36, :509:8
  wire [31:0] _mem_br_target_T_8 =
    _mem_cfi_taken_T
      ? {{20{mem_reg_inst[31]}},
         mem_reg_inst[7],
         mem_reg_inst[30:25],
         mem_reg_inst[11:8],
         1'h0}
      : mem_ctrl_jal
          ? {{12{mem_reg_inst[31]}},
             mem_reg_inst[19:12],
             mem_reg_inst[20],
             mem_reg_inst[30:21],
             1'h0}
          : {{28{_mem_br_target_T_6[3]}}, _mem_br_target_T_6};	// src/main/scala/rocket/RocketCore.scala:201:21, :233:25, :507:{8,25}, :508:8, :509:8, :1102:44, :1104:65, :1106:39, :1107:39, :1108:62, :1110:57, :1116:8
  wire [33:0] _mem_br_target_T_9 =
    mem_reg_pc + {{2{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// src/main/scala/rocket/RocketCore.scala:232:23, :506:41, :507:8
  wire [33:0] _mem_npc_T_4 =
    mem_ctrl_jalr
      ? {mem_reg_wdata[63:33] == 31'h0 | (&(mem_reg_wdata[63:33]))
           ? mem_reg_wdata[33]
           : ~(mem_reg_wdata[32]),
         mem_reg_wdata[32:0]}
      : _mem_br_target_T_9;	// src/main/scala/rocket/RocketCore.scala:201:21, :237:26, :506:41, :510:21, :1054:{17,23}, :1055:{18,21,29,34,46,51,54}, :1056:{8,16}
  wire [33:0] mem_npc = _mem_npc_T_4 & 34'h3FFFFFFFE;	// src/main/scala/rocket/RocketCore.scala:510:{21,129}
  wire        mem_cfi_taken = _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal;	// src/main/scala/rocket/RocketCore.scala:201:21, :507:25, :517:{57,74}
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & mem_cfi_taken;	// src/main/scala/rocket/RocketCore.scala:221:36, :224:36, :515:27, :517:{57,74}, :520:{32,49}
  reg  [63:0] casez_tmp_2;	// src/main/scala/rocket/AMOALU.scala:28:13
  always @(*) begin	// src/main/scala/rocket/AMOALU.scala:28:{13,19}
    casez (ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size)	// src/main/scala/rocket/AMOALU.scala:28:{13,19}, src/main/scala/rocket/RocketCore.scala:200:20, :214:28, :553:21
      2'b00:
        casez_tmp_2 = {2{{2{{2{ex_rs_1[7:0]}}}}}};	// src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}, src/main/scala/rocket/RocketCore.scala:385:14
      2'b01:
        casez_tmp_2 = {2{{2{ex_rs_1[15:0]}}}};	// src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}, src/main/scala/rocket/RocketCore.scala:385:14
      2'b10:
        casez_tmp_2 = {2{ex_rs_1[31:0]}};	// src/main/scala/rocket/AMOALU.scala:28:{13,19,32,62}, src/main/scala/rocket/RocketCore.scala:385:14
      default:
        casez_tmp_2 = ex_rs_1;	// src/main/scala/rocket/AMOALU.scala:28:{13,19}, src/main/scala/rocket/RocketCore.scala:385:14
    endcase	// src/main/scala/rocket/AMOALU.scala:28:{13,19}, src/main/scala/rocket/RocketCore.scala:200:20, :214:28, :553:21
  end // always @(*)
  wire        mem_debug_breakpoint =
    mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// src/main/scala/rocket/RocketCore.scala:229:36, :230:36, :330:19, :564:{44,64,82}
  wire        mem_ldst_xcpt =
    mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store
    & _bpu_io_xcpt_st;	// src/main/scala/rocket/RocketCore.scala:229:36, :230:36, :330:19, :563:{38,57,75}, :564:64, :1039:26
  wire        dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// src/main/scala/rocket/RocketCore.scala:375:20, :581:55
  wire        killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// src/main/scala/rocket/RocketCore.scala:221:36, :224:36, :581:55, :584:{38,52,68,71}, :645:{27,38,53}
  reg         div_io_kill_REG;	// src/main/scala/rocket/RocketCore.scala:585:41
  wire        _GEN = wb_reg_valid & wb_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:202:20, :243:35, :614:19
  wire        _GEN_0 = _GEN & io_dmem_s2_xcpt_pf_st;	// src/main/scala/rocket/RocketCore.scala:614:{19,34}
  wire        _GEN_1 = _GEN & io_dmem_s2_xcpt_pf_ld;	// src/main/scala/rocket/RocketCore.scala:614:19, :615:34
  wire        _GEN_2 = _GEN & io_dmem_s2_xcpt_ae_st;	// src/main/scala/rocket/RocketCore.scala:614:19, :618:34
  wire        _GEN_3 = _GEN & io_dmem_s2_xcpt_ae_ld;	// src/main/scala/rocket/RocketCore.scala:614:19, :619:34
  wire        _GEN_4 = _GEN & io_dmem_s2_xcpt_ma_st;	// src/main/scala/rocket/RocketCore.scala:614:19, :620:34
  wire        wb_xcpt =
    wb_reg_xcpt | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN
    & io_dmem_s2_xcpt_ma_ld;	// src/main/scala/rocket/RocketCore.scala:244:35, :614:{19,34}, :615:34, :618:34, :619:34, :620:34, :621:34, :1039:26
  wire        wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:202:20, :243:35, :639:29
  wire        wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:202:20, :488:36, :640:{35,53}
  wire        replay_wb_common = io_dmem_s2_nack | wb_reg_replay;	// src/main/scala/rocket/RocketCore.scala:245:35, :641:42
  wire        _replay_wb_T = replay_wb_common | _io_rocc_cmd_valid_T;	// src/main/scala/rocket/RocketCore.scala:326:53, :641:42, :644:36
  assign take_pc_wb = _replay_wb_T | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:246:35, :294:19, :644:36, :645:{27,38,53}, :1039:26
  wire        dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// src/main/scala/rocket/RocketCore.scala:651:44
  wire        _GEN_5 =
    dmem_resp_valid & io_dmem_resp_bits_replay & ~(io_dmem_resp_bits_tag[0]);	// src/main/scala/rocket/RocketCore.scala:648:{23,45}, :651:44, :652:42, :674:26
  assign div_io_resp_ready = ~_GEN_5 & ~wb_wxd;	// src/main/scala/rocket/RocketCore.scala:639:29, :652:42, :654:{21,24}, :674:{26,44}, :675:23
  wire [4:0]  ll_waddr = _GEN_5 ? io_dmem_resp_bits_tag[5:1] : _div_io_resp_bits_tag;	// src/main/scala/rocket/RocketCore.scala:404:19, :650:46, :652:42, :656:29, :674:{26,44}, :678:14
  wire        ll_wen = _GEN_5 | div_io_resp_ready & _div_io_resp_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/RocketCore.scala:404:19, :652:42, :654:21, :657:27, :674:{26,44}, :675:23, :679:12
  wire        wb_valid = wb_reg_valid & ~_replay_wb_T & ~wb_xcpt;	// src/main/scala/rocket/RocketCore.scala:243:35, :644:36, :682:{31,34,45,48}, :1039:26
  wire        wb_wen = wb_valid & wb_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:202:20, :682:{31,45}, :683:25
  wire        rf_wen = wb_wen | ll_wen;	// src/main/scala/rocket/RocketCore.scala:657:27, :674:44, :679:12, :683:25, :684:23
  wire [4:0]  rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// src/main/scala/rocket/RocketCore.scala:254:24, :371:29, :656:29, :657:27, :674:44, :678:14, :679:12, :685:21
  wire [63:0] rf_wdata =
    dmem_resp_valid & ~(io_dmem_resp_bits_tag[0])
      ? io_dmem_resp_bits_data
      : ll_wen
          ? _div_io_resp_bits_data
          : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:202:20, :256:25, :294:19, :404:19, :648:{23,45}, :651:44, :657:27, :674:44, :679:12, :686:{21,38}, :687:21, :688:{21,34}
  wire [63:0] id_rs_0 =
    rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1
      ? rf_wdata
      : _rf_ext_R1_data;	// src/main/scala/rocket/RocketCore.scala:265:20, :684:23, :685:21, :686:21, :691:17, :1080:15, :1087:19, :1092:{16,25}, :1095:{20,31,39}
  wire [63:0] id_rs_1 =
    rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2
      ? rf_wdata
      : _rf_ext_R0_data;	// src/main/scala/rocket/RocketCore.scala:265:20, :684:23, :685:21, :686:21, :691:17, :1080:15, :1087:19, :1092:{16,25}, :1095:{20,31,39}
  wire        _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// src/main/scala/rocket/RocketCore.scala:247:35, src/main/scala/util/package.scala:16:47
  wire        tval_any_addr =
    ~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC
    | _csr_io_htval_htval_valid_imem_T;	// src/main/scala/rocket/RocketCore.scala:244:35, :247:35, :708:24, :709:38, src/main/scala/util/package.scala:16:47, :73:59
  wire        _GEN_6 =
    (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_45) & (|_ibuf_io_inst_0_bits_inst_rs1);	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :763:42, :1087:41
  wire        _GEN_7 =
    (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_47) & (|_ibuf_io_inst_0_bits_inst_rs2);	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :764:42, :1087:41
  wire        _GEN_8 =
    (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_8) & (|_ibuf_io_inst_0_bits_inst_rd);	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :765:{42,55}
  reg  [31:0] _r;	// src/main/scala/rocket/RocketCore.scala:1066:29
  wire [31:0] r = {_r[31:1], 1'h0};	// src/main/scala/rocket/RocketCore.scala:1066:29, :1067:{35,40}
  wire [31:0] _id_sboard_hazard_T = r >> _ibuf_io_inst_0_bits_inst_rs1;	// src/main/scala/rocket/RocketCore.scala:265:20, :1063:35, :1067:40
  wire [31:0] _id_sboard_hazard_T_7 = r >> _ibuf_io_inst_0_bits_inst_rs2;	// src/main/scala/rocket/RocketCore.scala:265:20, :1063:35, :1067:40
  wire [31:0] _id_sboard_hazard_T_14 = r >> _ibuf_io_inst_0_bits_inst_rd;	// src/main/scala/rocket/RocketCore.scala:265:20, :1063:35, :1067:40
  wire        data_hazard_mem =
    mem_ctrl_wxd
    & (_GEN_6 & _fp_data_hazard_mem_T_1 | _GEN_7 & _fp_data_hazard_mem_T_3 | _GEN_8
       & _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7]);	// src/main/scala/rocket/RocketCore.scala:201:21, :233:25, :265:20, :370:31, :377:82, :763:42, :764:42, :765:42, :792:{38,72}, :1048:{27,50}
  reg         dcache_blocked_blocked;	// src/main/scala/rocket/RocketCore.scala:813:22
  reg         rocc_blocked;	// src/main/scala/rocket/RocketCore.scala:817:25
  wire        _ctrl_stalld_T_28 =
    ex_reg_valid & ex_ctrl_wxd
    & (_GEN_6 & _fp_data_hazard_ex_T_1 | _GEN_7 & _fp_data_hazard_ex_T_3 | _GEN_8
       & _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7])
    & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div
       | ex_ctrl_fp | ex_ctrl_rocc) | mem_reg_valid & data_hazard_mem
    & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_mem_cmd_bh | mem_ctrl_mul | mem_ctrl_div
       | mem_ctrl_fp | mem_ctrl_rocc) | wb_reg_valid & wb_ctrl_wxd
    & (_GEN_6 & _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7] | _GEN_7
       & _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7] | _GEN_8
       & _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7]) & wb_set_sboard | _GEN_6
    & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1)
    | _GEN_7 & _id_sboard_hazard_T_7[0]
    & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _GEN_8
    & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd)
    | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid)
    | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19) & dcache_blocked_blocked
    & ~io_dmem_perf_grant | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10)
    & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | div_io_req_valid)
    | id_mem_busy
    & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & _ibuf_io_inst_0_bits_inst_bits[25]
       | (&_id_ctrl_decoder_decoded_T_46) | id_reg_fence
       & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19)) | _csr_io_csr_stall
    | id_reg_pause;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/RocketCore.scala:122:25, :200:20, :201:21, :202:20, :205:35, :216:24, :221:36, :228:36, :243:35, :254:24, :265:20, :286:29, :294:19, :318:29, :322:38, :328:{17,33,46,65,81}, :369:29, :371:29, :377:82, :404:19, :405:36, :639:29, :640:{35,53}, :654:24, :656:29, :657:27, :674:44, :678:14, :679:12, :763:42, :764:42, :765:42, :775:{58,70}, :778:{77,80}, :782:{38,48,64,79,94,109,123}, :783:{36,70}, :785:{35,54}, :791:{40,50,66,84,100,116,131}, :792:38, :794:{37,57}, :798:{36,70}, :800:{35,54}, :813:22, :814:63, :815:13, :821:{18,35,51,71}, :822:{23,40,57}, :824:32, :825:17, :826:34, :827:{17,21,40,62,75}, :828:15, :829:17, :830:22, :1048:{27,50}, :1063:35
  wire        ctrl_killd =
    ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | ibuf_io_kill
    | _ctrl_stalld_T_28 | _csr_io_interrupt;	// src/main/scala/rocket/RocketCore.scala:261:35, :265:20, :294:19, :821:{18,35,51,71}, :824:32, :826:34, :828:15, :829:17, :830:22, :833:{17,40,71,89,104}, :1048:50
  assign io_dmem_req_valid_0 = ex_reg_valid & ex_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:200:20, :205:35, :892:41
  reg  [63:0] coreMonitorBundle_rd0val_REG;	// src/main/scala/rocket/RocketCore.scala:960:46
  reg  [63:0] coreMonitorBundle_rd0val_REG_1;	// src/main/scala/rocket/RocketCore.scala:960:38
  reg  [63:0] coreMonitorBundle_rd1val_REG;	// src/main/scala/rocket/RocketCore.scala:962:46
  reg  [63:0] coreMonitorBundle_rd1val_REG_1;	// src/main/scala/rocket/RocketCore.scala:962:38
  
























 // not def SYNTHESIS
  wire [7:0]  _id_ctrl_decoder_decoded_T_32 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     id_ctrl_decoder_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [14:0] _id_ctrl_decoder_decoded_T_50 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [15:0] _id_ctrl_decoder_decoded_T_54 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[3],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [15:0] _id_ctrl_decoder_decoded_T_94 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[3],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_104 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[12],
     _ibuf_io_inst_0_bits_inst_bits[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_108 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[12],
     _ibuf_io_inst_0_bits_inst_bits[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_114 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[13],
     _ibuf_io_inst_0_bits_inst_bits[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [8:0]  _id_ctrl_decoder_decoded_T_118 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[13],
     _ibuf_io_inst_0_bits_inst_bits[14]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [13:0] _id_ctrl_decoder_decoded_T_146 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[13],
     id_ctrl_decoder_decoded_invInputs[12],
     _ibuf_io_inst_0_bits_inst_bits[27],
     _ibuf_io_inst_0_bits_inst_bits[28],
     id_ctrl_decoder_decoded_invInputs[27],
     id_ctrl_decoder_decoded_invInputs[28],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T_16 =
    {&_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_138,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       _ibuf_io_inst_0_bits_inst_bits[2],
       _ibuf_io_inst_0_bits_inst_bits[3],
       id_ctrl_decoder_decoded_invInputs[2],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       _ibuf_io_inst_0_bits_inst_bits[13],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       _ibuf_io_inst_0_bits_inst_bits[31]}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  _GEN_11 =
    {_ibuf_io_inst_0_bits_xcpt1_pf_inst,
     _ibuf_io_inst_0_bits_xcpt1_gf_inst,
     _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// src/main/scala/rocket/RocketCore.scala:265:20, :434:22
  wire        _GEN_12 =
    _bpu_io_xcpt_if
    | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst,
         _ibuf_io_inst_0_bits_xcpt0_gf_inst,
         _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// src/main/scala/rocket/RocketCore.scala:265:20, :330:19, :439:{28,40,47}
  wire [31:0] inst =
    _ibuf_io_inst_0_bits_rvc
      ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]}
      : _ibuf_io_inst_0_bits_raw;	// src/main/scala/rocket/RocketCore.scala:265:20, :471:{21,62}
  wire        _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// src/main/scala/rocket/RocketCore.scala:200:20, :495:40
  wire        _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire        _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// src/main/scala/rocket/RocketCore.scala:200:20, src/main/scala/util/package.scala:16:47
  wire [31:0] _GEN_13 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// src/main/scala/rocket/RocketCore.scala:656:29, :657:27, :674:44, :678:14, :679:12, :1062:{62,64}, :1067:40, :1070:{49,58}
  wire        _GEN_14 = wb_set_sboard & wb_wen;	// src/main/scala/rocket/RocketCore.scala:640:{35,53}, :683:25, :779:28
  wire [8:0]  _id_ctrl_decoder_decoded_T_10 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     _ibuf_io_inst_0_bits_inst_bits[2],
     _ibuf_io_inst_0_bits_inst_bits[3],
     id_ctrl_decoder_decoded_invInputs[2],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [7:0]  _id_ctrl_decoder_decoded_T_56 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[5],
     _ibuf_io_inst_0_bits_inst_bits[6],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [27:0] _id_ctrl_decoder_decoded_orMatrixOutputs_T_53 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_12,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_22,
     &_id_ctrl_decoder_decoded_T_26,
     &_id_ctrl_decoder_decoded_T_28,
     &_id_ctrl_decoder_decoded_T_36,
     &_id_ctrl_decoder_decoded_T_40,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       _ibuf_io_inst_0_bits_inst_bits[6],
       id_ctrl_decoder_decoded_invInputs[5],
       id_ctrl_decoder_decoded_invInputs[6],
       id_ctrl_decoder_decoded_invInputs[7],
       id_ctrl_decoder_decoded_invInputs[8],
       id_ctrl_decoder_decoded_invInputs[9],
       id_ctrl_decoder_decoded_invInputs[10],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[13],
       id_ctrl_decoder_decoded_invInputs[14],
       id_ctrl_decoder_decoded_invInputs[15],
       id_ctrl_decoder_decoded_invInputs[16],
       id_ctrl_decoder_decoded_invInputs[17],
       id_ctrl_decoder_decoded_invInputs[19],
       id_ctrl_decoder_decoded_invInputs[20],
       id_ctrl_decoder_decoded_invInputs[21],
       id_ctrl_decoder_decoded_invInputs[22],
       id_ctrl_decoder_decoded_invInputs[23],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       id_ctrl_decoder_decoded_invInputs[27],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &_id_ctrl_decoder_decoded_T_48,
     &_id_ctrl_decoder_decoded_T_52,
     &_id_ctrl_decoder_decoded_T_56,
     &_id_ctrl_decoder_decoded_T_64,
     &_id_ctrl_decoder_decoded_T_68,
     &_id_ctrl_decoder_decoded_T_74,
     &_id_ctrl_decoder_decoded_T_86,
     &_id_ctrl_decoder_decoded_T_88,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_98,
     &_id_ctrl_decoder_decoded_T_130,
     &_id_ctrl_decoder_decoded_T_136,
     &_id_ctrl_decoder_decoded_T_140,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       _ibuf_io_inst_0_bits_inst_bits[6],
       id_ctrl_decoder_decoded_invInputs[5],
       id_ctrl_decoder_decoded_invInputs[6],
       id_ctrl_decoder_decoded_invInputs[7],
       id_ctrl_decoder_decoded_invInputs[8],
       id_ctrl_decoder_decoded_invInputs[9],
       id_ctrl_decoder_decoded_invInputs[10],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[13],
       id_ctrl_decoder_decoded_invInputs[14],
       id_ctrl_decoder_decoded_invInputs[15],
       id_ctrl_decoder_decoded_invInputs[16],
       id_ctrl_decoder_decoded_invInputs[17],
       _ibuf_io_inst_0_bits_inst_bits[20],
       id_ctrl_decoder_decoded_invInputs[19],
       _ibuf_io_inst_0_bits_inst_bits[22],
       id_ctrl_decoder_decoded_invInputs[21],
       id_ctrl_decoder_decoded_invInputs[22],
       id_ctrl_decoder_decoded_invInputs[23],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       _ibuf_io_inst_0_bits_inst_bits[28],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       _ibuf_io_inst_0_bits_inst_bits[6],
       id_ctrl_decoder_decoded_invInputs[5],
       id_ctrl_decoder_decoded_invInputs[6],
       id_ctrl_decoder_decoded_invInputs[7],
       id_ctrl_decoder_decoded_invInputs[8],
       id_ctrl_decoder_decoded_invInputs[9],
       id_ctrl_decoder_decoded_invInputs[10],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[13],
       id_ctrl_decoder_decoded_invInputs[14],
       id_ctrl_decoder_decoded_invInputs[15],
       id_ctrl_decoder_decoded_invInputs[16],
       id_ctrl_decoder_decoded_invInputs[17],
       id_ctrl_decoder_decoded_invInputs[18],
       _ibuf_io_inst_0_bits_inst_bits[21],
       id_ctrl_decoder_decoded_invInputs[20],
       id_ctrl_decoder_decoded_invInputs[21],
       id_ctrl_decoder_decoded_invInputs[22],
       id_ctrl_decoder_decoded_invInputs[23],
       id_ctrl_decoder_decoded_invInputs[24],
       id_ctrl_decoder_decoded_invInputs[25],
       _ibuf_io_inst_0_bits_inst_bits[28],
       _ibuf_io_inst_0_bits_inst_bits[29],
       id_ctrl_decoder_decoded_invInputs[28],
       id_ctrl_decoder_decoded_invInputs[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       id_ctrl_decoder_decoded_invInputs[0],
       id_ctrl_decoder_decoded_invInputs[1],
       _ibuf_io_inst_0_bits_inst_bits[4],
       _ibuf_io_inst_0_bits_inst_bits[5],
       _ibuf_io_inst_0_bits_inst_bits[6],
       id_ctrl_decoder_decoded_invInputs[5],
       id_ctrl_decoder_decoded_invInputs[6],
       id_ctrl_decoder_decoded_invInputs[7],
       id_ctrl_decoder_decoded_invInputs[8],
       id_ctrl_decoder_decoded_invInputs[9],
       id_ctrl_decoder_decoded_invInputs[10],
       id_ctrl_decoder_decoded_invInputs[11],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[13],
       id_ctrl_decoder_decoded_invInputs[14],
       id_ctrl_decoder_decoded_invInputs[15],
       id_ctrl_decoder_decoded_invInputs[16],
       id_ctrl_decoder_decoded_invInputs[17],
       id_ctrl_decoder_decoded_invInputs[18],
       _ibuf_io_inst_0_bits_inst_bits[21],
       id_ctrl_decoder_decoded_invInputs[20],
       id_ctrl_decoder_decoded_invInputs[21],
       _ibuf_io_inst_0_bits_inst_bits[24],
       _ibuf_io_inst_0_bits_inst_bits[25],
       id_ctrl_decoder_decoded_invInputs[24],
       _ibuf_io_inst_0_bits_inst_bits[27],
       _ibuf_io_inst_0_bits_inst_bits[28],
       _ibuf_io_inst_0_bits_inst_bits[29],
       _ibuf_io_inst_0_bits_inst_bits[30],
       id_ctrl_decoder_decoded_invInputs[29]}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         id_ctrl_decoder_decoded_invInputs[5],
         id_ctrl_decoder_decoded_invInputs[6],
         id_ctrl_decoder_decoded_invInputs[7],
         id_ctrl_decoder_decoded_invInputs[8],
         id_ctrl_decoder_decoded_invInputs[9],
         id_ctrl_decoder_decoded_invInputs[10],
         id_ctrl_decoder_decoded_invInputs[11],
         id_ctrl_decoder_decoded_invInputs[12],
         id_ctrl_decoder_decoded_invInputs[13],
         id_ctrl_decoder_decoded_invInputs[14],
         id_ctrl_decoder_decoded_invInputs[15],
         id_ctrl_decoder_decoded_invInputs[16],
         id_ctrl_decoder_decoded_invInputs[17],
         id_ctrl_decoder_decoded_invInputs[19],
         id_ctrl_decoder_decoded_invInputs[20],
         id_ctrl_decoder_decoded_invInputs[21],
         id_ctrl_decoder_decoded_invInputs[22],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_62,
       &_id_ctrl_decoder_decoded_T_74,
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         id_ctrl_decoder_decoded_invInputs[5],
         id_ctrl_decoder_decoded_invInputs[6],
         id_ctrl_decoder_decoded_invInputs[7],
         id_ctrl_decoder_decoded_invInputs[8],
         id_ctrl_decoder_decoded_invInputs[9],
         id_ctrl_decoder_decoded_invInputs[10],
         id_ctrl_decoder_decoded_invInputs[11],
         id_ctrl_decoder_decoded_invInputs[12],
         id_ctrl_decoder_decoded_invInputs[13],
         id_ctrl_decoder_decoded_invInputs[14],
         id_ctrl_decoder_decoded_invInputs[15],
         id_ctrl_decoder_decoded_invInputs[16],
         id_ctrl_decoder_decoded_invInputs[17],
         _ibuf_io_inst_0_bits_inst_bits[20],
         id_ctrl_decoder_decoded_invInputs[19],
         _ibuf_io_inst_0_bits_inst_bits[22],
         id_ctrl_decoder_decoded_invInputs[21],
         id_ctrl_decoder_decoded_invInputs[22],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         _ibuf_io_inst_0_bits_inst_bits[28],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         id_ctrl_decoder_decoded_invInputs[5],
         id_ctrl_decoder_decoded_invInputs[6],
         id_ctrl_decoder_decoded_invInputs[7],
         id_ctrl_decoder_decoded_invInputs[8],
         id_ctrl_decoder_decoded_invInputs[9],
         id_ctrl_decoder_decoded_invInputs[10],
         id_ctrl_decoder_decoded_invInputs[11],
         id_ctrl_decoder_decoded_invInputs[12],
         id_ctrl_decoder_decoded_invInputs[13],
         id_ctrl_decoder_decoded_invInputs[14],
         id_ctrl_decoder_decoded_invInputs[15],
         id_ctrl_decoder_decoded_invInputs[16],
         id_ctrl_decoder_decoded_invInputs[17],
         id_ctrl_decoder_decoded_invInputs[18],
         _ibuf_io_inst_0_bits_inst_bits[21],
         id_ctrl_decoder_decoded_invInputs[20],
         id_ctrl_decoder_decoded_invInputs[21],
         id_ctrl_decoder_decoded_invInputs[22],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         _ibuf_io_inst_0_bits_inst_bits[28],
         _ibuf_io_inst_0_bits_inst_bits[29],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         id_ctrl_decoder_decoded_invInputs[5],
         id_ctrl_decoder_decoded_invInputs[6],
         id_ctrl_decoder_decoded_invInputs[7],
         id_ctrl_decoder_decoded_invInputs[8],
         id_ctrl_decoder_decoded_invInputs[9],
         id_ctrl_decoder_decoded_invInputs[10],
         id_ctrl_decoder_decoded_invInputs[11],
         id_ctrl_decoder_decoded_invInputs[12],
         id_ctrl_decoder_decoded_invInputs[13],
         id_ctrl_decoder_decoded_invInputs[14],
         id_ctrl_decoder_decoded_invInputs[15],
         id_ctrl_decoder_decoded_invInputs[16],
         id_ctrl_decoder_decoded_invInputs[17],
         id_ctrl_decoder_decoded_invInputs[18],
         _ibuf_io_inst_0_bits_inst_bits[21],
         id_ctrl_decoder_decoded_invInputs[20],
         id_ctrl_decoder_decoded_invInputs[21],
         _ibuf_io_inst_0_bits_inst_bits[24],
         _ibuf_io_inst_0_bits_inst_bits[25],
         id_ctrl_decoder_decoded_invInputs[24],
         _ibuf_io_inst_0_bits_inst_bits[27],
         _ibuf_io_inst_0_bits_inst_bits[28],
         _ibuf_io_inst_0_bits_inst_bits[29],
         _ibuf_io_inst_0_bits_inst_bits[30],
         id_ctrl_decoder_decoded_invInputs[29]}},
     &_id_ctrl_decoder_decoded_T_74,
     &_id_ctrl_decoder_decoded_T_62};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:265:20
  wire        _id_csr_ren_T = id_ctrl_csr == 3'h6;	// src/main/scala/rocket/Decode.scala:50:77, src/main/scala/util/package.scala:16:47
  wire        id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// src/main/scala/rocket/Decode.scala:50:77, src/main/scala/util/package.scala:16:47, :73:59
  wire        id_system_insn = id_ctrl_csr == 3'h4;	// src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:296:36
  wire        id_csr_ren =
    (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:265:20, :297:{54,81}, :1087:41, src/main/scala/util/package.scala:16:47, :73:59
  wire        id_illegal_insn =
    ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_53)
    | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_10) & ~(_csr_io_status_isa[12])
    | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T) & ~(_csr_io_status_isa[0])
    | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en
    & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal)
    | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :294:19, :296:36, :297:54, :299:54, :301:{25,40}, :302:{34,37,55,65}, :303:{17,20,38}, :305:47, :306:{30,33,51}, :310:51, :311:{15,49,64,99}, :312:{5,31,50}, src/main/scala/util/package.scala:73:59
  wire        id_virtual_insn =
    (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_53)
    & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal)
       & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc
       & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :294:19, :296:36, :297:54, :299:54, :312:5, :313:39, :314:{17,20,34,69,113}, :315:{33,51}, src/main/scala/util/package.scala:73:59
  wire        id_xcpt =
    _csr_io_interrupt | _bpu_io_debug_if | _bpu_io_xcpt_if
    | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst
    | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst
    | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst
    | id_virtual_insn | id_illegal_insn;	// src/main/scala/rocket/RocketCore.scala:265:20, :294:19, :301:40, :302:65, :305:47, :310:51, :311:99, :313:39, :330:19, :1039:26
  wire        _GEN_15 = ex_reg_valid & ex_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:200:20, :205:35, :374:19
  wire        _GEN_16 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:201:21, :375:{20,36,39}
  wire        id_bypass_src_1_1 = _GEN_15 & _fp_data_hazard_ex_T_3;	// src/main/scala/rocket/RocketCore.scala:374:19, :377:{74,82}
  wire        id_bypass_src_1_2 = _GEN_16 & _fp_data_hazard_mem_T_3;	// src/main/scala/rocket/RocketCore.scala:375:36, :377:{74,82}
  wire        do_bypass_1 =
    ~(|_ibuf_io_inst_0_bits_inst_rs2) | id_bypass_src_1_1 | id_bypass_src_1_2
    | _dcache_kill_mem_T & _fp_data_hazard_mem_T_3;	// src/main/scala/rocket/RocketCore.scala:265:20, :375:20, :377:{74,82}, :461:48, :1087:41
  wire        _GEN_17 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_47) & ~do_bypass_1;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:461:48, :465:{23,26}
  wire        replay_ex =
    ex_reg_replay | ex_reg_valid
    & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready
       | wb_dcache_miss & ex_reg_load_use);	// src/main/scala/rocket/RocketCore.scala:200:20, :205:35, :210:35, :212:26, :404:19, :488:36, :489:{42,45,64}, :490:{42,45}, :491:43, :492:{33,50,75}
  wire        ctrl_killx = ibuf_io_kill | replay_ex | ~ex_reg_valid;	// src/main/scala/rocket/RocketCore.scala:205:35, :261:35, :492:33, :493:{35,48,51}
  wire        mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// src/main/scala/rocket/RocketCore.scala:220:36, :221:36, :225:36, :505:{36,54}
  wire        _mem_npc_misaligned_T_3 = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1];	// src/main/scala/rocket/RocketCore.scala:294:19, :306:51, :510:{21,129}, :514:{28,56,66}
  wire        _GEN_18 = mem_reg_valid & mem_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:221:36, :226:36, :529:23
  wire        _GEN_19 = _GEN_18 | ~ex_pc_valid;	// src/main/scala/rocket/RocketCore.scala:201:21, :487:{34,51}, :529:{23,46}, :531:28
  wire        _GEN_20 = ex_ctrl_jalr & _csr_io_status_debug;	// src/main/scala/rocket/RocketCore.scala:200:20, :294:19, :556:24
  wire        _GEN_21 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// src/main/scala/rocket/RocketCore.scala:220:36, :224:36, :570:29
  wire        _GEN_22 = mem_reg_valid & _mem_npc_misaligned_T_3;	// src/main/scala/rocket/RocketCore.scala:221:36, :514:56, :571:20
  wire        mem_xcpt = _GEN_21 | _GEN_22 | mem_reg_valid & mem_ldst_xcpt;	// src/main/scala/rocket/RocketCore.scala:221:36, :563:57, :570:29, :571:20, :572:20, :1039:26
  wire        _ctrl_killm_T = killm_common | mem_xcpt;	// src/main/scala/rocket/RocketCore.scala:584:{38,52,68}, :586:33, :1039:26
  wire [15:0] _id_ctrl_decoder_decoded_T_154 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     id_ctrl_decoder_decoded_invInputs[10],
     id_ctrl_decoder_decoded_invInputs[11],
     id_ctrl_decoder_decoded_invInputs[12],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     _ibuf_io_inst_0_bits_inst_bits[30],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [15:0] _id_ctrl_decoder_decoded_T_158 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     id_ctrl_decoder_decoded_invInputs[1],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[3],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     _ibuf_io_inst_0_bits_inst_bits[30],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [15:0] _id_ctrl_decoder_decoded_T_160 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[3],
     _ibuf_io_inst_0_bits_inst_bits[4],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     _ibuf_io_inst_0_bits_inst_bits[30],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [15:0] _id_ctrl_decoder_decoded_T_162 =
    {_ibuf_io_inst_0_bits_inst_bits[0],
     _ibuf_io_inst_0_bits_inst_bits[1],
     id_ctrl_decoder_decoded_invInputs[0],
     _ibuf_io_inst_0_bits_inst_bits[4],
     _ibuf_io_inst_0_bits_inst_bits[5],
     id_ctrl_decoder_decoded_invInputs[4],
     _ibuf_io_inst_0_bits_inst_bits[12],
     id_ctrl_decoder_decoded_invInputs[11],
     _ibuf_io_inst_0_bits_inst_bits[14],
     id_ctrl_decoder_decoded_invInputs[23],
     id_ctrl_decoder_decoded_invInputs[24],
     id_ctrl_decoder_decoded_invInputs[25],
     id_ctrl_decoder_decoded_invInputs[26],
     id_ctrl_decoder_decoded_invInputs[27],
     _ibuf_io_inst_0_bits_inst_bits[30],
     id_ctrl_decoder_decoded_invInputs[29]};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T_12 =
    {&_id_ctrl_decoder_decoded_T_18,
     &_id_ctrl_decoder_decoded_T_146,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       _ibuf_io_inst_0_bits_inst_bits[2],
       _ibuf_io_inst_0_bits_inst_bits[3],
       id_ctrl_decoder_decoded_invInputs[2],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       _ibuf_io_inst_0_bits_inst_bits[13],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       _ibuf_io_inst_0_bits_inst_bits[29]}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire [2:0]  _id_ctrl_decoder_decoded_orMatrixOutputs_T_14 =
    {&_id_ctrl_decoder_decoded_T_138,
     &_id_ctrl_decoder_decoded_T_146,
     &{_ibuf_io_inst_0_bits_inst_bits[0],
       _ibuf_io_inst_0_bits_inst_bits[1],
       _ibuf_io_inst_0_bits_inst_bits[2],
       _ibuf_io_inst_0_bits_inst_bits[3],
       id_ctrl_decoder_decoded_invInputs[2],
       _ibuf_io_inst_0_bits_inst_bits[5],
       id_ctrl_decoder_decoded_invInputs[4],
       _ibuf_io_inst_0_bits_inst_bits[13],
       id_ctrl_decoder_decoded_invInputs[12],
       id_ctrl_decoder_decoded_invInputs[25],
       id_ctrl_decoder_decoded_invInputs[26],
       _ibuf_io_inst_0_bits_inst_bits[30]}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19, src/main/scala/rocket/RocketCore.scala:265:20
  wire        id_bypass_src_0_1 = _GEN_15 & _fp_data_hazard_ex_T_1;	// src/main/scala/rocket/RocketCore.scala:374:19, :377:{74,82}
  wire        id_bypass_src_0_2 = _GEN_16 & _fp_data_hazard_mem_T_1;	// src/main/scala/rocket/RocketCore.scala:375:36, :377:{74,82}
  wire        do_bypass =
    ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2
    | _dcache_kill_mem_T & _fp_data_hazard_mem_T_1;	// src/main/scala/rocket/RocketCore.scala:265:20, :375:20, :377:{74,82}, :461:48, :1087:41
  wire        _GEN_23 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_45) & ~do_bypass;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:461:48, :465:{23,26}
  wire        _GEN_24 = id_illegal_insn | id_virtual_insn;	// src/main/scala/rocket/RocketCore.scala:301:40, :302:65, :305:47, :310:51, :311:99, :313:39, :470:27
  wire [3:0]  id_ctrl_alu_fn =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[3],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         id_ctrl_decoder_decoded_invInputs[12],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_86,
       &_id_ctrl_decoder_decoded_T_154,
       &_id_ctrl_decoder_decoded_T_158,
       &_id_ctrl_decoder_decoded_T_160,
       &_id_ctrl_decoder_decoded_T_162},
     |{&_id_ctrl_decoder_decoded_T_64,
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[3],
         id_ctrl_decoder_decoded_invInputs[4],
         id_ctrl_decoder_decoded_invInputs[10],
         _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[14],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_86,
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         id_ctrl_decoder_decoded_invInputs[11],
         _ibuf_io_inst_0_bits_inst_bits[14],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         _ibuf_io_inst_0_bits_inst_bits[3],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         id_ctrl_decoder_decoded_invInputs[11],
         _ibuf_io_inst_0_bits_inst_bits[14],
         id_ctrl_decoder_decoded_invInputs[23],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_130},
     |{&{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         id_ctrl_decoder_decoded_invInputs[2],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         id_ctrl_decoder_decoded_invInputs[11],
         id_ctrl_decoder_decoded_invInputs[12]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[3],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[13]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[13],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[3],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[14],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         id_ctrl_decoder_decoded_invInputs[2],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[25],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[14],
         _ibuf_io_inst_0_bits_inst_bits[25],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &_id_ctrl_decoder_decoded_T_154,
       &_id_ctrl_decoder_decoded_T_158,
       &_id_ctrl_decoder_decoded_T_160,
       &_id_ctrl_decoder_decoded_T_162},
     |{&_id_ctrl_decoder_decoded_T_48,
       &_id_ctrl_decoder_decoded_T_52,
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         id_ctrl_decoder_decoded_invInputs[2],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         _ibuf_io_inst_0_bits_inst_bits[12],
         id_ctrl_decoder_decoded_invInputs[11]},
       &_id_ctrl_decoder_decoded_T_88,
       &_id_ctrl_decoder_decoded_T_92,
       &_id_ctrl_decoder_decoded_T_98,
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[14],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         id_ctrl_decoder_decoded_invInputs[2],
         _ibuf_io_inst_0_bits_inst_bits[5],
         _ibuf_io_inst_0_bits_inst_bits[6],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         id_ctrl_decoder_decoded_invInputs[3],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[13],
         _ibuf_io_inst_0_bits_inst_bits[14]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         id_ctrl_decoder_decoded_invInputs[1],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[25],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0],
         _ibuf_io_inst_0_bits_inst_bits[1],
         id_ctrl_decoder_decoded_invInputs[0],
         _ibuf_io_inst_0_bits_inst_bits[4],
         _ibuf_io_inst_0_bits_inst_bits[5],
         id_ctrl_decoder_decoded_invInputs[4],
         _ibuf_io_inst_0_bits_inst_bits[12],
         _ibuf_io_inst_0_bits_inst_bits[14],
         _ibuf_io_inst_0_bits_inst_bits[25],
         id_ctrl_decoder_decoded_invInputs[24],
         id_ctrl_decoder_decoded_invInputs[25],
         id_ctrl_decoder_decoded_invInputs[26],
         id_ctrl_decoder_decoded_invInputs[27],
         id_ctrl_decoder_decoded_invInputs[28],
         id_ctrl_decoder_decoded_invInputs[29]}}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:265:20
  always @(posedge clock) begin
    id_reg_pause <=
      ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release
        | ibuf_io_kill)
      & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_10)
         & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/RocketCore.scala:122:25, :261:35, :265:20, :294:19, :320:33, :418:19, :423:22, :427:{25,42,51,66}, :833:{40,71,89,104}, :925:{28,62,70,94,118}, :926:{18,33}
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1];	// src/main/scala/rocket/RocketCore.scala:123:35, :294:19, :487:{34,51}, :505:{36,54}, :843:{43,59}, src/main/scala/tile/CustomCSRs.scala:44:61
    ex_ctrl_fp <= ctrl_killd & ex_ctrl_fp;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    if (~ctrl_killd) begin	// src/main/scala/rocket/RocketCore.scala:833:{40,71,89,104}
      ex_ctrl_branch <= |{&_id_ctrl_decoder_decoded_T_32, &_id_ctrl_decoder_decoded_T_86};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_40;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_38;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_47;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_45;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_sel_alu2 <=
        id_xcpt
          ? (_GEN_12 ? 2'h0 : {1'h0, |_GEN_11})
          : {|{&_id_ctrl_decoder_decoded_T,
               &_id_ctrl_decoder_decoded_T_4,
               &_id_ctrl_decoder_decoded_T_6,
               &_id_ctrl_decoder_decoded_T_12,
               &_id_ctrl_decoder_decoded_T_14,
               &_id_ctrl_decoder_decoded_T_22,
               &_id_ctrl_decoder_decoded_T_26,
               &_id_ctrl_decoder_decoded_T_28,
               &_id_ctrl_decoder_decoded_T_32,
               &_id_ctrl_decoder_decoded_T_36,
               &_id_ctrl_decoder_decoded_T_48,
               &_id_ctrl_decoder_decoded_T_52,
               &_id_ctrl_decoder_decoded_T_64,
               &_id_ctrl_decoder_decoded_T_88,
               &_id_ctrl_decoder_decoded_T_92,
               &_id_ctrl_decoder_decoded_T_98,
               &_id_ctrl_decoder_decoded_T_104,
               &_id_ctrl_decoder_decoded_T_114,
               &_id_ctrl_decoder_decoded_T_130},
             |{&_id_ctrl_decoder_decoded_T,
               &_id_ctrl_decoder_decoded_T_4,
               &_id_ctrl_decoder_decoded_T_6,
               &_id_ctrl_decoder_decoded_T_12,
               &_id_ctrl_decoder_decoded_T_14,
               &_id_ctrl_decoder_decoded_T_38,
               &_id_ctrl_decoder_decoded_T_40,
               &_id_ctrl_decoder_decoded_T_50,
               &_id_ctrl_decoder_decoded_T_54,
               &_id_ctrl_decoder_decoded_T_64,
               &_id_ctrl_decoder_decoded_T_88,
               &_id_ctrl_decoder_decoded_T_94,
               &_id_ctrl_decoder_decoded_T_108,
               &_id_ctrl_decoder_decoded_T_118}};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20, :424:13, :429:20, :433:24, :434:{22,29,34}, :436:26, :439:{28,52}, :441:26, :1039:26
      ex_ctrl_sel_alu1 <=
        id_xcpt
          ? (_GEN_12 | (|_GEN_11) ? 2'h2 : 2'h1)
          : {|{&{_ibuf_io_inst_0_bits_inst_bits[0],
                 _ibuf_io_inst_0_bits_inst_bits[1],
                 _ibuf_io_inst_0_bits_inst_bits[2],
                 id_ctrl_decoder_decoded_invInputs[1],
                 _ibuf_io_inst_0_bits_inst_bits[4],
                 id_ctrl_decoder_decoded_invInputs[3],
                 id_ctrl_decoder_decoded_invInputs[4]},
               &_id_ctrl_decoder_decoded_T_40},
             |{&_id_ctrl_decoder_decoded_T,
               &_id_ctrl_decoder_decoded_T_4,
               &_id_ctrl_decoder_decoded_T_6,
               &_id_ctrl_decoder_decoded_T_12,
               &_id_ctrl_decoder_decoded_T_22,
               &_id_ctrl_decoder_decoded_T_26,
               &_id_ctrl_decoder_decoded_T_28,
               &_id_ctrl_decoder_decoded_T_36,
               &_id_ctrl_decoder_decoded_T_48,
               &_id_ctrl_decoder_decoded_T_52,
               &_id_ctrl_decoder_decoded_T_60,
               &_id_ctrl_decoder_decoded_T_64,
               &_id_ctrl_decoder_decoded_T_68,
               &_id_ctrl_decoder_decoded_T_76,
               &_id_ctrl_decoder_decoded_T_86,
               &_id_ctrl_decoder_decoded_T_88,
               &_id_ctrl_decoder_decoded_T_92,
               &_id_ctrl_decoder_decoded_T_98,
               &_id_ctrl_decoder_decoded_T_130,
               &_id_ctrl_decoder_decoded_T_136,
               &_id_ctrl_decoder_decoded_T_138}};	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20, :265:20, :424:13, :429:20, :432:24, :434:{22,29,34}, :435:26, :439:{28,52}, :440:26, :1039:26
      ex_ctrl_sel_imm <=
        {|{&_id_ctrl_decoder_decoded_T,
           &_id_ctrl_decoder_decoded_T_4,
           &_id_ctrl_decoder_decoded_T_8,
           &_id_ctrl_decoder_decoded_T_12,
           &_id_ctrl_decoder_decoded_T_38,
           &_id_ctrl_decoder_decoded_T_50,
           &_id_ctrl_decoder_decoded_T_54,
           &_id_ctrl_decoder_decoded_T_64,
           &_id_ctrl_decoder_decoded_T_88,
           &_id_ctrl_decoder_decoded_T_94,
           &_id_ctrl_decoder_decoded_T_108,
           &_id_ctrl_decoder_decoded_T_118},
         |{&_id_ctrl_decoder_decoded_T_14, &_id_ctrl_decoder_decoded_T_40},
         |{&_id_ctrl_decoder_decoded_T_32,
           &_id_ctrl_decoder_decoded_T_40,
           &_id_ctrl_decoder_decoded_T_104,
           &_id_ctrl_decoder_decoded_T_114}};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_alu_dw <=
        id_xcpt
        | (|{&_id_ctrl_decoder_decoded_T,
             &_id_ctrl_decoder_decoded_T_4,
             &_id_ctrl_decoder_decoded_T_6,
             &_id_ctrl_decoder_decoded_T_14,
             &{_ibuf_io_inst_0_bits_inst_bits[0],
               _ibuf_io_inst_0_bits_inst_bits[1],
               id_ctrl_decoder_decoded_invInputs[0],
               id_ctrl_decoder_decoded_invInputs[1],
               _ibuf_io_inst_0_bits_inst_bits[4],
               _ibuf_io_inst_0_bits_inst_bits[5],
               id_ctrl_decoder_decoded_invInputs[4],
               id_ctrl_decoder_decoded_invInputs[10],
               id_ctrl_decoder_decoded_invInputs[11],
               id_ctrl_decoder_decoded_invInputs[12],
               id_ctrl_decoder_decoded_invInputs[23],
               id_ctrl_decoder_decoded_invInputs[24],
               id_ctrl_decoder_decoded_invInputs[25],
               id_ctrl_decoder_decoded_invInputs[26],
               id_ctrl_decoder_decoded_invInputs[27],
               id_ctrl_decoder_decoded_invInputs[29]},
             &_id_ctrl_decoder_decoded_T_26,
             &_id_ctrl_decoder_decoded_T_36,
             &_id_ctrl_decoder_decoded_T_40,
             &_id_ctrl_decoder_decoded_T_48,
             &_id_ctrl_decoder_decoded_T_56,
             &_id_ctrl_decoder_decoded_T_64,
             &_id_ctrl_decoder_decoded_T_68,
             &_id_ctrl_decoder_decoded_T_74,
             &_id_ctrl_decoder_decoded_T_86,
             &_id_ctrl_decoder_decoded_T_88,
             &{_ibuf_io_inst_0_bits_inst_bits[0],
               _ibuf_io_inst_0_bits_inst_bits[1],
               id_ctrl_decoder_decoded_invInputs[0],
               id_ctrl_decoder_decoded_invInputs[1],
               _ibuf_io_inst_0_bits_inst_bits[4],
               _ibuf_io_inst_0_bits_inst_bits[5],
               id_ctrl_decoder_decoded_invInputs[4],
               _ibuf_io_inst_0_bits_inst_bits[12],
               id_ctrl_decoder_decoded_invInputs[11],
               _ibuf_io_inst_0_bits_inst_bits[14],
               id_ctrl_decoder_decoded_invInputs[23],
               id_ctrl_decoder_decoded_invInputs[24],
               id_ctrl_decoder_decoded_invInputs[25],
               id_ctrl_decoder_decoded_invInputs[26],
               id_ctrl_decoder_decoded_invInputs[27],
               id_ctrl_decoder_decoded_invInputs[29]},
             &_id_ctrl_decoder_decoded_T_136,
             &_id_ctrl_decoder_decoded_T_138});	// src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20, :265:20, :424:13, :429:20, :431:22, :1039:26
      ex_ctrl_alu_fn <= id_xcpt ? 4'h0 : id_ctrl_alu_fn;	// src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20, :424:13, :429:20, :430:22, :1039:26
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_19;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_mem_cmd <=
        {1'h0,
         &_id_ctrl_decoder_decoded_T_68,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_16,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_14,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12};	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_10;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_8;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_ctrl_csr <=
        id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_19)
          ? 3'h0
          : id_csr_ren ? 3'h2 : id_ctrl_csr;	// src/main/scala/chisel3/util/pla.scala:114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:200:20, :296:36, :297:54, :298:{19,35,61}
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_46;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/RocketCore.scala:200:20
      ex_reg_rvc <= id_xcpt & (|_GEN_11) | _ibuf_io_inst_0_bits_rvc;	// src/main/scala/rocket/RocketCore.scala:206:35, :265:20, :425:16, :429:20, :434:{22,29,34}, :437:20, :1039:26
      ex_reg_flush_pipe <=
        (&_id_ctrl_decoder_decoded_T_46) | id_system_insn | id_csr_en & ~id_csr_ren
        & _csr_io_decode_0_write_flush;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, src/main/scala/rocket/RocketCore.scala:209:35, :294:19, :296:36, :297:54, :299:{37,51,54,66}, :444:42, src/main/scala/util/package.scala:73:59
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:201:21, :210:35, :221:36, :792:38, :795:{32,51}
      ex_reg_mem_size <=
        {&_id_ctrl_decoder_decoded_T_68,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_16,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_14,
         |_id_ctrl_decoder_decoded_orMatrixOutputs_T_12} == 4'h5
          ? {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1}
          : _ibuf_io_inst_0_bits_inst_bits[13:12];	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/Decode.scala:50:77, src/main/scala/rocket/RocketCore.scala:214:28, :265:20, :447:{21,95}, :448:81, :449:{23,29,40,59}, src/main/scala/util/package.scala:16:47
      ex_reg_rs_bypass_0 <= ~_GEN_24 & do_bypass;	// src/main/scala/rocket/RocketCore.scala:381:29, :461:48, :463:27, :470:{27,47}, :472:27
      ex_reg_rs_bypass_1 <= do_bypass_1;	// src/main/scala/rocket/RocketCore.scala:381:29, :461:48
      ex_reg_rs_lsb_0 <=
        _GEN_24
          ? inst[1:0]
          : _GEN_23
              ? id_rs_0[1:0]
              : (|_ibuf_io_inst_0_bits_inst_rs1)
                  ? (id_bypass_src_0_1 ? 2'h1 : {1'h1, ~id_bypass_src_0_2})
                  : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/RocketCore.scala:265:20, :377:74, :382:26, :464:24, :465:{23,38}, :466:{26,37}, :470:{27,47}, :471:21, :473:{24,31}, :691:17, :1087:{19,41}, :1092:25, :1095:{31,39}
      ex_reg_rs_lsb_1 <=
        _GEN_17
          ? id_rs_1[1:0]
          : (|_ibuf_io_inst_0_bits_inst_rs2)
              ? (id_bypass_src_1_1 ? 2'h1 : {1'h1, ~id_bypass_src_1_2})
              : 2'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/RocketCore.scala:265:20, :377:74, :382:26, :464:24, :465:{23,38}, :466:{26,37}, :691:17, :1087:{19,41}, :1092:25, :1095:{31,39}
      if (_GEN_24)	// src/main/scala/rocket/RocketCore.scala:470:27
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// src/main/scala/rocket/RocketCore.scala:383:26, :465:38, :470:47, :471:21, :474:{24,32}
      else if (_GEN_23)	// src/main/scala/rocket/RocketCore.scala:465:23
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// src/main/scala/rocket/RocketCore.scala:383:26, :467:38, :691:17, :1087:19, :1092:25, :1095:{31,39}
    end
    ex_ctrl_rfs1 <= ctrl_killd & ex_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    ex_ctrl_rfs2 <= ctrl_killd & ex_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    ex_ctrl_wfd <= ctrl_killd & ex_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// src/main/scala/rocket/RocketCore.scala:200:20, :423:22, :424:13, :833:{40,71,89,104}
    if (_GEN_19) begin	// src/main/scala/rocket/RocketCore.scala:201:21, :529:46, :531:28
    end
    else begin	// src/main/scala/rocket/RocketCore.scala:201:21, :529:46, :531:28
      mem_ctrl_fp <= ex_ctrl_fp;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_rocc <= ex_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_branch <= ex_ctrl_branch;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_jal <= ex_ctrl_jal;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_jalr <= ex_ctrl_jalr;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_mem <= ex_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_wfd <= ex_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_mul <= ex_ctrl_mul;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_div <= ex_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_wxd <= ex_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_csr <= ex_ctrl_csr;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21
      mem_ctrl_fence_i <= _GEN_20 | ex_ctrl_fence_i;	// src/main/scala/rocket/RocketCore.scala:200:20, :201:21, :532:14, :556:{24,48}, :558:24
    end
    if (mem_pc_valid) begin	// src/main/scala/rocket/RocketCore.scala:505:{36,54}
      wb_ctrl_rocc <= mem_ctrl_rocc;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_mem <= mem_ctrl_mem;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_wfd <= mem_ctrl_wfd;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_div <= mem_ctrl_div;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_wxd <= mem_ctrl_wxd;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_csr <= mem_ctrl_csr;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// src/main/scala/rocket/RocketCore.scala:201:21, :202:20
      wb_reg_cause <=
        _GEN_21
          ? mem_reg_cause
          : {60'h0, _GEN_22 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/RocketCore.scala:227:36, :247:35, :564:64, :570:29, :571:20
      wb_reg_pc <= mem_reg_pc;	// src/main/scala/rocket/RocketCore.scala:232:23, :249:22
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// src/main/scala/rocket/RocketCore.scala:235:30, :251:29
      wb_reg_inst <= mem_reg_inst;	// src/main/scala/rocket/RocketCore.scala:233:25, :254:24
      wb_reg_raw_inst <= mem_reg_raw_inst;	// src/main/scala/rocket/RocketCore.scala:236:29, :255:28
      wb_reg_wdata <=
        ~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd
          ? 64'h0
          : ~mem_reg_xcpt & (mem_ctrl_jalr ^ _mem_npc_misaligned_T_3)
              ? {{30{_mem_br_target_T_9[33]}}, _mem_br_target_T_9}
              : mem_reg_wdata;	// src/main/scala/rocket/RocketCore.scala:201:21, :224:36, :237:26, :256:25, :506:41, :514:56, :515:{26,27,41,59}, :596:{24,39,54}
    end
    ex_reg_xcpt_interrupt <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _csr_io_interrupt;	// src/main/scala/rocket/RocketCore.scala:204:35, :261:35, :265:20, :294:19, :419:20, :421:{37,62}
    ex_reg_valid <= ~ctrl_killd;	// src/main/scala/rocket/RocketCore.scala:205:35, :418:19, :833:{40,71,89,104}
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// src/main/scala/rocket/RocketCore.scala:208:35, :418:19, :420:30, :833:{40,71,89,104}, :1039:26
    if (~ctrl_killd | _csr_io_interrupt | _ibuf_io_inst_0_bits_replay) begin	// src/main/scala/rocket/RocketCore.scala:265:20, :294:19, :418:19, :477:{21,41}, :833:{40,71,89,104}
      ex_reg_cause <=
        _csr_io_interrupt
          ? _csr_io_interrupt_cause
          : {59'h0,
             _bpu_io_debug_if
               ? 5'hE
               : _bpu_io_xcpt_if
                   ? 5'h3
                   : _ibuf_io_inst_0_bits_xcpt0_pf_inst
                       ? 5'hC
                       : _ibuf_io_inst_0_bits_xcpt0_gf_inst
                           ? 5'h14
                           : _ibuf_io_inst_0_bits_xcpt0_ae_inst
                               ? 5'h1
                               : _ibuf_io_inst_0_bits_xcpt1_pf_inst
                                   ? 5'hC
                                   : _ibuf_io_inst_0_bits_xcpt1_gf_inst
                                       ? 5'h14
                                       : _ibuf_io_inst_0_bits_xcpt1_ae_inst
                                           ? 5'h1
                                           : id_virtual_insn ? 5'h16 : 5'h2};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/RocketCore.scala:211:35, :265:20, :294:19, :313:39, :330:19
      ex_reg_pc <= _ibuf_io_pc;	// src/main/scala/rocket/RocketCore.scala:213:22, :265:20
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// src/main/scala/rocket/RocketCore.scala:216:24, :265:20
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// src/main/scala/rocket/RocketCore.scala:217:28, :265:20
    end
    ex_reg_replay <= ~ibuf_io_kill & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// src/main/scala/rocket/RocketCore.scala:212:26, :261:35, :265:20, :419:{20,29,54}
    mem_reg_xcpt_interrupt <= ~ibuf_io_kill & ex_reg_xcpt_interrupt;	// src/main/scala/rocket/RocketCore.scala:204:35, :220:36, :261:35, :419:20, :525:45
    mem_reg_valid <= ~ctrl_killx;	// src/main/scala/rocket/RocketCore.scala:221:36, :493:{35,48}, :522:20
    if (_GEN_19) begin	// src/main/scala/rocket/RocketCore.scala:201:21, :222:36, :529:46, :531:28
    end
    else	// src/main/scala/rocket/RocketCore.scala:222:36, :529:46, :531:28
      mem_reg_rvc <= ex_reg_rvc;	// src/main/scala/rocket/RocketCore.scala:206:35, :222:36
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// src/main/scala/rocket/RocketCore.scala:204:35, :208:35, :224:36, :493:{35,48}, :499:28, :522:20, :524:31
    mem_reg_replay <= ~ibuf_io_kill & replay_ex;	// src/main/scala/rocket/RocketCore.scala:225:36, :261:35, :419:20, :492:33, :523:37
    if (_GEN_19) begin	// src/main/scala/rocket/RocketCore.scala:201:21, :237:26, :529:46, :531:28
    end
    else begin	// src/main/scala/rocket/RocketCore.scala:237:26, :529:46, :531:28
      mem_reg_flush_pipe <= _GEN_20 | ex_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:209:35, :226:36, :538:24, :556:{24,48}, :559:26
      mem_reg_cause <= ex_reg_cause;	// src/main/scala/rocket/RocketCore.scala:211:35, :227:36
      mem_mem_cmd_bh <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// src/main/scala/rocket/RocketCore.scala:214:28, :228:36, :495:{40,50,69}
      mem_reg_load <=
        ex_ctrl_mem
        & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6
           | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6
           | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12
           | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15
           | _mem_reg_store_T_16);	// src/main/scala/rocket/Consts.scala:83:44, :85:68, src/main/scala/rocket/RocketCore.scala:200:20, :229:36, :495:40, :534:33, src/main/scala/util/package.scala:16:47, :73:59
      mem_reg_store <=
        ex_ctrl_mem
        & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3
           | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7
           | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13
           | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// src/main/scala/rocket/Consts.scala:83:44, :86:{32,42,49,59,76}, src/main/scala/rocket/RocketCore.scala:200:20, :230:36, :495:40, :535:34, src/main/scala/util/package.scala:16:47, :73:59
      mem_reg_pc <= ex_reg_pc;	// src/main/scala/rocket/RocketCore.scala:213:22, :232:23
      mem_reg_inst <= ex_reg_inst;	// src/main/scala/rocket/RocketCore.scala:216:24, :233:25
      mem_reg_hls_or_dv <= _csr_io_status_dv;	// src/main/scala/rocket/RocketCore.scala:235:30, :294:19
      mem_reg_raw_inst <= ex_reg_raw_inst;	// src/main/scala/rocket/RocketCore.scala:217:28, :236:29
      mem_reg_wdata <= _alu_io_out;	// src/main/scala/rocket/RocketCore.scala:237:26, :395:19
    end
    if (_GEN_18 | ~(ex_pc_valid & ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc))) begin	// src/main/scala/rocket/RocketCore.scala:200:20, :238:24, :487:{34,51}, :529:{23,46}, :531:28, :552:{24,40,71}, :554:19
    end
    else	// src/main/scala/rocket/RocketCore.scala:238:24, :529:46, :531:28
      mem_reg_rs2 <= casez_tmp_2;	// src/main/scala/rocket/AMOALU.scala:28:13, src/main/scala/rocket/RocketCore.scala:238:24
    if (_GEN_19) begin	// src/main/scala/rocket/RocketCore.scala:201:21, :239:25, :529:46, :531:28
    end
    else	// src/main/scala/rocket/RocketCore.scala:239:25, :529:46, :531:28
      mem_br_taken <= _alu_io_cmp_out;	// src/main/scala/rocket/RocketCore.scala:239:25, :395:19
    wb_reg_valid <= ~_ctrl_killm_T;	// src/main/scala/rocket/RocketCore.scala:243:35, :586:33, :589:19
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// src/main/scala/rocket/RocketCore.scala:244:35, :590:34, :591:27, :645:{27,38,53}, :1039:26
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay) & ~take_pc_wb;	// src/main/scala/rocket/RocketCore.scala:225:36, :245:35, :581:55, :583:37, :590:{31,34}, :645:{27,38,53}
    wb_reg_flush_pipe <= ~_ctrl_killm_T & mem_reg_flush_pipe;	// src/main/scala/rocket/RocketCore.scala:226:36, :246:35, :586:33, :589:19, :592:36
    if (~ctrl_killd & _GEN_17)	// src/main/scala/rocket/RocketCore.scala:383:26, :418:19, :423:22, :465:{23,38}, :467:26, :833:{40,71,89,104}
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// src/main/scala/rocket/RocketCore.scala:383:26, :467:38, :691:17, :1087:19, :1092:25, :1095:{31,39}
    div_io_kill_REG <= _div_io_req_ready & div_io_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket/RocketCore.scala:404:19, :405:36, :585:41
    dcache_blocked_blocked <=
      ~io_dmem_req_ready & ~io_dmem_perf_grant
      & (dcache_blocked_blocked | io_dmem_req_valid_0 | io_dmem_s2_nack);	// src/main/scala/rocket/RocketCore.scala:489:45, :813:22, :814:{60,63,83,95,116}, :892:41
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// src/main/scala/rocket/RocketCore.scala:326:53, :641:42, :682:48, :817:25, :818:{50,72}, :846:47, :917:53, :1039:26
    coreMonitorBundle_rd0val_REG <= ex_rs_0;	// src/main/scala/rocket/RocketCore.scala:385:14, :960:46
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// src/main/scala/rocket/RocketCore.scala:960:{38,46}
    coreMonitorBundle_rd1val_REG <= ex_rs_1;	// src/main/scala/rocket/RocketCore.scala:385:14, :962:46
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// src/main/scala/rocket/RocketCore.scala:962:{38,46}
    if (reset) begin
      id_reg_fence <= 1'h0;	// src/main/scala/rocket/RocketCore.scala:286:29
      _r <= 32'h0;	// src/main/scala/rocket/RocketCore.scala:1066:29
    end
    else begin
      id_reg_fence <=
        ~ctrl_killd
        & ((&_id_ctrl_decoder_decoded_T_10)
           | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T)
           & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, src/main/scala/rocket/RocketCore.scala:265:20, :286:29, :317:29, :321:{37,52}, :322:38, :323:{23,38}, :418:19, :423:22, :428:{26,41}, :833:{40,71,89,104}
      if (ll_wen | _GEN_14)	// src/main/scala/rocket/RocketCore.scala:657:27, :674:44, :679:12, :779:28, :1073:17
        _r <= _GEN_13 | (_GEN_14 ? 32'h1 << wb_reg_inst[11:7] : 32'h0);	// src/main/scala/rocket/RocketCore.scala:254:24, :371:29, :779:28, :1061:60, :1062:62, :1066:29, :1070:{49,58}
      else if (ll_wen)	// src/main/scala/rocket/RocketCore.scala:657:27, :674:44, :679:12
        _r <= _GEN_13;	// src/main/scala/rocket/RocketCore.scala:1062:62, :1066:29
    end
  end // always @(posedge)
  






























































































































 // ENABLE_INITIAL_REG_
  IBuf ibuf (	// src/main/scala/rocket/RocketCore.scala:265:20
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_ready                (io_imem_resp_ready),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (ibuf_io_kill),	// src/main/scala/rocket/RocketCore.scala:261:35
    .io_pc                        (_ibuf_io_pc),
    .io_inst_0_ready              (~_ctrl_stalld_T_28),	// src/main/scala/rocket/RocketCore.scala:821:{18,35,51,71}, :824:32, :826:34, :828:15, :829:17, :830:22, :856:28, :1048:50
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );	// src/main/scala/rocket/RocketCore.scala:265:20
  rf_31x64 rf_ext (	// src/main/scala/rocket/RocketCore.scala:1080:15
    .R0_addr (~_ibuf_io_inst_0_bits_inst_rs2),	// src/main/scala/rocket/RocketCore.scala:265:20, :1081:39
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_rf_ext_R0_data),
    .R1_addr (~_ibuf_io_inst_0_bits_inst_rs1),	// src/main/scala/rocket/RocketCore.scala:265:20, :1081:39
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_rf_ext_R1_data),
    .W0_addr (~rf_waddr),	// src/main/scala/rocket/RocketCore.scala:685:21, :1081:39
    .W0_en   (rf_wen & (|rf_waddr)),	// src/main/scala/rocket/RocketCore.scala:684:23, :685:21, :691:17, :1080:15, :1092:{16,25}
    .W0_clk  (clock),
    .W0_data (rf_wdata)	// src/main/scala/rocket/RocketCore.scala:686:21
  );	// src/main/scala/rocket/RocketCore.scala:1080:15
  CSRFile csr (	// src/main/scala/rocket/RocketCore.scala:294:19
    .clock                              (clock),
    .reset                              (reset),
    .io_ungated_clock                   (clock),
    .io_interrupts_debug                (io_interrupts_debug),
    .io_interrupts_mtip                 (io_interrupts_mtip),
    .io_interrupts_msip                 (io_interrupts_msip),
    .io_interrupts_meip                 (io_interrupts_meip),
    .io_hartid                          (io_hartid),
    .io_rw_addr                         (wb_reg_inst[31:20]),	// src/main/scala/rocket/RocketCore.scala:254:24, :733:32
    .io_rw_cmd                          (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// src/main/scala/rocket/CSR.scala:183:{9,15}, src/main/scala/rocket/RocketCore.scala:202:20, :243:35
    .io_rw_rdata                        (_csr_io_rw_rdata),
    .io_rw_wdata                        (wb_reg_wdata),	// src/main/scala/rocket/RocketCore.scala:256:25
    .io_decode_0_inst                   (_ibuf_io_inst_0_bits_inst_bits),	// src/main/scala/rocket/RocketCore.scala:265:20
    .io_decode_0_read_illegal           (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal          (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush            (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal         (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                       (_csr_io_csr_stall),
    .io_eret                            (_csr_io_eret),
    .io_singleStep                      (_csr_io_singleStep),
    .io_status_debug                    (_csr_io_status_debug),
    .io_status_wfi                      (io_wfi),
    .io_status_isa                      (_csr_io_status_isa),
    .io_status_dv                       (_csr_io_status_dv),
    .io_status_v                        (_csr_io_status_v),
    .io_evec                            (_csr_io_evec),
    .io_exception                       (wb_xcpt),	// src/main/scala/rocket/RocketCore.scala:1039:26
    .io_retire                          (wb_valid),	// src/main/scala/rocket/RocketCore.scala:682:{31,45}
    .io_cause
      (wb_reg_xcpt
         ? wb_reg_cause
         : {59'h0,
            _GEN_0
              ? 5'hF
              : _GEN_1
                  ? 5'hD
                  : {2'h0, _GEN_2 ? 3'h7 : _GEN_3 ? 3'h5 : {1'h1, _GEN_4, 1'h0}}}),	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/rocket/RocketCore.scala:244:35, :247:35, :614:34, :615:34, :618:34, :619:34, :620:34
    .io_pc                              (wb_reg_pc),	// src/main/scala/rocket/RocketCore.scala:249:22
    .io_tval
      (wb_xcpt & (tval_any_addr | wb_reg_cause == 64'h2)
         ? {wb_reg_wdata[63:33] == 31'h0 | (&(wb_reg_wdata[63:33]))
              ? wb_reg_wdata[33]
              : ~(wb_reg_wdata[32]),
            wb_reg_wdata[32:0]}
         : 34'h0),	// src/main/scala/rocket/RocketCore.scala:247:35, :256:25, :709:38, :711:32, :712:{28,46}, :714:21, :1039:26, :1054:{17,23}, :1055:{18,21,29,34,46,51,54}, :1056:{8,16}, src/main/scala/util/package.scala:73:59
    .io_gva
      (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// src/main/scala/rocket/RocketCore.scala:244:35, :251:29, :294:19, :708:24, :709:38, :713:{25,43,62,80}, :1039:26, src/main/scala/util/package.scala:73:59
    .io_time                            (_csr_io_time),
    .io_interrupt                       (_csr_io_interrupt),
    .io_interrupt_cause                 (_csr_io_interrupt_cause),
    .io_bp_0_control_action             (_csr_io_bp_0_control_action),
    .io_bp_0_control_tmatch             (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_x                  (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                  (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                  (_csr_io_bp_0_control_r),
    .io_bp_0_address                    (_csr_io_bp_0_address),
    .io_pmp_cfg_l_0                     (io_ptw_pmp_cfg_l_0),
    .io_pmp_cfg_l_1                     (io_ptw_pmp_cfg_l_1),
    .io_pmp_cfg_l_2                     (io_ptw_pmp_cfg_l_2),
    .io_pmp_cfg_l_3                     (io_ptw_pmp_cfg_l_3),
    .io_pmp_cfg_l_4                     (io_ptw_pmp_cfg_l_4),
    .io_pmp_cfg_l_5                     (io_ptw_pmp_cfg_l_5),
    .io_pmp_cfg_l_6                     (io_ptw_pmp_cfg_l_6),
    .io_pmp_cfg_l_7                     (io_ptw_pmp_cfg_l_7),
    .io_pmp_cfg_a_0                     (io_ptw_pmp_cfg_a_0),
    .io_pmp_cfg_a_1                     (io_ptw_pmp_cfg_a_1),
    .io_pmp_cfg_a_2                     (io_ptw_pmp_cfg_a_2),
    .io_pmp_cfg_a_3                     (io_ptw_pmp_cfg_a_3),
    .io_pmp_cfg_a_4                     (io_ptw_pmp_cfg_a_4),
    .io_pmp_cfg_a_5                     (io_ptw_pmp_cfg_a_5),
    .io_pmp_cfg_a_6                     (io_ptw_pmp_cfg_a_6),
    .io_pmp_cfg_a_7                     (io_ptw_pmp_cfg_a_7),
    .io_pmp_cfg_x_0                     (io_ptw_pmp_cfg_x_0),
    .io_pmp_cfg_x_1                     (io_ptw_pmp_cfg_x_1),
    .io_pmp_cfg_x_2                     (io_ptw_pmp_cfg_x_2),
    .io_pmp_cfg_x_3                     (io_ptw_pmp_cfg_x_3),
    .io_pmp_cfg_x_4                     (io_ptw_pmp_cfg_x_4),
    .io_pmp_cfg_x_5                     (io_ptw_pmp_cfg_x_5),
    .io_pmp_cfg_x_6                     (io_ptw_pmp_cfg_x_6),
    .io_pmp_cfg_x_7                     (io_ptw_pmp_cfg_x_7),
    .io_pmp_cfg_w_0                     (io_ptw_pmp_cfg_w_0),
    .io_pmp_cfg_w_1                     (io_ptw_pmp_cfg_w_1),
    .io_pmp_cfg_w_2                     (io_ptw_pmp_cfg_w_2),
    .io_pmp_cfg_w_3                     (io_ptw_pmp_cfg_w_3),
    .io_pmp_cfg_w_4                     (io_ptw_pmp_cfg_w_4),
    .io_pmp_cfg_w_5                     (io_ptw_pmp_cfg_w_5),
    .io_pmp_cfg_w_6                     (io_ptw_pmp_cfg_w_6),
    .io_pmp_cfg_w_7                     (io_ptw_pmp_cfg_w_7),
    .io_pmp_cfg_r_0                     (io_ptw_pmp_cfg_r_0),
    .io_pmp_cfg_r_1                     (io_ptw_pmp_cfg_r_1),
    .io_pmp_cfg_r_2                     (io_ptw_pmp_cfg_r_2),
    .io_pmp_cfg_r_3                     (io_ptw_pmp_cfg_r_3),
    .io_pmp_cfg_r_4                     (io_ptw_pmp_cfg_r_4),
    .io_pmp_cfg_r_5                     (io_ptw_pmp_cfg_r_5),
    .io_pmp_cfg_r_6                     (io_ptw_pmp_cfg_r_6),
    .io_pmp_cfg_r_7                     (io_ptw_pmp_cfg_r_7),
    .io_pmp_addr_0                      (io_ptw_pmp_addr_0),
    .io_pmp_addr_1                      (io_ptw_pmp_addr_1),
    .io_pmp_addr_2                      (io_ptw_pmp_addr_2),
    .io_pmp_addr_3                      (io_ptw_pmp_addr_3),
    .io_pmp_addr_4                      (io_ptw_pmp_addr_4),
    .io_pmp_addr_5                      (io_ptw_pmp_addr_5),
    .io_pmp_addr_6                      (io_ptw_pmp_addr_6),
    .io_pmp_addr_7                      (io_ptw_pmp_addr_7),
    .io_pmp_mask_0                      (io_ptw_pmp_mask_0),
    .io_pmp_mask_1                      (io_ptw_pmp_mask_1),
    .io_pmp_mask_2                      (io_ptw_pmp_mask_2),
    .io_pmp_mask_3                      (io_ptw_pmp_mask_3),
    .io_pmp_mask_4                      (io_ptw_pmp_mask_4),
    .io_pmp_mask_5                      (io_ptw_pmp_mask_5),
    .io_pmp_mask_6                      (io_ptw_pmp_mask_6),
    .io_pmp_mask_7                      (io_ptw_pmp_mask_7),
    .io_inhibit_cycle                   (_csr_io_inhibit_cycle),
    .io_inst_0
      ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// src/main/scala/rocket/RocketCore.scala:254:24, :255:28, :699:{46,50,66,73,91,119}
    .io_trace_valid_0                   (_csr_io_trace_valid_0),
    .io_trace_iaddr_0                   (_csr_io_trace_iaddr_0),
    .io_trace_insn_0                    (_csr_io_trace_insn_0),
    .io_trace_exception_0               (_csr_io_trace_exception_0),
    .io_customCSRs_0_value              (_csr_io_customCSRs_0_value)
  );	// src/main/scala/rocket/RocketCore.scala:294:19
  BreakpointUnit bpu (	// src/main/scala/rocket/RocketCore.scala:330:19
    .io_status_debug        (_csr_io_status_debug),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_bp_0_address        (_csr_io_bp_0_address),	// src/main/scala/rocket/RocketCore.scala:294:19
    .io_pc                  (_ibuf_io_pc[32:0]),	// src/main/scala/rocket/RocketCore.scala:265:20, :333:13
    .io_ea                  (mem_reg_wdata[32:0]),	// src/main/scala/rocket/RocketCore.scala:237:26, :334:13
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );	// src/main/scala/rocket/RocketCore.scala:330:19
  ALU alu (	// src/main/scala/rocket/RocketCore.scala:395:19
    .io_dw        (ex_ctrl_alu_dw),	// src/main/scala/rocket/RocketCore.scala:200:20
    .io_fn        (ex_ctrl_alu_fn),	// src/main/scala/rocket/RocketCore.scala:200:20
    .io_in2       (casez_tmp_1),	// src/main/scala/chisel3/util/Mux.scala:77:13
    .io_in1
      (ex_ctrl_sel_alu1 == 2'h2
         ? {{30{ex_reg_pc[33]}}, ex_reg_pc}
         : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// src/main/scala/chisel3/util/Mux.scala:77:13, src/main/scala/rocket/RocketCore.scala:200:20, :213:22, :385:14
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );	// src/main/scala/rocket/RocketCore.scala:395:19
  MulDiv div (	// src/main/scala/rocket/RocketCore.scala:404:19
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (_div_io_req_ready),
    .io_req_valid      (div_io_req_valid),	// src/main/scala/rocket/RocketCore.scala:405:36
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// src/main/scala/rocket/RocketCore.scala:200:20
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// src/main/scala/rocket/RocketCore.scala:200:20
    .io_req_bits_in1   (ex_rs_0),	// src/main/scala/rocket/RocketCore.scala:385:14
    .io_req_bits_in2   (ex_rs_1),	// src/main/scala/rocket/RocketCore.scala:385:14
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// src/main/scala/rocket/RocketCore.scala:216:24, :369:29
    .io_kill           (killm_common & div_io_kill_REG),	// src/main/scala/rocket/RocketCore.scala:584:{38,52,68}, :585:{31,41}
    .io_resp_ready     (div_io_resp_ready),	// src/main/scala/rocket/RocketCore.scala:654:21, :674:44, :675:23
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );	// src/main/scala/rocket/RocketCore.scala:404:19
  PlusArgTimeout PlusArgTimeout (	// src/main/scala/util/PlusArg.scala:89:11
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// src/main/scala/rocket/RocketCore.scala:294:19, src/main/scala/util/PlusArg.scala:89:82
  );	// src/main/scala/util/PlusArg.scala:89:11
  assign io_imem_might_request = imem_might_request_reg;	// src/main/scala/rocket/RocketCore.scala:123:35
  assign io_imem_req_valid = ibuf_io_kill;	// src/main/scala/rocket/RocketCore.scala:261:35
  assign io_imem_req_bits_pc =
    wb_xcpt | _csr_io_eret ? _csr_io_evec : _replay_wb_T ? wb_reg_pc : mem_npc;	// src/main/scala/rocket/RocketCore.scala:249:22, :294:19, :510:129, :644:36, :838:{8,17}, :839:8, :1039:26
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// src/main/scala/rocket/RocketCore.scala:590:34, :645:{27,38,53}
  assign io_imem_btb_update_valid =
    mem_reg_valid & ~take_pc_wb
    & (ex_pc_valid
         ? mem_npc != ex_reg_pc
         : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | mem_npc != _ibuf_io_pc)
    & (~(mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal) | mem_cfi_taken);	// src/main/scala/rocket/RocketCore.scala:201:21, :213:22, :221:36, :265:20, :487:{34,51}, :510:129, :512:{8,30}, :513:{8,31,62}, :516:{33,50}, :517:{57,74}, :590:34, :645:{27,38,53}, :858:{45,60,77,81,90}
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// src/main/scala/rocket/RocketCore.scala:221:36, :590:34, :645:{27,38,53}, :871:45
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// src/main/scala/rocket/RocketCore.scala:202:20, :243:35, :841:{40,59,62}
  assign io_dmem_req_valid = io_dmem_req_valid_0;	// src/main/scala/rocket/RocketCore.scala:892:41
  assign io_dmem_req_bits_addr =
    {ex_rs_0[63:33] == 31'h0 | (&(ex_rs_0[63:33]))
       ? _alu_io_adder_out[33]
       : ~(_alu_io_adder_out[32]),
     _alu_io_adder_out[32:0]};	// src/main/scala/rocket/RocketCore.scala:385:14, :395:19, :1054:{17,23}, :1055:{18,21,29,34,46,51,54}, :1056:{8,16}
  assign io_dmem_req_bits_tag = {ex_reg_inst[11:7], ex_ctrl_fp};	// src/main/scala/rocket/RocketCore.scala:200:20, :216:24, :369:29, :893:26
  assign io_dmem_req_bits_cmd = ex_ctrl_mem_cmd;	// src/main/scala/rocket/RocketCore.scala:200:20
  assign io_dmem_req_bits_size = ex_reg_mem_size;	// src/main/scala/rocket/RocketCore.scala:214:28
  assign io_dmem_req_bits_signed = ~(ex_reg_inst[14]);	// src/main/scala/rocket/RocketCore.scala:216:24, :898:{30,75}
  assign io_dmem_req_bits_dv = _csr_io_status_dv;	// src/main/scala/rocket/RocketCore.scala:294:19
  assign io_dmem_s1_kill = killm_common | mem_ldst_xcpt;	// src/main/scala/rocket/RocketCore.scala:563:57, :584:{38,52,68}, :912:35, :1039:26
  assign io_dmem_s1_data_data = mem_reg_rs2;	// src/main/scala/rocket/RocketCore.scala:238:24
  assign io_ptw_status_debug = _csr_io_status_debug;	// src/main/scala/rocket/RocketCore.scala:294:19
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// src/main/scala/rocket/RocketCore.scala:294:19
endmodule

module RocketTile(
  input         clock,
                reset,
                auto_buffer_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_buffer_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_buffer_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_buffer_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_buffer_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_buffer_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_buffer_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_buffer_out_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_buffer_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_buffer_out_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_buffer_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_buffer_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_buffer_out_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_buffer_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_buffer_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_buffer_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_buffer_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_buffer_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_buffer_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_buffer_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_buffer_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_buffer_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_buffer_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_buffer_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_buffer_out_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_buffer_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_buffer_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_wfi_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_int_local_in_2_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_1_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_1_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_local_in_0_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_hartid_in	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _core_io_imem_might_request;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_req_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [33:0] _core_io_imem_req_bits_pc;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_req_bits_speculative;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_resp_ready;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_btb_update_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_bht_update_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_imem_flush_icache;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_valid;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [33:0] _core_io_dmem_req_bits_addr;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [5:0]  _core_io_dmem_req_bits_tag;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [4:0]  _core_io_dmem_req_bits_cmd;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_dmem_req_bits_size;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_bits_signed;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_req_bits_dv;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_dmem_s1_kill;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [63:0] _core_io_dmem_s1_data_data;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_status_debug;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_l_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [1:0]  _core_io_ptw_pmp_cfg_a_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_x_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_w_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_ptw_pmp_cfg_r_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [29:0] _core_io_ptw_pmp_addr_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_0;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_1;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_2;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_3;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_4;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_5;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_6;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [31:0] _core_io_ptw_pmp_mask_7;	// src/main/scala/tile/RocketTile.scala:127:20
  wire [63:0] _core_io_ptw_customCSRs_csrs_0_value;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _core_io_wfi;	// src/main/scala/tile/RocketTile.scala:127:20
  wire        _ptw_io_requestor_0_status_debug;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_l_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_0_pmp_cfg_a_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_w_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_0_pmp_cfg_r_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_0_pmp_addr_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_0_pmp_mask_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_status_debug;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_l_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [1:0]  _ptw_io_requestor_1_pmp_cfg_a_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _ptw_io_requestor_1_pmp_cfg_x_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [29:0] _ptw_io_requestor_1_pmp_addr_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_0;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_1;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_2;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_3;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_4;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_5;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_6;	// src/main/scala/rocket/PTW.scala:805:19
  wire [31:0] _ptw_io_requestor_1_pmp_mask_7;	// src/main/scala/rocket/PTW.scala:805:19
  wire [63:0] _ptw_io_requestor_1_customCSRs_csrs_0_value;	// src/main/scala/rocket/PTW.scala:805:19
  wire        _dcacheArb_io_requestor_0_req_ready;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_nack;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_valid;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [5:0]  _dcacheArb_io_requestor_0_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [63:0] _dcacheArb_io_requestor_0_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [63:0] _dcacheArb_io_requestor_0_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_replay_next;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_ordered;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_perf_release;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_requestor_0_perf_grant;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_valid;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [33:0] _dcacheArb_io_mem_req_bits_addr;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [5:0]  _dcacheArb_io_mem_req_bits_tag;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [4:0]  _dcacheArb_io_mem_req_bits_cmd;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [1:0]  _dcacheArb_io_mem_req_bits_size;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_signed;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_req_bits_dv;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _dcacheArb_io_mem_s1_kill;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire [63:0] _dcacheArb_io_mem_s1_data_data;	// src/main/scala/rocket/HellaCache.scala:286:25
  wire        _frontend_auto_icache_master_out_a_valid;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_auto_icache_master_out_a_bits_address;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_valid;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [33:0] _frontend_io_cpu_resp_bits_pc;	// src/main/scala/rocket/Frontend.scala:386:28
  wire [31:0] _frontend_io_cpu_resp_bits_data;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_pf_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_gf_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_xcpt_ae_inst;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_cpu_resp_bits_replay;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _frontend_io_ptw_req_bits_bits_stage2;	// src/main/scala/rocket/Frontend.scala:386:28
  wire        _dcache_auto_out_a_valid;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [2:0]  _dcache_auto_out_a_bits_opcode;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [2:0]  _dcache_auto_out_a_bits_param;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [3:0]  _dcache_auto_out_a_bits_size;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_a_bits_source;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [31:0] _dcache_auto_out_a_bits_address;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [7:0]  _dcache_auto_out_a_bits_mask;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [63:0] _dcache_auto_out_a_bits_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_b_ready;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_c_valid;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [2:0]  _dcache_auto_out_c_bits_opcode;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [2:0]  _dcache_auto_out_c_bits_param;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [3:0]  _dcache_auto_out_c_bits_size;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_c_bits_source;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [31:0] _dcache_auto_out_c_bits_address;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [63:0] _dcache_auto_out_c_bits_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_d_ready;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_auto_out_e_valid;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [1:0]  _dcache_auto_out_e_bits_sink;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_req_ready;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_nack;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_valid;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [5:0]  _dcache_io_cpu_resp_bits_tag;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [63:0] _dcache_io_cpu_resp_bits_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_bits_replay;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_resp_bits_has_data;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire [63:0] _dcache_io_cpu_resp_bits_data_word_bypass;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_replay_next;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ma_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ma_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_pf_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_pf_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ae_ld;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_s2_xcpt_ae_st;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_ordered;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_perf_release;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_cpu_perf_grant;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_ptw_req_bits_bits_need_gpa;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _dcache_io_ptw_req_bits_bits_stage2;	// src/main/scala/rocket/HellaCache.scala:269:43
  wire        _intXbar_auto_int_out_0;	// src/main/scala/tile/BaseTile.scala:220:37
  wire        _intXbar_auto_int_out_1;	// src/main/scala/tile/BaseTile.scala:220:37
  wire        _intXbar_auto_int_out_2;	// src/main/scala/tile/BaseTile.scala:220:37
  wire        _intXbar_auto_int_out_3;	// src/main/scala/tile/BaseTile.scala:220:37
  wire        _tlMasterXbar_auto_in_1_a_ready;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_1_d_valid;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [2:0]  _tlMasterXbar_auto_in_1_d_bits_opcode;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [3:0]  _tlMasterXbar_auto_in_1_d_bits_size;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [63:0] _tlMasterXbar_auto_in_1_d_bits_data;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_1_d_bits_corrupt;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_a_ready;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_b_valid;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [1:0]  _tlMasterXbar_auto_in_0_b_bits_param;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [3:0]  _tlMasterXbar_auto_in_0_b_bits_size;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_b_bits_source;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [31:0] _tlMasterXbar_auto_in_0_b_bits_address;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_c_ready;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_d_valid;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [2:0]  _tlMasterXbar_auto_in_0_d_bits_opcode;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [1:0]  _tlMasterXbar_auto_in_0_d_bits_param;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [3:0]  _tlMasterXbar_auto_in_0_d_bits_size;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_d_bits_source;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [1:0]  _tlMasterXbar_auto_in_0_d_bits_sink;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_d_bits_denied;	// src/main/scala/tile/BaseTile.scala:218:42
  wire [63:0] _tlMasterXbar_auto_in_0_d_bits_data;	// src/main/scala/tile/BaseTile.scala:218:42
  wire        _tlMasterXbar_auto_in_0_e_ready;	// src/main/scala/tile/BaseTile.scala:218:42
  reg         wfiNodeOut_0_REG;	// src/main/scala/tile/Interrupts.scala:126:36
  always @(posedge clock) begin
    if (reset)
      wfiNodeOut_0_REG <= 1'h0;	// src/main/scala/tile/Interrupts.scala:126:36
    else
      wfiNodeOut_0_REG <= _core_io_wfi;	// src/main/scala/tile/Interrupts.scala:126:36, src/main/scala/tile/RocketTile.scala:127:20
  end // always @(posedge)
  
















 // ENABLE_INITIAL_REG_
  TLXbar_8 tlMasterXbar (	// src/main/scala/tile/BaseTile.scala:218:42
    .clock                    (clock),
    .reset                    (reset),
    .auto_in_1_a_ready        (_tlMasterXbar_auto_in_1_a_ready),
    .auto_in_1_a_valid        (_frontend_auto_icache_master_out_a_valid),	// src/main/scala/rocket/Frontend.scala:386:28
    .auto_in_1_a_bits_address (_frontend_auto_icache_master_out_a_bits_address),	// src/main/scala/rocket/Frontend.scala:386:28
    .auto_in_1_d_valid        (_tlMasterXbar_auto_in_1_d_valid),
    .auto_in_1_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),
    .auto_in_1_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),
    .auto_in_1_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),
    .auto_in_1_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),
    .auto_in_0_a_ready        (_tlMasterXbar_auto_in_0_a_ready),
    .auto_in_0_a_valid        (_dcache_auto_out_a_valid),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_opcode  (_dcache_auto_out_a_bits_opcode),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_param   (_dcache_auto_out_a_bits_param),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_size    (_dcache_auto_out_a_bits_size),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_source  (_dcache_auto_out_a_bits_source),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_address (_dcache_auto_out_a_bits_address),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_mask    (_dcache_auto_out_a_bits_mask),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_a_bits_data    (_dcache_auto_out_a_bits_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_b_ready        (_dcache_auto_out_b_ready),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_b_valid        (_tlMasterXbar_auto_in_0_b_valid),
    .auto_in_0_b_bits_param   (_tlMasterXbar_auto_in_0_b_bits_param),
    .auto_in_0_b_bits_size    (_tlMasterXbar_auto_in_0_b_bits_size),
    .auto_in_0_b_bits_source  (_tlMasterXbar_auto_in_0_b_bits_source),
    .auto_in_0_b_bits_address (_tlMasterXbar_auto_in_0_b_bits_address),
    .auto_in_0_c_ready        (_tlMasterXbar_auto_in_0_c_ready),
    .auto_in_0_c_valid        (_dcache_auto_out_c_valid),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_opcode  (_dcache_auto_out_c_bits_opcode),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_param   (_dcache_auto_out_c_bits_param),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_size    (_dcache_auto_out_c_bits_size),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_source  (_dcache_auto_out_c_bits_source),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_address (_dcache_auto_out_c_bits_address),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_c_bits_data    (_dcache_auto_out_c_bits_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_d_ready        (_dcache_auto_out_d_ready),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_d_valid        (_tlMasterXbar_auto_in_0_d_valid),
    .auto_in_0_d_bits_opcode  (_tlMasterXbar_auto_in_0_d_bits_opcode),
    .auto_in_0_d_bits_param   (_tlMasterXbar_auto_in_0_d_bits_param),
    .auto_in_0_d_bits_size    (_tlMasterXbar_auto_in_0_d_bits_size),
    .auto_in_0_d_bits_source  (_tlMasterXbar_auto_in_0_d_bits_source),
    .auto_in_0_d_bits_sink    (_tlMasterXbar_auto_in_0_d_bits_sink),
    .auto_in_0_d_bits_denied  (_tlMasterXbar_auto_in_0_d_bits_denied),
    .auto_in_0_d_bits_data    (_tlMasterXbar_auto_in_0_d_bits_data),
    .auto_in_0_e_ready        (_tlMasterXbar_auto_in_0_e_ready),
    .auto_in_0_e_valid        (_dcache_auto_out_e_valid),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_in_0_e_bits_sink    (_dcache_auto_out_e_bits_sink),	// src/main/scala/rocket/HellaCache.scala:269:43
    .auto_out_a_ready         (auto_buffer_out_a_ready),
    .auto_out_a_valid         (auto_buffer_out_a_valid),
    .auto_out_a_bits_opcode   (auto_buffer_out_a_bits_opcode),
    .auto_out_a_bits_param    (auto_buffer_out_a_bits_param),
    .auto_out_a_bits_size     (auto_buffer_out_a_bits_size),
    .auto_out_a_bits_source   (auto_buffer_out_a_bits_source),
    .auto_out_a_bits_address  (auto_buffer_out_a_bits_address),
    .auto_out_a_bits_mask     (auto_buffer_out_a_bits_mask),
    .auto_out_a_bits_data     (auto_buffer_out_a_bits_data),
    .auto_out_b_ready         (auto_buffer_out_b_ready),
    .auto_out_b_valid         (auto_buffer_out_b_valid),
    .auto_out_b_bits_opcode   (auto_buffer_out_b_bits_opcode),
    .auto_out_b_bits_param    (auto_buffer_out_b_bits_param),
    .auto_out_b_bits_size     (auto_buffer_out_b_bits_size),
    .auto_out_b_bits_source   (auto_buffer_out_b_bits_source),
    .auto_out_b_bits_address  (auto_buffer_out_b_bits_address),
    .auto_out_b_bits_mask     (auto_buffer_out_b_bits_mask),
    .auto_out_b_bits_corrupt  (auto_buffer_out_b_bits_corrupt),
    .auto_out_c_ready         (auto_buffer_out_c_ready),
    .auto_out_c_valid         (auto_buffer_out_c_valid),
    .auto_out_c_bits_opcode   (auto_buffer_out_c_bits_opcode),
    .auto_out_c_bits_param    (auto_buffer_out_c_bits_param),
    .auto_out_c_bits_size     (auto_buffer_out_c_bits_size),
    .auto_out_c_bits_source   (auto_buffer_out_c_bits_source),
    .auto_out_c_bits_address  (auto_buffer_out_c_bits_address),
    .auto_out_c_bits_data     (auto_buffer_out_c_bits_data),
    .auto_out_d_ready         (auto_buffer_out_d_ready),
    .auto_out_d_valid         (auto_buffer_out_d_valid),
    .auto_out_d_bits_opcode   (auto_buffer_out_d_bits_opcode),
    .auto_out_d_bits_param    (auto_buffer_out_d_bits_param),
    .auto_out_d_bits_size     (auto_buffer_out_d_bits_size),
    .auto_out_d_bits_source   (auto_buffer_out_d_bits_source),
    .auto_out_d_bits_sink     (auto_buffer_out_d_bits_sink),
    .auto_out_d_bits_denied   (auto_buffer_out_d_bits_denied),
    .auto_out_d_bits_data     (auto_buffer_out_d_bits_data),
    .auto_out_d_bits_corrupt  (auto_buffer_out_d_bits_corrupt),
    .auto_out_e_ready         (auto_buffer_out_e_ready),
    .auto_out_e_valid         (auto_buffer_out_e_valid),
    .auto_out_e_bits_sink     (auto_buffer_out_e_bits_sink)
  );	// src/main/scala/tile/BaseTile.scala:218:42
  IntXbar_1 intXbar (	// src/main/scala/tile/BaseTile.scala:220:37
    .auto_int_in_2_0 (auto_int_local_in_2_0),
    .auto_int_in_1_0 (auto_int_local_in_1_0),
    .auto_int_in_1_1 (auto_int_local_in_1_1),
    .auto_int_in_0_0 (auto_int_local_in_0_0),
    .auto_int_out_0  (_intXbar_auto_int_out_0),
    .auto_int_out_1  (_intXbar_auto_int_out_1),
    .auto_int_out_2  (_intXbar_auto_int_out_2),
    .auto_int_out_3  (_intXbar_auto_int_out_3)
  );	// src/main/scala/tile/BaseTile.scala:220:37
  DCache dcache (	// src/main/scala/rocket/HellaCache.scala:269:43
    .clock                             (clock),
    .reset                             (reset),
    .auto_out_a_ready                  (_tlMasterXbar_auto_in_0_a_ready),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_a_valid                  (_dcache_auto_out_a_valid),
    .auto_out_a_bits_opcode            (_dcache_auto_out_a_bits_opcode),
    .auto_out_a_bits_param             (_dcache_auto_out_a_bits_param),
    .auto_out_a_bits_size              (_dcache_auto_out_a_bits_size),
    .auto_out_a_bits_source            (_dcache_auto_out_a_bits_source),
    .auto_out_a_bits_address           (_dcache_auto_out_a_bits_address),
    .auto_out_a_bits_mask              (_dcache_auto_out_a_bits_mask),
    .auto_out_a_bits_data              (_dcache_auto_out_a_bits_data),
    .auto_out_b_ready                  (_dcache_auto_out_b_ready),
    .auto_out_b_valid                  (_tlMasterXbar_auto_in_0_b_valid),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_b_bits_param             (_tlMasterXbar_auto_in_0_b_bits_param),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_b_bits_size              (_tlMasterXbar_auto_in_0_b_bits_size),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_b_bits_source            (_tlMasterXbar_auto_in_0_b_bits_source),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_b_bits_address           (_tlMasterXbar_auto_in_0_b_bits_address),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_c_ready                  (_tlMasterXbar_auto_in_0_c_ready),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_c_valid                  (_dcache_auto_out_c_valid),
    .auto_out_c_bits_opcode            (_dcache_auto_out_c_bits_opcode),
    .auto_out_c_bits_param             (_dcache_auto_out_c_bits_param),
    .auto_out_c_bits_size              (_dcache_auto_out_c_bits_size),
    .auto_out_c_bits_source            (_dcache_auto_out_c_bits_source),
    .auto_out_c_bits_address           (_dcache_auto_out_c_bits_address),
    .auto_out_c_bits_data              (_dcache_auto_out_c_bits_data),
    .auto_out_d_ready                  (_dcache_auto_out_d_ready),
    .auto_out_d_valid                  (_tlMasterXbar_auto_in_0_d_valid),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_opcode            (_tlMasterXbar_auto_in_0_d_bits_opcode),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_param             (_tlMasterXbar_auto_in_0_d_bits_param),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_size              (_tlMasterXbar_auto_in_0_d_bits_size),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_source            (_tlMasterXbar_auto_in_0_d_bits_source),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_sink              (_tlMasterXbar_auto_in_0_d_bits_sink),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_denied            (_tlMasterXbar_auto_in_0_d_bits_denied),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_d_bits_data              (_tlMasterXbar_auto_in_0_d_bits_data),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_e_ready                  (_tlMasterXbar_auto_in_0_e_ready),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_out_e_valid                  (_dcache_auto_out_e_valid),
    .auto_out_e_bits_sink              (_dcache_auto_out_e_bits_sink),
    .io_cpu_req_ready                  (_dcache_io_cpu_req_ready),
    .io_cpu_req_valid                  (_dcacheArb_io_mem_req_valid),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_addr              (_dcacheArb_io_mem_req_bits_addr),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_tag               (_dcacheArb_io_mem_req_bits_tag),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_cmd               (_dcacheArb_io_mem_req_bits_cmd),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_size              (_dcacheArb_io_mem_req_bits_size),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_signed            (_dcacheArb_io_mem_req_bits_signed),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_req_bits_dv                (_dcacheArb_io_mem_req_bits_dv),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_kill                    (_dcacheArb_io_mem_s1_kill),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_data_data               (_dcacheArb_io_mem_s1_data_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_cpu_s1_data_mask               (8'h0),	// src/main/scala/rocket/HellaCache.scala:269:43, :286:25, src/main/scala/rocket/PTW.scala:805:19, src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_s2_nack                    (_dcache_io_cpu_s2_nack),
    .io_cpu_resp_valid                 (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_addr             (/* unused */),
    .io_cpu_resp_bits_tag              (_dcache_io_cpu_resp_bits_tag),
    .io_cpu_resp_bits_cmd              (/* unused */),
    .io_cpu_resp_bits_size             (/* unused */),
    .io_cpu_resp_bits_signed           (/* unused */),
    .io_cpu_resp_bits_dprv             (/* unused */),
    .io_cpu_resp_bits_dv               (/* unused */),
    .io_cpu_resp_bits_data             (_dcache_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_mask             (/* unused */),
    .io_cpu_resp_bits_replay           (_dcache_io_cpu_resp_bits_replay),
    .io_cpu_resp_bits_has_data         (_dcache_io_cpu_resp_bits_has_data),
    .io_cpu_resp_bits_data_word_bypass (_dcache_io_cpu_resp_bits_data_word_bypass),
    .io_cpu_resp_bits_data_raw         (/* unused */),
    .io_cpu_resp_bits_store_data       (/* unused */),
    .io_cpu_replay_next                (_dcache_io_cpu_replay_next),
    .io_cpu_s2_xcpt_ma_ld              (_dcache_io_cpu_s2_xcpt_ma_ld),
    .io_cpu_s2_xcpt_ma_st              (_dcache_io_cpu_s2_xcpt_ma_st),
    .io_cpu_s2_xcpt_pf_ld              (_dcache_io_cpu_s2_xcpt_pf_ld),
    .io_cpu_s2_xcpt_pf_st              (_dcache_io_cpu_s2_xcpt_pf_st),
    .io_cpu_s2_xcpt_ae_ld              (_dcache_io_cpu_s2_xcpt_ae_ld),
    .io_cpu_s2_xcpt_ae_st              (_dcache_io_cpu_s2_xcpt_ae_st),
    .io_cpu_ordered                    (_dcache_io_cpu_ordered),
    .io_cpu_perf_release               (_dcache_io_cpu_perf_release),
    .io_cpu_perf_grant                 (_dcache_io_cpu_perf_grant),
    .io_ptw_req_bits_bits_need_gpa     (_dcache_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2       (_dcache_io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug               (_ptw_io_requestor_0_status_debug),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_0                (_ptw_io_requestor_0_pmp_cfg_l_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_1                (_ptw_io_requestor_0_pmp_cfg_l_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_2                (_ptw_io_requestor_0_pmp_cfg_l_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_3                (_ptw_io_requestor_0_pmp_cfg_l_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_4                (_ptw_io_requestor_0_pmp_cfg_l_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_5                (_ptw_io_requestor_0_pmp_cfg_l_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_6                (_ptw_io_requestor_0_pmp_cfg_l_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_7                (_ptw_io_requestor_0_pmp_cfg_l_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_0                (_ptw_io_requestor_0_pmp_cfg_a_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_1                (_ptw_io_requestor_0_pmp_cfg_a_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_2                (_ptw_io_requestor_0_pmp_cfg_a_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_3                (_ptw_io_requestor_0_pmp_cfg_a_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_4                (_ptw_io_requestor_0_pmp_cfg_a_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_5                (_ptw_io_requestor_0_pmp_cfg_a_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_6                (_ptw_io_requestor_0_pmp_cfg_a_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_7                (_ptw_io_requestor_0_pmp_cfg_a_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_0                (_ptw_io_requestor_0_pmp_cfg_w_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_1                (_ptw_io_requestor_0_pmp_cfg_w_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_2                (_ptw_io_requestor_0_pmp_cfg_w_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_3                (_ptw_io_requestor_0_pmp_cfg_w_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_4                (_ptw_io_requestor_0_pmp_cfg_w_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_5                (_ptw_io_requestor_0_pmp_cfg_w_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_6                (_ptw_io_requestor_0_pmp_cfg_w_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_w_7                (_ptw_io_requestor_0_pmp_cfg_w_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_0                (_ptw_io_requestor_0_pmp_cfg_r_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_1                (_ptw_io_requestor_0_pmp_cfg_r_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_2                (_ptw_io_requestor_0_pmp_cfg_r_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_3                (_ptw_io_requestor_0_pmp_cfg_r_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_4                (_ptw_io_requestor_0_pmp_cfg_r_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_5                (_ptw_io_requestor_0_pmp_cfg_r_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_6                (_ptw_io_requestor_0_pmp_cfg_r_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_r_7                (_ptw_io_requestor_0_pmp_cfg_r_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_0                 (_ptw_io_requestor_0_pmp_addr_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_1                 (_ptw_io_requestor_0_pmp_addr_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_2                 (_ptw_io_requestor_0_pmp_addr_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_3                 (_ptw_io_requestor_0_pmp_addr_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_4                 (_ptw_io_requestor_0_pmp_addr_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_5                 (_ptw_io_requestor_0_pmp_addr_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_6                 (_ptw_io_requestor_0_pmp_addr_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_7                 (_ptw_io_requestor_0_pmp_addr_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_0                 (_ptw_io_requestor_0_pmp_mask_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_1                 (_ptw_io_requestor_0_pmp_mask_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_2                 (_ptw_io_requestor_0_pmp_mask_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_3                 (_ptw_io_requestor_0_pmp_mask_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_4                 (_ptw_io_requestor_0_pmp_mask_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_5                 (_ptw_io_requestor_0_pmp_mask_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_6                 (_ptw_io_requestor_0_pmp_mask_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_7                 (_ptw_io_requestor_0_pmp_mask_7)	// src/main/scala/rocket/PTW.scala:805:19
  );	// src/main/scala/rocket/HellaCache.scala:269:43
  Frontend frontend (	// src/main/scala/rocket/Frontend.scala:386:28
    .clock                                 (clock),
    .reset                                 (reset),
    .auto_icache_master_out_a_ready        (_tlMasterXbar_auto_in_1_a_ready),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_icache_master_out_a_valid        (_frontend_auto_icache_master_out_a_valid),
    .auto_icache_master_out_a_bits_address
      (_frontend_auto_icache_master_out_a_bits_address),
    .auto_icache_master_out_d_valid        (_tlMasterXbar_auto_in_1_d_valid),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_icache_master_out_d_bits_opcode  (_tlMasterXbar_auto_in_1_d_bits_opcode),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_icache_master_out_d_bits_size    (_tlMasterXbar_auto_in_1_d_bits_size),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_icache_master_out_d_bits_data    (_tlMasterXbar_auto_in_1_d_bits_data),	// src/main/scala/tile/BaseTile.scala:218:42
    .auto_icache_master_out_d_bits_corrupt (_tlMasterXbar_auto_in_1_d_bits_corrupt),	// src/main/scala/tile/BaseTile.scala:218:42
    .io_cpu_might_request                  (_core_io_imem_might_request),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_valid                      (_core_io_imem_req_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_bits_pc                    (_core_io_imem_req_bits_pc),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_req_bits_speculative           (_core_io_imem_req_bits_speculative),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_resp_ready                     (_core_io_imem_resp_ready),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_resp_valid                     (_frontend_io_cpu_resp_valid),
    .io_cpu_resp_bits_pc                   (_frontend_io_cpu_resp_bits_pc),
    .io_cpu_resp_bits_data                 (_frontend_io_cpu_resp_bits_data),
    .io_cpu_resp_bits_xcpt_pf_inst         (_frontend_io_cpu_resp_bits_xcpt_pf_inst),
    .io_cpu_resp_bits_xcpt_gf_inst         (_frontend_io_cpu_resp_bits_xcpt_gf_inst),
    .io_cpu_resp_bits_xcpt_ae_inst         (_frontend_io_cpu_resp_bits_xcpt_ae_inst),
    .io_cpu_resp_bits_replay               (_frontend_io_cpu_resp_bits_replay),
    .io_cpu_btb_update_valid               (_core_io_imem_btb_update_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_bht_update_valid               (_core_io_imem_bht_update_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_cpu_flush_icache                   (_core_io_imem_flush_icache),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_ptw_req_bits_bits_need_gpa         (_frontend_io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_stage2           (_frontend_io_ptw_req_bits_bits_stage2),
    .io_ptw_status_debug                   (_ptw_io_requestor_1_status_debug),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_0                    (_ptw_io_requestor_1_pmp_cfg_l_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_1                    (_ptw_io_requestor_1_pmp_cfg_l_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_2                    (_ptw_io_requestor_1_pmp_cfg_l_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_3                    (_ptw_io_requestor_1_pmp_cfg_l_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_4                    (_ptw_io_requestor_1_pmp_cfg_l_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_5                    (_ptw_io_requestor_1_pmp_cfg_l_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_6                    (_ptw_io_requestor_1_pmp_cfg_l_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_l_7                    (_ptw_io_requestor_1_pmp_cfg_l_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_0                    (_ptw_io_requestor_1_pmp_cfg_a_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_1                    (_ptw_io_requestor_1_pmp_cfg_a_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_2                    (_ptw_io_requestor_1_pmp_cfg_a_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_3                    (_ptw_io_requestor_1_pmp_cfg_a_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_4                    (_ptw_io_requestor_1_pmp_cfg_a_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_5                    (_ptw_io_requestor_1_pmp_cfg_a_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_6                    (_ptw_io_requestor_1_pmp_cfg_a_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_a_7                    (_ptw_io_requestor_1_pmp_cfg_a_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_0                    (_ptw_io_requestor_1_pmp_cfg_x_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_1                    (_ptw_io_requestor_1_pmp_cfg_x_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_2                    (_ptw_io_requestor_1_pmp_cfg_x_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_3                    (_ptw_io_requestor_1_pmp_cfg_x_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_4                    (_ptw_io_requestor_1_pmp_cfg_x_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_5                    (_ptw_io_requestor_1_pmp_cfg_x_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_6                    (_ptw_io_requestor_1_pmp_cfg_x_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_cfg_x_7                    (_ptw_io_requestor_1_pmp_cfg_x_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_0                     (_ptw_io_requestor_1_pmp_addr_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_1                     (_ptw_io_requestor_1_pmp_addr_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_2                     (_ptw_io_requestor_1_pmp_addr_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_3                     (_ptw_io_requestor_1_pmp_addr_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_4                     (_ptw_io_requestor_1_pmp_addr_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_5                     (_ptw_io_requestor_1_pmp_addr_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_6                     (_ptw_io_requestor_1_pmp_addr_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_addr_7                     (_ptw_io_requestor_1_pmp_addr_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_0                     (_ptw_io_requestor_1_pmp_mask_0),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_1                     (_ptw_io_requestor_1_pmp_mask_1),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_2                     (_ptw_io_requestor_1_pmp_mask_2),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_3                     (_ptw_io_requestor_1_pmp_mask_3),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_4                     (_ptw_io_requestor_1_pmp_mask_4),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_5                     (_ptw_io_requestor_1_pmp_mask_5),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_6                     (_ptw_io_requestor_1_pmp_mask_6),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_pmp_mask_7                     (_ptw_io_requestor_1_pmp_mask_7),	// src/main/scala/rocket/PTW.scala:805:19
    .io_ptw_customCSRs_csrs_0_value        (_ptw_io_requestor_1_customCSRs_csrs_0_value)	// src/main/scala/rocket/PTW.scala:805:19
  );	// src/main/scala/rocket/Frontend.scala:386:28
  HellaCacheArbiter dcacheArb (	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_requestor_0_req_ready                  (_dcacheArb_io_requestor_0_req_ready),
    .io_requestor_0_req_valid                  (_core_io_dmem_req_valid),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_addr              (_core_io_dmem_req_bits_addr),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_tag               (_core_io_dmem_req_bits_tag),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_cmd               (_core_io_dmem_req_bits_cmd),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_size              (_core_io_dmem_req_bits_size),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_signed            (_core_io_dmem_req_bits_signed),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_req_bits_dv                (_core_io_dmem_req_bits_dv),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s1_kill                    (_core_io_dmem_s1_kill),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s1_data_data               (_core_io_dmem_s1_data_data),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_requestor_0_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),
    .io_requestor_0_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),
    .io_requestor_0_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),
    .io_requestor_0_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),
    .io_requestor_0_resp_bits_replay
      (_dcacheArb_io_requestor_0_resp_bits_replay),
    .io_requestor_0_resp_bits_has_data
      (_dcacheArb_io_requestor_0_resp_bits_has_data),
    .io_requestor_0_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),
    .io_requestor_0_replay_next                (_dcacheArb_io_requestor_0_replay_next),
    .io_requestor_0_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),
    .io_requestor_0_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),
    .io_requestor_0_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),
    .io_requestor_0_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),
    .io_requestor_0_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),
    .io_requestor_0_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),
    .io_requestor_0_ordered                    (_dcacheArb_io_requestor_0_ordered),
    .io_requestor_0_perf_release               (_dcacheArb_io_requestor_0_perf_release),
    .io_requestor_0_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),
    .io_mem_req_ready                          (_dcache_io_cpu_req_ready),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_req_valid                          (_dcacheArb_io_mem_req_valid),
    .io_mem_req_bits_addr                      (_dcacheArb_io_mem_req_bits_addr),
    .io_mem_req_bits_tag                       (_dcacheArb_io_mem_req_bits_tag),
    .io_mem_req_bits_cmd                       (_dcacheArb_io_mem_req_bits_cmd),
    .io_mem_req_bits_size                      (_dcacheArb_io_mem_req_bits_size),
    .io_mem_req_bits_signed                    (_dcacheArb_io_mem_req_bits_signed),
    .io_mem_req_bits_dv                        (_dcacheArb_io_mem_req_bits_dv),
    .io_mem_s1_kill                            (_dcacheArb_io_mem_s1_kill),
    .io_mem_s1_data_data                       (_dcacheArb_io_mem_s1_data_data),
    .io_mem_s2_nack                            (_dcache_io_cpu_s2_nack),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_valid                         (_dcache_io_cpu_resp_valid),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_tag                      (_dcache_io_cpu_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_data                     (_dcache_io_cpu_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_replay                   (_dcache_io_cpu_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_has_data                 (_dcache_io_cpu_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_resp_bits_data_word_bypass
      (_dcache_io_cpu_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_replay_next                        (_dcache_io_cpu_replay_next),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ma_ld                      (_dcache_io_cpu_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ma_st                      (_dcache_io_cpu_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_pf_ld                      (_dcache_io_cpu_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_pf_st                      (_dcache_io_cpu_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ae_ld                      (_dcache_io_cpu_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_s2_xcpt_ae_st                      (_dcache_io_cpu_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_ordered                            (_dcache_io_cpu_ordered),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_perf_release                       (_dcache_io_cpu_perf_release),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_mem_perf_grant                         (_dcache_io_cpu_perf_grant)	// src/main/scala/rocket/HellaCache.scala:269:43
  );	// src/main/scala/rocket/HellaCache.scala:286:25
  PTW ptw (	// src/main/scala/rocket/PTW.scala:805:19
    .clock                                  (clock),
    .io_requestor_0_req_bits_bits_need_gpa  (_dcache_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_req_bits_bits_stage2    (_dcache_io_ptw_req_bits_bits_stage2),	// src/main/scala/rocket/HellaCache.scala:269:43
    .io_requestor_0_status_debug            (_ptw_io_requestor_0_status_debug),
    .io_requestor_0_pmp_cfg_l_0             (_ptw_io_requestor_0_pmp_cfg_l_0),
    .io_requestor_0_pmp_cfg_l_1             (_ptw_io_requestor_0_pmp_cfg_l_1),
    .io_requestor_0_pmp_cfg_l_2             (_ptw_io_requestor_0_pmp_cfg_l_2),
    .io_requestor_0_pmp_cfg_l_3             (_ptw_io_requestor_0_pmp_cfg_l_3),
    .io_requestor_0_pmp_cfg_l_4             (_ptw_io_requestor_0_pmp_cfg_l_4),
    .io_requestor_0_pmp_cfg_l_5             (_ptw_io_requestor_0_pmp_cfg_l_5),
    .io_requestor_0_pmp_cfg_l_6             (_ptw_io_requestor_0_pmp_cfg_l_6),
    .io_requestor_0_pmp_cfg_l_7             (_ptw_io_requestor_0_pmp_cfg_l_7),
    .io_requestor_0_pmp_cfg_a_0             (_ptw_io_requestor_0_pmp_cfg_a_0),
    .io_requestor_0_pmp_cfg_a_1             (_ptw_io_requestor_0_pmp_cfg_a_1),
    .io_requestor_0_pmp_cfg_a_2             (_ptw_io_requestor_0_pmp_cfg_a_2),
    .io_requestor_0_pmp_cfg_a_3             (_ptw_io_requestor_0_pmp_cfg_a_3),
    .io_requestor_0_pmp_cfg_a_4             (_ptw_io_requestor_0_pmp_cfg_a_4),
    .io_requestor_0_pmp_cfg_a_5             (_ptw_io_requestor_0_pmp_cfg_a_5),
    .io_requestor_0_pmp_cfg_a_6             (_ptw_io_requestor_0_pmp_cfg_a_6),
    .io_requestor_0_pmp_cfg_a_7             (_ptw_io_requestor_0_pmp_cfg_a_7),
    .io_requestor_0_pmp_cfg_w_0             (_ptw_io_requestor_0_pmp_cfg_w_0),
    .io_requestor_0_pmp_cfg_w_1             (_ptw_io_requestor_0_pmp_cfg_w_1),
    .io_requestor_0_pmp_cfg_w_2             (_ptw_io_requestor_0_pmp_cfg_w_2),
    .io_requestor_0_pmp_cfg_w_3             (_ptw_io_requestor_0_pmp_cfg_w_3),
    .io_requestor_0_pmp_cfg_w_4             (_ptw_io_requestor_0_pmp_cfg_w_4),
    .io_requestor_0_pmp_cfg_w_5             (_ptw_io_requestor_0_pmp_cfg_w_5),
    .io_requestor_0_pmp_cfg_w_6             (_ptw_io_requestor_0_pmp_cfg_w_6),
    .io_requestor_0_pmp_cfg_w_7             (_ptw_io_requestor_0_pmp_cfg_w_7),
    .io_requestor_0_pmp_cfg_r_0             (_ptw_io_requestor_0_pmp_cfg_r_0),
    .io_requestor_0_pmp_cfg_r_1             (_ptw_io_requestor_0_pmp_cfg_r_1),
    .io_requestor_0_pmp_cfg_r_2             (_ptw_io_requestor_0_pmp_cfg_r_2),
    .io_requestor_0_pmp_cfg_r_3             (_ptw_io_requestor_0_pmp_cfg_r_3),
    .io_requestor_0_pmp_cfg_r_4             (_ptw_io_requestor_0_pmp_cfg_r_4),
    .io_requestor_0_pmp_cfg_r_5             (_ptw_io_requestor_0_pmp_cfg_r_5),
    .io_requestor_0_pmp_cfg_r_6             (_ptw_io_requestor_0_pmp_cfg_r_6),
    .io_requestor_0_pmp_cfg_r_7             (_ptw_io_requestor_0_pmp_cfg_r_7),
    .io_requestor_0_pmp_addr_0              (_ptw_io_requestor_0_pmp_addr_0),
    .io_requestor_0_pmp_addr_1              (_ptw_io_requestor_0_pmp_addr_1),
    .io_requestor_0_pmp_addr_2              (_ptw_io_requestor_0_pmp_addr_2),
    .io_requestor_0_pmp_addr_3              (_ptw_io_requestor_0_pmp_addr_3),
    .io_requestor_0_pmp_addr_4              (_ptw_io_requestor_0_pmp_addr_4),
    .io_requestor_0_pmp_addr_5              (_ptw_io_requestor_0_pmp_addr_5),
    .io_requestor_0_pmp_addr_6              (_ptw_io_requestor_0_pmp_addr_6),
    .io_requestor_0_pmp_addr_7              (_ptw_io_requestor_0_pmp_addr_7),
    .io_requestor_0_pmp_mask_0              (_ptw_io_requestor_0_pmp_mask_0),
    .io_requestor_0_pmp_mask_1              (_ptw_io_requestor_0_pmp_mask_1),
    .io_requestor_0_pmp_mask_2              (_ptw_io_requestor_0_pmp_mask_2),
    .io_requestor_0_pmp_mask_3              (_ptw_io_requestor_0_pmp_mask_3),
    .io_requestor_0_pmp_mask_4              (_ptw_io_requestor_0_pmp_mask_4),
    .io_requestor_0_pmp_mask_5              (_ptw_io_requestor_0_pmp_mask_5),
    .io_requestor_0_pmp_mask_6              (_ptw_io_requestor_0_pmp_mask_6),
    .io_requestor_0_pmp_mask_7              (_ptw_io_requestor_0_pmp_mask_7),
    .io_requestor_1_req_bits_bits_need_gpa  (_frontend_io_ptw_req_bits_bits_need_gpa),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_req_bits_bits_stage2    (_frontend_io_ptw_req_bits_bits_stage2),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_requestor_1_status_debug            (_ptw_io_requestor_1_status_debug),
    .io_requestor_1_pmp_cfg_l_0             (_ptw_io_requestor_1_pmp_cfg_l_0),
    .io_requestor_1_pmp_cfg_l_1             (_ptw_io_requestor_1_pmp_cfg_l_1),
    .io_requestor_1_pmp_cfg_l_2             (_ptw_io_requestor_1_pmp_cfg_l_2),
    .io_requestor_1_pmp_cfg_l_3             (_ptw_io_requestor_1_pmp_cfg_l_3),
    .io_requestor_1_pmp_cfg_l_4             (_ptw_io_requestor_1_pmp_cfg_l_4),
    .io_requestor_1_pmp_cfg_l_5             (_ptw_io_requestor_1_pmp_cfg_l_5),
    .io_requestor_1_pmp_cfg_l_6             (_ptw_io_requestor_1_pmp_cfg_l_6),
    .io_requestor_1_pmp_cfg_l_7             (_ptw_io_requestor_1_pmp_cfg_l_7),
    .io_requestor_1_pmp_cfg_a_0             (_ptw_io_requestor_1_pmp_cfg_a_0),
    .io_requestor_1_pmp_cfg_a_1             (_ptw_io_requestor_1_pmp_cfg_a_1),
    .io_requestor_1_pmp_cfg_a_2             (_ptw_io_requestor_1_pmp_cfg_a_2),
    .io_requestor_1_pmp_cfg_a_3             (_ptw_io_requestor_1_pmp_cfg_a_3),
    .io_requestor_1_pmp_cfg_a_4             (_ptw_io_requestor_1_pmp_cfg_a_4),
    .io_requestor_1_pmp_cfg_a_5             (_ptw_io_requestor_1_pmp_cfg_a_5),
    .io_requestor_1_pmp_cfg_a_6             (_ptw_io_requestor_1_pmp_cfg_a_6),
    .io_requestor_1_pmp_cfg_a_7             (_ptw_io_requestor_1_pmp_cfg_a_7),
    .io_requestor_1_pmp_cfg_x_0             (_ptw_io_requestor_1_pmp_cfg_x_0),
    .io_requestor_1_pmp_cfg_x_1             (_ptw_io_requestor_1_pmp_cfg_x_1),
    .io_requestor_1_pmp_cfg_x_2             (_ptw_io_requestor_1_pmp_cfg_x_2),
    .io_requestor_1_pmp_cfg_x_3             (_ptw_io_requestor_1_pmp_cfg_x_3),
    .io_requestor_1_pmp_cfg_x_4             (_ptw_io_requestor_1_pmp_cfg_x_4),
    .io_requestor_1_pmp_cfg_x_5             (_ptw_io_requestor_1_pmp_cfg_x_5),
    .io_requestor_1_pmp_cfg_x_6             (_ptw_io_requestor_1_pmp_cfg_x_6),
    .io_requestor_1_pmp_cfg_x_7             (_ptw_io_requestor_1_pmp_cfg_x_7),
    .io_requestor_1_pmp_addr_0              (_ptw_io_requestor_1_pmp_addr_0),
    .io_requestor_1_pmp_addr_1              (_ptw_io_requestor_1_pmp_addr_1),
    .io_requestor_1_pmp_addr_2              (_ptw_io_requestor_1_pmp_addr_2),
    .io_requestor_1_pmp_addr_3              (_ptw_io_requestor_1_pmp_addr_3),
    .io_requestor_1_pmp_addr_4              (_ptw_io_requestor_1_pmp_addr_4),
    .io_requestor_1_pmp_addr_5              (_ptw_io_requestor_1_pmp_addr_5),
    .io_requestor_1_pmp_addr_6              (_ptw_io_requestor_1_pmp_addr_6),
    .io_requestor_1_pmp_addr_7              (_ptw_io_requestor_1_pmp_addr_7),
    .io_requestor_1_pmp_mask_0              (_ptw_io_requestor_1_pmp_mask_0),
    .io_requestor_1_pmp_mask_1              (_ptw_io_requestor_1_pmp_mask_1),
    .io_requestor_1_pmp_mask_2              (_ptw_io_requestor_1_pmp_mask_2),
    .io_requestor_1_pmp_mask_3              (_ptw_io_requestor_1_pmp_mask_3),
    .io_requestor_1_pmp_mask_4              (_ptw_io_requestor_1_pmp_mask_4),
    .io_requestor_1_pmp_mask_5              (_ptw_io_requestor_1_pmp_mask_5),
    .io_requestor_1_pmp_mask_6              (_ptw_io_requestor_1_pmp_mask_6),
    .io_requestor_1_pmp_mask_7              (_ptw_io_requestor_1_pmp_mask_7),
    .io_requestor_1_customCSRs_csrs_0_value (_ptw_io_requestor_1_customCSRs_csrs_0_value),
    .io_dpath_status_debug                  (_core_io_ptw_status_debug),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_0                   (_core_io_ptw_pmp_cfg_l_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_1                   (_core_io_ptw_pmp_cfg_l_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_2                   (_core_io_ptw_pmp_cfg_l_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_3                   (_core_io_ptw_pmp_cfg_l_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_4                   (_core_io_ptw_pmp_cfg_l_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_5                   (_core_io_ptw_pmp_cfg_l_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_6                   (_core_io_ptw_pmp_cfg_l_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_l_7                   (_core_io_ptw_pmp_cfg_l_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_0                   (_core_io_ptw_pmp_cfg_a_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_1                   (_core_io_ptw_pmp_cfg_a_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_2                   (_core_io_ptw_pmp_cfg_a_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_3                   (_core_io_ptw_pmp_cfg_a_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_4                   (_core_io_ptw_pmp_cfg_a_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_5                   (_core_io_ptw_pmp_cfg_a_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_6                   (_core_io_ptw_pmp_cfg_a_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_a_7                   (_core_io_ptw_pmp_cfg_a_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_0                   (_core_io_ptw_pmp_cfg_x_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_1                   (_core_io_ptw_pmp_cfg_x_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_2                   (_core_io_ptw_pmp_cfg_x_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_3                   (_core_io_ptw_pmp_cfg_x_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_4                   (_core_io_ptw_pmp_cfg_x_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_5                   (_core_io_ptw_pmp_cfg_x_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_6                   (_core_io_ptw_pmp_cfg_x_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_x_7                   (_core_io_ptw_pmp_cfg_x_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_0                   (_core_io_ptw_pmp_cfg_w_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_1                   (_core_io_ptw_pmp_cfg_w_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_2                   (_core_io_ptw_pmp_cfg_w_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_3                   (_core_io_ptw_pmp_cfg_w_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_4                   (_core_io_ptw_pmp_cfg_w_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_5                   (_core_io_ptw_pmp_cfg_w_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_6                   (_core_io_ptw_pmp_cfg_w_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_w_7                   (_core_io_ptw_pmp_cfg_w_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_0                   (_core_io_ptw_pmp_cfg_r_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_1                   (_core_io_ptw_pmp_cfg_r_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_2                   (_core_io_ptw_pmp_cfg_r_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_3                   (_core_io_ptw_pmp_cfg_r_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_4                   (_core_io_ptw_pmp_cfg_r_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_5                   (_core_io_ptw_pmp_cfg_r_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_6                   (_core_io_ptw_pmp_cfg_r_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_cfg_r_7                   (_core_io_ptw_pmp_cfg_r_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_0                    (_core_io_ptw_pmp_addr_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_1                    (_core_io_ptw_pmp_addr_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_2                    (_core_io_ptw_pmp_addr_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_3                    (_core_io_ptw_pmp_addr_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_4                    (_core_io_ptw_pmp_addr_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_5                    (_core_io_ptw_pmp_addr_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_6                    (_core_io_ptw_pmp_addr_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_addr_7                    (_core_io_ptw_pmp_addr_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_0                    (_core_io_ptw_pmp_mask_0),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_1                    (_core_io_ptw_pmp_mask_1),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_2                    (_core_io_ptw_pmp_mask_2),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_3                    (_core_io_ptw_pmp_mask_3),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_4                    (_core_io_ptw_pmp_mask_4),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_5                    (_core_io_ptw_pmp_mask_5),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_6                    (_core_io_ptw_pmp_mask_6),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_pmp_mask_7                    (_core_io_ptw_pmp_mask_7),	// src/main/scala/tile/RocketTile.scala:127:20
    .io_dpath_customCSRs_csrs_0_value       (_core_io_ptw_customCSRs_csrs_0_value)	// src/main/scala/tile/RocketTile.scala:127:20
  );	// src/main/scala/rocket/PTW.scala:805:19
  Rocket core (	// src/main/scala/tile/RocketTile.scala:127:20
    .clock                              (clock),
    .reset                              (reset),
    .io_hartid                          (auto_hartid_in),
    .io_interrupts_debug                (_intXbar_auto_int_out_0),	// src/main/scala/tile/BaseTile.scala:220:37
    .io_interrupts_mtip                 (_intXbar_auto_int_out_2),	// src/main/scala/tile/BaseTile.scala:220:37
    .io_interrupts_msip                 (_intXbar_auto_int_out_1),	// src/main/scala/tile/BaseTile.scala:220:37
    .io_interrupts_meip                 (_intXbar_auto_int_out_3),	// src/main/scala/tile/BaseTile.scala:220:37
    .io_imem_might_request              (_core_io_imem_might_request),
    .io_imem_req_valid                  (_core_io_imem_req_valid),
    .io_imem_req_bits_pc                (_core_io_imem_req_bits_pc),
    .io_imem_req_bits_speculative       (_core_io_imem_req_bits_speculative),
    .io_imem_resp_ready                 (_core_io_imem_resp_ready),
    .io_imem_resp_valid                 (_frontend_io_cpu_resp_valid),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_pc               (_frontend_io_cpu_resp_bits_pc),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_data             (_frontend_io_cpu_resp_bits_data),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_pf_inst     (_frontend_io_cpu_resp_bits_xcpt_pf_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_gf_inst     (_frontend_io_cpu_resp_bits_xcpt_gf_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_xcpt_ae_inst     (_frontend_io_cpu_resp_bits_xcpt_ae_inst),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_resp_bits_replay           (_frontend_io_cpu_resp_bits_replay),	// src/main/scala/rocket/Frontend.scala:386:28
    .io_imem_btb_update_valid           (_core_io_imem_btb_update_valid),
    .io_imem_bht_update_valid           (_core_io_imem_bht_update_valid),
    .io_imem_flush_icache               (_core_io_imem_flush_icache),
    .io_dmem_req_ready                  (_dcacheArb_io_requestor_0_req_ready),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_req_valid                  (_core_io_dmem_req_valid),
    .io_dmem_req_bits_addr              (_core_io_dmem_req_bits_addr),
    .io_dmem_req_bits_tag               (_core_io_dmem_req_bits_tag),
    .io_dmem_req_bits_cmd               (_core_io_dmem_req_bits_cmd),
    .io_dmem_req_bits_size              (_core_io_dmem_req_bits_size),
    .io_dmem_req_bits_signed            (_core_io_dmem_req_bits_signed),
    .io_dmem_req_bits_dv                (_core_io_dmem_req_bits_dv),
    .io_dmem_s1_kill                    (_core_io_dmem_s1_kill),
    .io_dmem_s1_data_data               (_core_io_dmem_s1_data_data),
    .io_dmem_s2_nack                    (_dcacheArb_io_requestor_0_s2_nack),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_valid                 (_dcacheArb_io_requestor_0_resp_valid),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_tag              (_dcacheArb_io_requestor_0_resp_bits_tag),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_data             (_dcacheArb_io_requestor_0_resp_bits_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_replay           (_dcacheArb_io_requestor_0_resp_bits_replay),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_has_data         (_dcacheArb_io_requestor_0_resp_bits_has_data),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_resp_bits_data_word_bypass
      (_dcacheArb_io_requestor_0_resp_bits_data_word_bypass),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_replay_next                (_dcacheArb_io_requestor_0_replay_next),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ma_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ma_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ma_st              (_dcacheArb_io_requestor_0_s2_xcpt_ma_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_pf_ld              (_dcacheArb_io_requestor_0_s2_xcpt_pf_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_pf_st              (_dcacheArb_io_requestor_0_s2_xcpt_pf_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ae_ld              (_dcacheArb_io_requestor_0_s2_xcpt_ae_ld),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_s2_xcpt_ae_st              (_dcacheArb_io_requestor_0_s2_xcpt_ae_st),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_ordered                    (_dcacheArb_io_requestor_0_ordered),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_perf_release               (_dcacheArb_io_requestor_0_perf_release),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_dmem_perf_grant                 (_dcacheArb_io_requestor_0_perf_grant),	// src/main/scala/rocket/HellaCache.scala:286:25
    .io_ptw_status_debug                (_core_io_ptw_status_debug),
    .io_ptw_pmp_cfg_l_0                 (_core_io_ptw_pmp_cfg_l_0),
    .io_ptw_pmp_cfg_l_1                 (_core_io_ptw_pmp_cfg_l_1),
    .io_ptw_pmp_cfg_l_2                 (_core_io_ptw_pmp_cfg_l_2),
    .io_ptw_pmp_cfg_l_3                 (_core_io_ptw_pmp_cfg_l_3),
    .io_ptw_pmp_cfg_l_4                 (_core_io_ptw_pmp_cfg_l_4),
    .io_ptw_pmp_cfg_l_5                 (_core_io_ptw_pmp_cfg_l_5),
    .io_ptw_pmp_cfg_l_6                 (_core_io_ptw_pmp_cfg_l_6),
    .io_ptw_pmp_cfg_l_7                 (_core_io_ptw_pmp_cfg_l_7),
    .io_ptw_pmp_cfg_a_0                 (_core_io_ptw_pmp_cfg_a_0),
    .io_ptw_pmp_cfg_a_1                 (_core_io_ptw_pmp_cfg_a_1),
    .io_ptw_pmp_cfg_a_2                 (_core_io_ptw_pmp_cfg_a_2),
    .io_ptw_pmp_cfg_a_3                 (_core_io_ptw_pmp_cfg_a_3),
    .io_ptw_pmp_cfg_a_4                 (_core_io_ptw_pmp_cfg_a_4),
    .io_ptw_pmp_cfg_a_5                 (_core_io_ptw_pmp_cfg_a_5),
    .io_ptw_pmp_cfg_a_6                 (_core_io_ptw_pmp_cfg_a_6),
    .io_ptw_pmp_cfg_a_7                 (_core_io_ptw_pmp_cfg_a_7),
    .io_ptw_pmp_cfg_x_0                 (_core_io_ptw_pmp_cfg_x_0),
    .io_ptw_pmp_cfg_x_1                 (_core_io_ptw_pmp_cfg_x_1),
    .io_ptw_pmp_cfg_x_2                 (_core_io_ptw_pmp_cfg_x_2),
    .io_ptw_pmp_cfg_x_3                 (_core_io_ptw_pmp_cfg_x_3),
    .io_ptw_pmp_cfg_x_4                 (_core_io_ptw_pmp_cfg_x_4),
    .io_ptw_pmp_cfg_x_5                 (_core_io_ptw_pmp_cfg_x_5),
    .io_ptw_pmp_cfg_x_6                 (_core_io_ptw_pmp_cfg_x_6),
    .io_ptw_pmp_cfg_x_7                 (_core_io_ptw_pmp_cfg_x_7),
    .io_ptw_pmp_cfg_w_0                 (_core_io_ptw_pmp_cfg_w_0),
    .io_ptw_pmp_cfg_w_1                 (_core_io_ptw_pmp_cfg_w_1),
    .io_ptw_pmp_cfg_w_2                 (_core_io_ptw_pmp_cfg_w_2),
    .io_ptw_pmp_cfg_w_3                 (_core_io_ptw_pmp_cfg_w_3),
    .io_ptw_pmp_cfg_w_4                 (_core_io_ptw_pmp_cfg_w_4),
    .io_ptw_pmp_cfg_w_5                 (_core_io_ptw_pmp_cfg_w_5),
    .io_ptw_pmp_cfg_w_6                 (_core_io_ptw_pmp_cfg_w_6),
    .io_ptw_pmp_cfg_w_7                 (_core_io_ptw_pmp_cfg_w_7),
    .io_ptw_pmp_cfg_r_0                 (_core_io_ptw_pmp_cfg_r_0),
    .io_ptw_pmp_cfg_r_1                 (_core_io_ptw_pmp_cfg_r_1),
    .io_ptw_pmp_cfg_r_2                 (_core_io_ptw_pmp_cfg_r_2),
    .io_ptw_pmp_cfg_r_3                 (_core_io_ptw_pmp_cfg_r_3),
    .io_ptw_pmp_cfg_r_4                 (_core_io_ptw_pmp_cfg_r_4),
    .io_ptw_pmp_cfg_r_5                 (_core_io_ptw_pmp_cfg_r_5),
    .io_ptw_pmp_cfg_r_6                 (_core_io_ptw_pmp_cfg_r_6),
    .io_ptw_pmp_cfg_r_7                 (_core_io_ptw_pmp_cfg_r_7),
    .io_ptw_pmp_addr_0                  (_core_io_ptw_pmp_addr_0),
    .io_ptw_pmp_addr_1                  (_core_io_ptw_pmp_addr_1),
    .io_ptw_pmp_addr_2                  (_core_io_ptw_pmp_addr_2),
    .io_ptw_pmp_addr_3                  (_core_io_ptw_pmp_addr_3),
    .io_ptw_pmp_addr_4                  (_core_io_ptw_pmp_addr_4),
    .io_ptw_pmp_addr_5                  (_core_io_ptw_pmp_addr_5),
    .io_ptw_pmp_addr_6                  (_core_io_ptw_pmp_addr_6),
    .io_ptw_pmp_addr_7                  (_core_io_ptw_pmp_addr_7),
    .io_ptw_pmp_mask_0                  (_core_io_ptw_pmp_mask_0),
    .io_ptw_pmp_mask_1                  (_core_io_ptw_pmp_mask_1),
    .io_ptw_pmp_mask_2                  (_core_io_ptw_pmp_mask_2),
    .io_ptw_pmp_mask_3                  (_core_io_ptw_pmp_mask_3),
    .io_ptw_pmp_mask_4                  (_core_io_ptw_pmp_mask_4),
    .io_ptw_pmp_mask_5                  (_core_io_ptw_pmp_mask_5),
    .io_ptw_pmp_mask_6                  (_core_io_ptw_pmp_mask_6),
    .io_ptw_pmp_mask_7                  (_core_io_ptw_pmp_mask_7),
    .io_ptw_customCSRs_csrs_0_value     (_core_io_ptw_customCSRs_csrs_0_value),
    .io_wfi                             (_core_io_wfi)
  );	// src/main/scala/tile/RocketTile.scala:127:20
  assign auto_wfi_out_0 = wfiNodeOut_0_REG;	// src/main/scala/tile/Interrupts.scala:126:36
endmodule

module TLMonitor_25(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_b_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_b_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_b_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_b_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_b_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_b_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_b_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_b_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_c_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_c_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_c_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_c_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [31:0] io_in_c_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_e_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_e_bits_sink	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [26:0] _GEN = {23'h0, io_in_a_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_0 = {23'h0, io_in_c_bits_size};	// src/main/scala/util/package.scala:235:71
  wire        _a_first_T_1 = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]  param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [3:0]  size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [1:0]  source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [31:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  wire        _d_first_T_3 = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [3:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [1:0]  source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [1:0]  sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg  [8:0]  b_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_2;	// src/main/scala/tilelink/Monitor.scala:407:22
  reg  [1:0]  param_2;	// src/main/scala/tilelink/Monitor.scala:408:22
  reg  [3:0]  size_2;	// src/main/scala/tilelink/Monitor.scala:409:22
  reg  [1:0]  source_2;	// src/main/scala/tilelink/Monitor.scala:410:22
  reg  [31:0] address_1;	// src/main/scala/tilelink/Monitor.scala:411:22
  wire        _c_first_T_1 = io_in_c_ready & io_in_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg  [8:0]  c_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_3;	// src/main/scala/tilelink/Monitor.scala:512:22
  reg  [2:0]  param_3;	// src/main/scala/tilelink/Monitor.scala:513:22
  reg  [3:0]  size_3;	// src/main/scala/tilelink/Monitor.scala:514:22
  reg  [1:0]  source_3;	// src/main/scala/tilelink/Monitor.scala:515:22
  reg  [31:0] address_2;	// src/main/scala/tilelink/Monitor.scala:516:22
  reg  [2:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [11:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [23:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg  [8:0]  a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_first_1 = a_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_1 = d_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire [11:0] _a_opcode_lookup_T_1 =
    inflight_opcodes >> {8'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [3:0]  _GEN_1 = {2'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_2 = _a_first_T_1 & a_first_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [3:0]  _GEN_3 = {2'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [2:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [23:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg  [8:0]  c_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        c_first_1 = c_first_counter_1 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  reg  [8:0]  d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_2 = d_first_counter_2 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_4 = io_in_c_bits_opcode[2] & io_in_c_bits_opcode[1];	// src/main/scala/tilelink/Edges.scala:69:{36,40,51}
  wire [3:0]  _GEN_5 = {2'h0, io_in_c_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire        _GEN_6 = _c_first_T_1 & c_first_1 & _GEN_4;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:69:40, :232:25, src/main/scala/tilelink/Monitor.scala:760:{25,36}
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  reg  [3:0]  inflight_2;	// src/main/scala/tilelink/Monitor.scala:825:27
  reg  [8:0]  d_first_counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        d_first_3 = d_first_counter_3 == 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire        _GEN_7 =
    _d_first_T_3 & d_first_3 & io_in_d_bits_opcode[2] & ~(io_in_d_bits_opcode[1]);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :232:25, src/main/scala/tilelink/Monitor.scala:831:{25,36}
  wire [3:0]  _GEN_8 = {2'h0, io_in_d_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  d_set = _GEN_7 ? 4'h1 << _GEN_8 : 4'h0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Edges.scala:72:40, src/main/scala/tilelink/Monitor.scala:830:25, :831:{25,36,70}, :832:13
  wire        _GEN_9 = io_in_e_ready & io_in_e_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [3:0]  _GEN_10 = {2'h0, io_in_e_bits_sink};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [26:0] _a_first_beats1_decode_T_1 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _a_first_beats1_decode_T_5 = 27'hFFF << _GEN;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _GEN_101 = {23'h0, io_in_d_bits_size};	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_1 = 27'hFFF << _GEN_101;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_5 = 27'hFFF << _GEN_101;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_9 = 27'hFFF << _GEN_101;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _d_first_beats1_decode_T_13 = 27'hFFF << _GEN_101;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_1 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire [26:0] _c_first_beats1_decode_T_5 = 27'hFFF << _GEN_0;	// src/main/scala/util/package.scala:235:71
  wire        _GEN_102 = _d_first_T_3 & d_first_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [46:0] _GEN_103 = {42'h0, io_in_d_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire        _GEN_104 = _d_first_T_3 & d_first_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  wire [3:0]  _d_clr_T = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _a_set_T = 4'h1 << _GEN_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_opcodes_clr_T_5 = 47'hF << {43'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [34:0] _a_opcodes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {31'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [46:0] _d_sizes_clr_T_5 = 47'hFF << _GEN_103;	// src/main/scala/tilelink/Monitor.scala:678:74
  wire [35:0] _a_sizes_set_T_1 =
    {31'h0, _GEN_2 ? {io_in_a_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_a_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :657:52
  wire [3:0]  _d_clr_T_1 = 4'h1 << _GEN_3;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [3:0]  _c_set_T = 4'h1 << _GEN_5;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [46:0] _d_sizes_clr_T_11 = 47'hFF << _GEN_103;	// src/main/scala/tilelink/Monitor.scala:678:74, :788:74
  wire [35:0] _c_sizes_set_T_1 =
    {31'h0, _GEN_6 ? {io_in_c_bits_size, 1'h1} : 5'h0}
    << {31'h0, io_in_c_bits_source, 3'h0};	// src/main/scala/tilelink/Monitor.scala:752:40, :760:{25,36,70}, :763:{28,59}, :765:52
  wire        b_first_done = io_in_b_ready & io_in_b_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      c_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 12'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 3'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 24'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      c_first_counter_1 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_2 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      inflight_2 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:825:27
      d_first_counter_3 <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      if (_a_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|a_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          a_first_counter <= a_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_1[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (a_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <=
            io_in_a_bits_opcode[2] ? 9'h0 : ~(_a_first_beats1_decode_T_5[11:3]);	// src/main/scala/tilelink/Edges.scala:93:37, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          a_first_counter_1 <= a_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (_d_first_T_3) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|d_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          d_first_counter <= d_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (d_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_1 <= d_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_2)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_9[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_2 <= d_first_counter_2 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        if (d_first_3)	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <=
            io_in_d_bits_opcode[0] ? ~(_d_first_beats1_decode_T_13[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          d_first_counter_3 <= d_first_counter_3 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      if (b_first_done) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|b_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          b_first_counter <= b_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          b_first_counter <= 9'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      end
      if (_c_first_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (|c_first_counter)	// src/main/scala/tilelink/Edges.scala:230:27, :232:25
          c_first_counter <= c_first_counter - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_1[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        if (c_first_1)	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <=
            io_in_c_bits_opcode[0] ? ~(_c_first_beats1_decode_T_5[11:3]) : 9'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :222:14, :230:27, src/main/scala/util/package.scala:235:{46,71,76}
        else	// src/main/scala/tilelink/Edges.scala:232:25
          c_first_counter_1 <= c_first_counter_1 - 9'h1;	// src/main/scala/tilelink/Edges.scala:230:27, :231:28
      end
      inflight <=
        (inflight | (_GEN_2 ? _a_set_T[2:0] : 3'h0)) & ~(_GEN_102 ? _d_clr_T[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_2 ? _a_opcodes_set_T_1[11:0] : 12'h0))
        & ~(_GEN_102 ? _d_opcodes_clr_T_5[11:0] : 12'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_2 ? _a_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_102 ? _d_sizes_clr_T_5[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      if (_a_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <=
        (inflight_1 | (_GEN_6 ? _c_set_T[2:0] : 3'h0))
        & ~(_GEN_104 ? _d_clr_T_1[2:0] : 3'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :735:34, :760:{25,36,70}, :761:28, :771:34, :785:{25,70,88}, :786:21, :811:{35,44,46}
      inflight_sizes_1 <=
        (inflight_sizes_1 | (_GEN_6 ? _c_sizes_set_T_1[23:0] : 24'h0))
        & ~(_GEN_104 ? _d_sizes_clr_T_11[23:0] : 24'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :738:34, :760:{25,36,70}, :765:{28,52}, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{41,56,58}
      if (_c_first_T_1 | _d_first_T_3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/tilelink/Monitor.scala:821:25
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
      inflight_2 <= (inflight_2 | d_set) & ~(_GEN_9 ? 4'h1 << _GEN_10 : 4'h0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:825:27, :830:25, :831:70, :832:13, :836:25, :837:71, :838:13, :844:{27,36,38}
    end
    if (_a_first_T_1 & ~(|a_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (_d_first_T_3 & ~(|d_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
    if (b_first_done & ~(|b_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:419:18
      opcode_2 <= io_in_b_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:407:22
      param_2 <= io_in_b_bits_param;	// src/main/scala/tilelink/Monitor.scala:408:22
      size_2 <= io_in_b_bits_size;	// src/main/scala/tilelink/Monitor.scala:409:22
      source_2 <= io_in_b_bits_source;	// src/main/scala/tilelink/Monitor.scala:410:22
      address_1 <= io_in_b_bits_address;	// src/main/scala/tilelink/Monitor.scala:411:22
    end
    if (_c_first_T_1 & ~(|c_first_counter)) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:524:18
      opcode_3 <= io_in_c_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:512:22
      param_3 <= io_in_c_bits_param;	// src/main/scala/tilelink/Monitor.scala:513:22
      size_3 <= io_in_c_bits_size;	// src/main/scala/tilelink/Monitor.scala:514:22
      source_3 <= io_in_c_bits_source;	// src/main/scala/tilelink/Monitor.scala:515:22
      address_2 <= io_in_c_bits_address;	// src/main/scala/tilelink/Monitor.scala:516:22
    end
  end // always @(posedge)
  























































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module Queue_78(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x32 ram_address_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_address),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_address)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x8 ram_mask_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_mask),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_mask)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (1'h0)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_79(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_corrupt,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_denied,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_sink_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_sink),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_sink)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_denied_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_denied),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_denied)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

// VCS coverage exclude_file
module ram_2x52(	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  input         R0_addr,
                R0_en,
                R0_clk,
  output [51:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [51:0] W0_data
);

  reg [51:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  end // always @(posedge)
  












 // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 52'bx;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_80(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  wire [51:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire        full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire        do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire        do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x52 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data ({9'hFF, io_enq_bits_address, 6'h6, io_enq_bits_param, 3'h6})	// src/main/scala/chisel3/util/Decoupled.scala:273:14, :274:95
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
  assign io_deq_bits_opcode = _ram_ext_R0_data[2:0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_param = _ram_ext_R0_data[4:3];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_size = _ram_ext_R0_data[8:5];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_source = _ram_ext_R0_data[10:9];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_address = _ram_ext_R0_data[42:11];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_mask = _ram_ext_R0_data[50:43];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_corrupt = _ram_ext_R0_data[51];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module Queue_81(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_param,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_address,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_corrupt	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x3 ram_opcode_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_opcode),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_opcode)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x3 ram_param_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_param),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_param)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x4 ram_size_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_size),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_source_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_source),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_source)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x32 ram_address_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_address),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_address)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_corrupt_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_corrupt),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (1'h0)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_82(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0] io_enq_bits_sink,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0] io_deq_bits_sink	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~empty)	// src/main/scala/chisel3/util/Decoupled.scala:279:25
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == ~empty))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:25, :294:{15,27}, :295:16, :303:19
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x2 ram_sink_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_sink),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_sink)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module TLBuffer_10(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_b_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_in_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_e_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_e_bits_sink	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _nodeOut_e_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeOut_c_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_b_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _nodeIn_b_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _nodeIn_b_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _nodeIn_b_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _nodeIn_b_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _nodeIn_b_q_io_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _nodeIn_b_q_io_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_b_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [3:0]  _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  TLMonitor_25 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_b_ready        (auto_in_b_ready),
    .io_in_b_valid        (_nodeIn_b_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_opcode  (_nodeIn_b_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_param   (_nodeIn_b_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_size    (_nodeIn_b_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_source  (_nodeIn_b_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_address (_nodeIn_b_q_io_deq_bits_address),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_mask    (_nodeIn_b_q_io_deq_bits_mask),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_b_bits_corrupt (_nodeIn_b_q_io_deq_bits_corrupt),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_c_ready        (_nodeOut_c_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_c_valid        (auto_in_c_valid),
    .io_in_c_bits_opcode  (auto_in_c_bits_opcode),
    .io_in_c_bits_param   (auto_in_c_bits_param),
    .io_in_c_bits_size    (auto_in_c_bits_size),
    .io_in_c_bits_source  (auto_in_c_bits_source),
    .io_in_c_bits_address (auto_in_c_bits_address),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_param   (_nodeIn_d_q_io_deq_bits_param),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_size    (_nodeIn_d_q_io_deq_bits_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_nodeIn_d_q_io_deq_bits_source),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_e_ready        (_nodeOut_e_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_e_valid        (auto_in_e_valid),
    .io_in_e_bits_sink    (auto_in_e_bits_sink)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  Queue_78 nodeOut_a_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_a_q_io_enq_ready),
    .io_enq_valid        (auto_in_a_valid),
    .io_enq_bits_opcode  (auto_in_a_bits_opcode),
    .io_enq_bits_param   (auto_in_a_bits_param),
    .io_enq_bits_size    (auto_in_a_bits_size),
    .io_enq_bits_source  (auto_in_a_bits_source),
    .io_enq_bits_address (auto_in_a_bits_address),
    .io_enq_bits_mask    (auto_in_a_bits_mask),
    .io_enq_bits_data    (auto_in_a_bits_data),
    .io_deq_ready        (auto_out_a_ready),
    .io_deq_valid        (auto_out_a_valid),
    .io_deq_bits_opcode  (auto_out_a_bits_opcode),
    .io_deq_bits_param   (auto_out_a_bits_param),
    .io_deq_bits_size    (auto_out_a_bits_size),
    .io_deq_bits_source  (auto_out_a_bits_source),
    .io_deq_bits_address (auto_out_a_bits_address),
    .io_deq_bits_mask    (auto_out_a_bits_mask),
    .io_deq_bits_data    (auto_out_a_bits_data),
    .io_deq_bits_corrupt (auto_out_a_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_79 nodeIn_d_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_d_ready),
    .io_enq_valid        (auto_out_d_valid),
    .io_enq_bits_opcode  (auto_out_d_bits_opcode),
    .io_enq_bits_param   (auto_out_d_bits_param),
    .io_enq_bits_size    (auto_out_d_bits_size),
    .io_enq_bits_source  (auto_out_d_bits_source),
    .io_enq_bits_sink    (auto_out_d_bits_sink),
    .io_enq_bits_denied  (auto_out_d_bits_denied),
    .io_enq_bits_data    (auto_out_d_bits_data),
    .io_enq_bits_corrupt (auto_out_d_bits_corrupt),
    .io_deq_ready        (auto_in_d_ready),
    .io_deq_valid        (_nodeIn_d_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_d_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_d_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_d_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_d_q_io_deq_bits_source),
    .io_deq_bits_sink    (_nodeIn_d_q_io_deq_bits_sink),
    .io_deq_bits_denied  (_nodeIn_d_q_io_deq_bits_denied),
    .io_deq_bits_data    (auto_in_d_bits_data),
    .io_deq_bits_corrupt (_nodeIn_d_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_80 nodeIn_b_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (auto_out_b_ready),
    .io_enq_valid        (auto_out_b_valid),
    .io_enq_bits_param   (auto_out_b_bits_param),
    .io_enq_bits_address (auto_out_b_bits_address),
    .io_deq_ready        (auto_in_b_ready),
    .io_deq_valid        (_nodeIn_b_q_io_deq_valid),
    .io_deq_bits_opcode  (_nodeIn_b_q_io_deq_bits_opcode),
    .io_deq_bits_param   (_nodeIn_b_q_io_deq_bits_param),
    .io_deq_bits_size    (_nodeIn_b_q_io_deq_bits_size),
    .io_deq_bits_source  (_nodeIn_b_q_io_deq_bits_source),
    .io_deq_bits_address (_nodeIn_b_q_io_deq_bits_address),
    .io_deq_bits_mask    (_nodeIn_b_q_io_deq_bits_mask),
    .io_deq_bits_corrupt (_nodeIn_b_q_io_deq_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_81 nodeOut_c_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_nodeOut_c_q_io_enq_ready),
    .io_enq_valid        (auto_in_c_valid),
    .io_enq_bits_opcode  (auto_in_c_bits_opcode),
    .io_enq_bits_param   (auto_in_c_bits_param),
    .io_enq_bits_size    (auto_in_c_bits_size),
    .io_enq_bits_source  (auto_in_c_bits_source),
    .io_enq_bits_address (auto_in_c_bits_address),
    .io_enq_bits_data    (auto_in_c_bits_data),
    .io_deq_ready        (auto_out_c_ready),
    .io_deq_valid        (auto_out_c_valid),
    .io_deq_bits_opcode  (auto_out_c_bits_opcode),
    .io_deq_bits_param   (auto_out_c_bits_param),
    .io_deq_bits_size    (auto_out_c_bits_size),
    .io_deq_bits_source  (auto_out_c_bits_source),
    .io_deq_bits_address (auto_out_c_bits_address),
    .io_deq_bits_data    (auto_out_c_bits_data),
    .io_deq_bits_corrupt (auto_out_c_bits_corrupt)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_82 nodeOut_e_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_nodeOut_e_q_io_enq_ready),
    .io_enq_valid     (auto_in_e_valid),
    .io_enq_bits_sink (auto_in_e_bits_sink),
    .io_deq_valid     (auto_out_e_valid),
    .io_deq_bits_sink (auto_out_e_bits_sink)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_a_ready = _nodeOut_a_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_valid = _nodeIn_b_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_opcode = _nodeIn_b_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_param = _nodeIn_b_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_size = _nodeIn_b_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_source = _nodeIn_b_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_address = _nodeIn_b_q_io_deq_bits_address;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_mask = _nodeIn_b_q_io_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_bits_corrupt = _nodeIn_b_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_c_ready = _nodeOut_c_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _nodeIn_d_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = _nodeIn_d_q_io_deq_bits_opcode;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_param = _nodeIn_d_q_io_deq_bits_param;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_size = _nodeIn_d_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _nodeIn_d_q_io_deq_bits_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_sink = _nodeIn_d_q_io_deq_bits_sink;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_denied = _nodeIn_d_q_io_deq_bits_denied;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_corrupt = _nodeIn_d_q_io_deq_bits_corrupt;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_e_ready = _nodeOut_e_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module SynchronizerShiftReg_w1_d3(
  input  clock,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  NonSyncResetSynchronizerPrimitiveShiftReg_d3 output_chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

module IntSyncAsyncCrossingSink_1(
  input  clock,
         auto_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_0	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  SynchronizerShiftReg_w1_d3 chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .io_d  (auto_in_sync_0),
    .io_q  (auto_out_0)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

module IntSyncSyncCrossingSink(
  input  auto_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_in_sync_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_1	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_0 = auto_in_sync_0;
  assign auto_out_1 = auto_in_sync_1;
endmodule

module IntSyncSyncCrossingSink_1(
  input  auto_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_0	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_0 = auto_in_sync_0;
endmodule

module AsyncResetRegVec_w1_i0(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/AsyncResetReg.scala:59:14
  output io_q	// src/main/scala/util/AsyncResetReg.scala:59:14
);

  reg reg_0;	// src/main/scala/util/AsyncResetReg.scala:61:50
  always @(posedge clock or posedge reset) begin
    if (reset)
      reg_0 <= 1'h0;	// src/main/scala/util/AsyncResetReg.scala:61:50
    else
      reg_0 <= io_d;	// src/main/scala/util/AsyncResetReg.scala:61:50
  end // always @(posedge, posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_q = reg_0;	// src/main/scala/util/AsyncResetReg.scala:61:50
endmodule

module IntSyncCrossingSource_1(
  input  clock,
         reset,
         auto_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_sync_0	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  AsyncResetRegVec_w1_i0 reg_0 (	// src/main/scala/util/AsyncResetReg.scala:86:21
    .clock (clock),
    .reset (reset),
    .io_d  (auto_in_0),
    .io_q  (auto_out_sync_0)
  );	// src/main/scala/util/AsyncResetReg.scala:86:21
endmodule

module TilePRCIDomain(
  input         auto_intsink_in_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tile_reset_domain_tile_hartid_in,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_clock_xing_in_1_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_clock_xing_in_0_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_clock_xing_in_0_sync_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_master_clock_xing_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_master_clock_xing_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_master_clock_xing_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_tl_master_clock_xing_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_master_clock_xing_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_tl_master_clock_xing_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_master_clock_xing_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_tl_master_clock_xing_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_tl_master_clock_xing_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_master_clock_xing_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_master_clock_xing_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_tl_master_clock_xing_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_master_clock_xing_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_master_clock_xing_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_master_clock_xing_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_master_clock_xing_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_master_clock_xing_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_master_clock_xing_out_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tap_clock_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tap_clock_in_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        _intsink_2_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire        _intsink_1_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire        _intsink_1_auto_out_1;	// src/main/scala/interrupts/Crossing.scala:99:29
  wire        _intsink_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire        _buffer_auto_in_a_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_b_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_in_b_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_b_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_b_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_b_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [31:0] _buffer_auto_in_b_bits_address;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  _buffer_auto_in_b_bits_mask;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_b_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_c_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _buffer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _buffer_auto_in_d_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _buffer_auto_in_d_bits_sink;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_denied;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _buffer_auto_in_d_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _buffer_auto_in_e_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _tile_reset_domain_tile_auto_buffer_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [1:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] _tile_reset_domain_tile_auto_buffer_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [7:0]  _tile_reset_domain_tile_auto_buffer_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [63:0] _tile_reset_domain_tile_auto_buffer_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire        _tile_reset_domain_tile_auto_buffer_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire        _tile_reset_domain_tile_auto_buffer_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [2:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [3:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [1:0]  _tile_reset_domain_tile_auto_buffer_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [31:0] _tile_reset_domain_tile_auto_buffer_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [63:0] _tile_reset_domain_tile_auto_buffer_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire        _tile_reset_domain_tile_auto_buffer_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire        _tile_reset_domain_tile_auto_buffer_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire [1:0]  _tile_reset_domain_tile_auto_buffer_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:251:53
  wire        _tile_reset_domain_tile_auto_wfi_out_0;	// src/main/scala/subsystem/HasTiles.scala:251:53
  RocketTile tile_reset_domain_tile (	// src/main/scala/subsystem/HasTiles.scala:251:53
    .clock                          (auto_tap_clock_in_clock),
    .reset                          (auto_tap_clock_in_reset),
    .auto_buffer_out_a_ready        (_buffer_auto_in_a_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_a_valid        (_tile_reset_domain_tile_auto_buffer_out_a_valid),
    .auto_buffer_out_a_bits_opcode
      (_tile_reset_domain_tile_auto_buffer_out_a_bits_opcode),
    .auto_buffer_out_a_bits_param
      (_tile_reset_domain_tile_auto_buffer_out_a_bits_param),
    .auto_buffer_out_a_bits_size    (_tile_reset_domain_tile_auto_buffer_out_a_bits_size),
    .auto_buffer_out_a_bits_source
      (_tile_reset_domain_tile_auto_buffer_out_a_bits_source),
    .auto_buffer_out_a_bits_address
      (_tile_reset_domain_tile_auto_buffer_out_a_bits_address),
    .auto_buffer_out_a_bits_mask    (_tile_reset_domain_tile_auto_buffer_out_a_bits_mask),
    .auto_buffer_out_a_bits_data    (_tile_reset_domain_tile_auto_buffer_out_a_bits_data),
    .auto_buffer_out_b_ready        (_tile_reset_domain_tile_auto_buffer_out_b_ready),
    .auto_buffer_out_b_valid        (_buffer_auto_in_b_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_opcode  (_buffer_auto_in_b_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_param   (_buffer_auto_in_b_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_size    (_buffer_auto_in_b_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_source  (_buffer_auto_in_b_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_address (_buffer_auto_in_b_bits_address),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_mask    (_buffer_auto_in_b_bits_mask),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_b_bits_corrupt (_buffer_auto_in_b_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_c_ready        (_buffer_auto_in_c_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_c_valid        (_tile_reset_domain_tile_auto_buffer_out_c_valid),
    .auto_buffer_out_c_bits_opcode
      (_tile_reset_domain_tile_auto_buffer_out_c_bits_opcode),
    .auto_buffer_out_c_bits_param
      (_tile_reset_domain_tile_auto_buffer_out_c_bits_param),
    .auto_buffer_out_c_bits_size    (_tile_reset_domain_tile_auto_buffer_out_c_bits_size),
    .auto_buffer_out_c_bits_source
      (_tile_reset_domain_tile_auto_buffer_out_c_bits_source),
    .auto_buffer_out_c_bits_address
      (_tile_reset_domain_tile_auto_buffer_out_c_bits_address),
    .auto_buffer_out_c_bits_data    (_tile_reset_domain_tile_auto_buffer_out_c_bits_data),
    .auto_buffer_out_d_ready        (_tile_reset_domain_tile_auto_buffer_out_d_ready),
    .auto_buffer_out_d_valid        (_buffer_auto_in_d_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_opcode  (_buffer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_param   (_buffer_auto_in_d_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_size    (_buffer_auto_in_d_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_source  (_buffer_auto_in_d_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_sink    (_buffer_auto_in_d_bits_sink),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_denied  (_buffer_auto_in_d_bits_denied),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_data    (_buffer_auto_in_d_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_d_bits_corrupt (_buffer_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_e_ready        (_buffer_auto_in_e_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_buffer_out_e_valid        (_tile_reset_domain_tile_auto_buffer_out_e_valid),
    .auto_buffer_out_e_bits_sink    (_tile_reset_domain_tile_auto_buffer_out_e_bits_sink),
    .auto_wfi_out_0                 (_tile_reset_domain_tile_auto_wfi_out_0),
    .auto_int_local_in_2_0          (_intsink_2_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_local_in_1_0          (_intsink_1_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_local_in_1_1          (_intsink_1_auto_out_1),	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_int_local_in_0_0          (_intsink_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_hartid_in                 (auto_tile_reset_domain_tile_hartid_in)
  );	// src/main/scala/subsystem/HasTiles.scala:251:53
  TLBuffer_10 buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock                   (auto_tap_clock_in_clock),
    .reset                   (auto_tap_clock_in_reset),
    .auto_in_a_ready         (_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_tile_reset_domain_tile_auto_buffer_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_opcode   (_tile_reset_domain_tile_auto_buffer_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_param    (_tile_reset_domain_tile_auto_buffer_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_size     (_tile_reset_domain_tile_auto_buffer_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_source   (_tile_reset_domain_tile_auto_buffer_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_address  (_tile_reset_domain_tile_auto_buffer_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_mask     (_tile_reset_domain_tile_auto_buffer_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_a_bits_data     (_tile_reset_domain_tile_auto_buffer_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_b_ready         (_tile_reset_domain_tile_auto_buffer_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_b_valid         (_buffer_auto_in_b_valid),
    .auto_in_b_bits_opcode   (_buffer_auto_in_b_bits_opcode),
    .auto_in_b_bits_param    (_buffer_auto_in_b_bits_param),
    .auto_in_b_bits_size     (_buffer_auto_in_b_bits_size),
    .auto_in_b_bits_source   (_buffer_auto_in_b_bits_source),
    .auto_in_b_bits_address  (_buffer_auto_in_b_bits_address),
    .auto_in_b_bits_mask     (_buffer_auto_in_b_bits_mask),
    .auto_in_b_bits_corrupt  (_buffer_auto_in_b_bits_corrupt),
    .auto_in_c_ready         (_buffer_auto_in_c_ready),
    .auto_in_c_valid         (_tile_reset_domain_tile_auto_buffer_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_opcode   (_tile_reset_domain_tile_auto_buffer_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_param    (_tile_reset_domain_tile_auto_buffer_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_size     (_tile_reset_domain_tile_auto_buffer_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_source   (_tile_reset_domain_tile_auto_buffer_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_address  (_tile_reset_domain_tile_auto_buffer_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_c_bits_data     (_tile_reset_domain_tile_auto_buffer_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_d_ready         (_tile_reset_domain_tile_auto_buffer_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_d_valid         (_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_buffer_auto_in_d_bits_corrupt),
    .auto_in_e_ready         (_buffer_auto_in_e_ready),
    .auto_in_e_valid         (_tile_reset_domain_tile_auto_buffer_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_in_e_bits_sink     (_tile_reset_domain_tile_auto_buffer_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_out_a_ready        (auto_tl_master_clock_xing_out_a_ready),
    .auto_out_a_valid        (auto_tl_master_clock_xing_out_a_valid),
    .auto_out_a_bits_opcode  (auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_out_a_bits_param   (auto_tl_master_clock_xing_out_a_bits_param),
    .auto_out_a_bits_size    (auto_tl_master_clock_xing_out_a_bits_size),
    .auto_out_a_bits_source  (auto_tl_master_clock_xing_out_a_bits_source),
    .auto_out_a_bits_address (auto_tl_master_clock_xing_out_a_bits_address),
    .auto_out_a_bits_mask    (auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_out_a_bits_data    (auto_tl_master_clock_xing_out_a_bits_data),
    .auto_out_a_bits_corrupt (auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_out_b_ready        (auto_tl_master_clock_xing_out_b_ready),
    .auto_out_b_valid        (auto_tl_master_clock_xing_out_b_valid),
    .auto_out_b_bits_param   (auto_tl_master_clock_xing_out_b_bits_param),
    .auto_out_b_bits_address (auto_tl_master_clock_xing_out_b_bits_address),
    .auto_out_c_ready        (auto_tl_master_clock_xing_out_c_ready),
    .auto_out_c_valid        (auto_tl_master_clock_xing_out_c_valid),
    .auto_out_c_bits_opcode  (auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_out_c_bits_param   (auto_tl_master_clock_xing_out_c_bits_param),
    .auto_out_c_bits_size    (auto_tl_master_clock_xing_out_c_bits_size),
    .auto_out_c_bits_source  (auto_tl_master_clock_xing_out_c_bits_source),
    .auto_out_c_bits_address (auto_tl_master_clock_xing_out_c_bits_address),
    .auto_out_c_bits_data    (auto_tl_master_clock_xing_out_c_bits_data),
    .auto_out_c_bits_corrupt (auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_out_d_ready        (auto_tl_master_clock_xing_out_d_ready),
    .auto_out_d_valid        (auto_tl_master_clock_xing_out_d_valid),
    .auto_out_d_bits_opcode  (auto_tl_master_clock_xing_out_d_bits_opcode),
    .auto_out_d_bits_param   (auto_tl_master_clock_xing_out_d_bits_param),
    .auto_out_d_bits_size    (auto_tl_master_clock_xing_out_d_bits_size),
    .auto_out_d_bits_source  (auto_tl_master_clock_xing_out_d_bits_source),
    .auto_out_d_bits_sink    (auto_tl_master_clock_xing_out_d_bits_sink),
    .auto_out_d_bits_denied  (auto_tl_master_clock_xing_out_d_bits_denied),
    .auto_out_d_bits_data    (auto_tl_master_clock_xing_out_d_bits_data),
    .auto_out_d_bits_corrupt (auto_tl_master_clock_xing_out_d_bits_corrupt),
    .auto_out_e_valid        (auto_tl_master_clock_xing_out_e_valid),
    .auto_out_e_bits_sink    (auto_tl_master_clock_xing_out_e_bits_sink)
  );	// src/main/scala/tilelink/Buffer.scala:69:28
  IntSyncAsyncCrossingSink_1 intsink (	// src/main/scala/interrupts/Crossing.scala:78:29
    .clock          (auto_tap_clock_in_clock),
    .auto_in_sync_0 (auto_intsink_in_sync_0),
    .auto_out_0     (_intsink_auto_out_0)
  );	// src/main/scala/interrupts/Crossing.scala:78:29
  IntSyncSyncCrossingSink intsink_1 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (auto_int_in_clock_xing_in_0_sync_0),
    .auto_in_sync_1 (auto_int_in_clock_xing_in_0_sync_1),
    .auto_out_0     (_intsink_1_auto_out_0),
    .auto_out_1     (_intsink_1_auto_out_1)
  );	// src/main/scala/interrupts/Crossing.scala:99:29
  IntSyncSyncCrossingSink_1 intsink_2 (	// src/main/scala/interrupts/Crossing.scala:99:29
    .auto_in_sync_0 (auto_int_in_clock_xing_in_1_sync_0),
    .auto_out_0     (_intsink_2_auto_out_0)
  );	// src/main/scala/interrupts/Crossing.scala:99:29
  IntSyncCrossingSource_1 intsource_1 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/interrupts/Crossing.scala:28:31, src/main/scala/subsystem/HasTiles.scala:251:53, src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_sync_0 (/* unused */)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_1 intsource_2 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (_tile_reset_domain_tile_auto_wfi_out_0),	// src/main/scala/subsystem/HasTiles.scala:251:53
    .auto_out_sync_0 (/* unused */)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_1 intsource_3 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (auto_tap_clock_in_clock),
    .reset           (auto_tap_clock_in_reset),
    .auto_in_0       (1'h0),	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/interrupts/Crossing.scala:28:31, src/main/scala/subsystem/HasTiles.scala:251:53, src/main/scala/tilelink/Buffer.scala:69:28
    .auto_out_sync_0 (/* unused */)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
endmodule

module TLMonitor_26(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [27:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire          a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg           a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [1:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [8:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [27:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg           d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [8:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [303:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [1215:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [1215:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg           a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg           d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [1215:0] _GEN = {1205'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [1215:0] _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire [511:0]  _GEN_0 = {503'h0, io_in_a_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire          _GEN_1 = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  wire [511:0]  _GEN_2 = {503'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [303:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [1215:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg           d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  























































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [4110:0] _GEN_36 = {4100'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [511:0]  _d_clr_T = 512'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [511:0]  _a_set_T = 512'h1 << _GEN_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_opcodes_clr_T_5 = 4111'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [4098:0] _a_opcodes_set_T_1 =
    {4095'h0, _GEN_1 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {4088'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [4110:0] _d_sizes_clr_T_5 = 4111'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [4097:0] _a_sizes_set_T_1 =
    {4095'h0, _GEN_1 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {4087'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [511:0]  _d_clr_T_1 = 512'h1 << _GEN_2;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_sizes_clr_T_11 = 4111'hF << _GEN_36;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_37 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_38 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <=
        (inflight | (_GEN_1 ? _a_set_T[303:0] : 304'h0))
        & ~(_GEN_37 ? _d_clr_T[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_1 ? _a_opcodes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_37 ? _d_opcodes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_1 ? _a_sizes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_37 ? _d_sizes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_38 ? _d_clr_T_1[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_38 ? _d_sizes_clr_T_11[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  















































































































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module LevelGateway(
  input  clock,
         reset,
         io_interrupt,	// src/main/scala/devices/tilelink/Plic.scala:27:14
  output io_plic_valid,	// src/main/scala/devices/tilelink/Plic.scala:27:14
  input  io_plic_ready,	// src/main/scala/devices/tilelink/Plic.scala:27:14
         io_plic_complete	// src/main/scala/devices/tilelink/Plic.scala:27:14
);

  reg inFlight;	// src/main/scala/devices/tilelink/Plic.scala:32:25
  always @(posedge clock) begin
    if (reset)
      inFlight <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:32:25
    else
      inFlight <= ~io_plic_complete & (io_interrupt & io_plic_ready | inFlight);	// src/main/scala/devices/tilelink/Plic.scala:32:25, :33:{22,40,51}, :34:{27,38}
  end // always @(posedge)
  
















 // ENABLE_INITIAL_REG_
  assign io_plic_valid = io_interrupt & ~inFlight;	// src/main/scala/devices/tilelink/Plic.scala:32:25, :35:{33,36}
endmodule

module PLICFanIn(
  input  [1:0] io_prio_0,	// src/main/scala/devices/tilelink/Plic.scala:334:14
               io_prio_1,	// src/main/scala/devices/tilelink/Plic.scala:334:14
               io_ip,	// src/main/scala/devices/tilelink/Plic.scala:334:14
  output [1:0] io_dev,	// src/main/scala/devices/tilelink/Plic.scala:334:14
               io_max	// src/main/scala/devices/tilelink/Plic.scala:334:14
);

  wire [2:0] effectivePriority_1 = {io_ip[0], io_prio_0};	// src/main/scala/devices/tilelink/Plic.scala:350:{55,100}
  wire       _GEN = effectivePriority_1 < 3'h5;	// src/main/scala/devices/tilelink/Plic.scala:346:20, :350:100
  wire [2:0] _GEN_0 = _GEN ? 3'h4 : effectivePriority_1;	// src/main/scala/devices/tilelink/Plic.scala:346:20, :350:100, src/main/scala/util/Misc.scala:35:9
  wire       _GEN_1 = _GEN_0 >= {io_ip[1], io_prio_1};	// src/main/scala/devices/tilelink/Plic.scala:346:20, :350:{55,100}, src/main/scala/util/Misc.scala:35:9
  assign io_dev = _GEN_1 ? {1'h0, ~_GEN} : 2'h2;	// src/main/scala/devices/tilelink/Plic.scala:346:{20,57}, src/main/scala/util/Misc.scala:35:36
  assign io_max = _GEN_1 ? _GEN_0[1:0] : io_prio_1;	// src/main/scala/devices/tilelink/Plic.scala:346:20, src/main/scala/util/Misc.scala:35:9
endmodule

module Queue_83(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_enq_bits_read,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [22:0] io_enq_bits_index,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [8:0]  io_enq_bits_extra_tlrr_extra_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_extra_tlrr_extra_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_read,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [22:0] io_deq_bits_index,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_mask,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [8:0]  io_deq_bits_extra_tlrr_extra_source,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_extra_tlrr_extra_size	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [106:0] ram;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg          full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire         do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :304:19
  always @(posedge clock) begin
    if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      ram <=
        {io_enq_bits_extra_tlrr_extra_size,
         io_enq_bits_extra_tlrr_extra_source,
         io_enq_bits_mask,
         io_enq_bits_data,
         io_enq_bits_index,
         io_enq_bits_read};	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (io_deq_ready & full)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
  end // always @(posedge)
  



















 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  assign io_deq_bits_read = ram[0];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_index = ram[23:1];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_data = ram[87:24];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_mask = ram[95:88];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_extra_tlrr_extra_source = ram[104:96];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_deq_bits_extra_tlrr_extra_size = ram[106:105];	// src/main/scala/chisel3/util/Decoupled.scala:274:95
endmodule

module TLPLIC(
  input         clock,
                reset,
                auto_int_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        completer_0;	// src/main/scala/devices/tilelink/Plic.scala:296:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]  completerDev;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:155:13
  wire        _out_back_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _out_back_q_io_deq_bits_index;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [63:0] _out_back_q_io_deq_bits_data;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _out_back_q_io_deq_bits_mask;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [8:0]  _out_back_q_io_deq_bits_extra_tlrr_extra_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _out_back_q_io_deq_bits_extra_tlrr_extra_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire [1:0]  _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27
  wire        _gateways_gateway_1_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  wire        _gateways_gateway_io_plic_valid;	// src/main/scala/devices/tilelink/Plic.scala:155:27
  reg  [1:0]  priority_0;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [1:0]  priority_1;	// src/main/scala/devices/tilelink/Plic.scala:162:31
  reg  [1:0]  threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31
  reg         pending_0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg         pending_1;	// src/main/scala/devices/tilelink/Plic.scala:167:26
  reg  [1:0]  enables_0_0;	// src/main/scala/devices/tilelink/Plic.scala:173:26
  reg  [1:0]  maxDevs_0;	// src/main/scala/devices/tilelink/Plic.scala:180:22
  reg  [1:0]  intnodeOut_0_REG;	// src/main/scala/devices/tilelink/Plic.scala:188:45
  wire [3:0]  _completedDevs_T = 4'h1 << completerDev;	// src/main/scala/chisel3/util/OneHot.scala:65:12, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:155:13
  wire [1:0]  completedDevs = completer_0 ? _completedDevs_T[2:1] : 2'h0;	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/devices/tilelink/Plic.scala:265:28, :296:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_9 =
    {_out_back_q_io_deq_bits_index[22:19],
     _out_back_q_io_deq_bits_index[17:11],
     _out_back_q_io_deq_bits_index[8:1]} == 19'h0;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] _out_womask_T_6 =
    {{8{_out_back_q_io_deq_bits_mask[7]}},
     {8{_out_back_q_io_deq_bits_mask[6]}},
     {8{_out_back_q_io_deq_bits_mask[5]}},
     {8{_out_back_q_io_deq_bits_mask[4]}}};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        claimer_0 =
    _out_wofireMux_T & _out_back_q_io_deq_bits_read & out_backSel_8 & _out_T_9
    & (|_out_womask_T_6);	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign completerDev = _out_back_q_io_deq_bits_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:155:13
  














 // not def SYNTHESIS
  wire [2:0]  _out_completer_0_T = {enables_0_0, 1'h0} >> completerDev;	// src/main/scala/devices/tilelink/Plic.scala:173:26, :178:52, :296:51, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/package.scala:155:13
  assign completer_0 = out_woready_6 & (&_out_womask_T_6) & _out_completer_0_T[0];	// src/main/scala/devices/tilelink/Plic.scala:296:{35,51}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]  out_oindex =
    {_out_back_q_io_deq_bits_index[18],
     _out_back_q_io_deq_bits_index[10:9],
     _out_back_q_io_deq_bits_index[0]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]  _GEN =
    {_out_back_q_io_deq_bits_index[18],
     _out_back_q_io_deq_bits_index[10:9],
     _out_back_q_io_deq_bits_index[0]};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_backSel_8 = _GEN == 4'h8;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign _out_wofireMux_T = _out_back_q_io_deq_valid & auto_in_d_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_2 = _out_wofireMux_T & ~_out_back_q_io_deq_bits_read;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_2 & out_backSel_8 & _out_T_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_out_bits_data_T_5 = out_oindex == 4'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:54:22
  wire [2:0]  nodeIn_d_bits_opcode = {2'h0, _out_back_q_io_deq_bits_read};	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:100:19
  wire [1:0]  claiming = claimer_0 ? maxDevs_0 : 2'h0;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :247:49, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        claimedDevs_1 = claiming == 2'h1;	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:247:49, :248:62
  wire        claimedDevs_2 = claiming == 2'h2;	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:247:49, :248:62
  always @(posedge clock) begin
    if (_out_wofireMux_T_2 & _GEN == 4'h0 & _out_T_9 & _out_back_q_io_deq_bits_mask[4])	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_0 <= _out_back_q_io_deq_bits_data[33:32];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (_out_wofireMux_T_2 & _GEN == 4'h1 & _out_T_9 & _out_back_q_io_deq_bits_mask[0])	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
      priority_1 <= _out_back_q_io_deq_bits_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:162:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (out_woready_6 & _out_back_q_io_deq_bits_mask[0])	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/tilelink/RegisterRouter.scala:82:24
      threshold_0 <= _out_back_q_io_deq_bits_data[1:0];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:165:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (_out_wofireMux_T_2 & _GEN == 4'h4 & _out_T_9 & _out_back_q_io_deq_bits_mask[0])	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
      enables_0_0 <= _out_back_q_io_deq_bits_data[2:1];	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/devices/tilelink/Plic.scala:173:26, src/main/scala/tilelink/RegisterRouter.scala:82:24
    maxDevs_0 <= _fanin_io_dev;	// src/main/scala/devices/tilelink/Plic.scala:180:22, :184:27
    intnodeOut_0_REG <= _fanin_io_max;	// src/main/scala/devices/tilelink/Plic.scala:184:27, :188:45
    if (reset) begin
      pending_0 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
      pending_1 <= 1'h0;	// src/main/scala/devices/tilelink/Plic.scala:167:26
    end
    else begin
      if (claimedDevs_1 | _gateways_gateway_io_plic_valid)	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:155:27, :248:62, :252:15
        pending_0 <= ~claimedDevs_1;	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:167:26, :248:62, :252:34
      if (claimedDevs_2 | _gateways_gateway_1_io_plic_valid)	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:155:27, :248:62, :252:15
        pending_1 <= ~claimedDevs_2;	// src/main/scala/chisel3/util/OneHot.scala:65:27, src/main/scala/devices/tilelink/Plic.scala:167:26, :248:62, :252:34
    end
  end // always @(posedge)
  























 // ENABLE_INITIAL_REG_
  TLMonitor_26 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_out_back_q_io_enq_ready),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_out_back_q_io_deq_valid),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/tilelink/RegisterRouter.scala:100:19
    .io_in_d_bits_size    (_out_back_q_io_deq_bits_extra_tlrr_extra_size),	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .io_in_d_bits_source  (_out_back_q_io_deq_bits_extra_tlrr_extra_source)	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  LevelGateway gateways_gateway (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (auto_int_in_0),
    .io_plic_valid    (_gateways_gateway_io_plic_valid),
    .io_plic_ready    (~pending_0),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[0])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  LevelGateway gateways_gateway_1 (	// src/main/scala/devices/tilelink/Plic.scala:155:27
    .clock            (clock),
    .reset            (reset),
    .io_interrupt     (auto_int_in_1),
    .io_plic_valid    (_gateways_gateway_1_io_plic_valid),
    .io_plic_ready    (~pending_1),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :251:18
    .io_plic_complete (completedDevs[1])	// src/main/scala/devices/tilelink/Plic.scala:265:28, :266:33
  );	// src/main/scala/devices/tilelink/Plic.scala:155:27
  PLICFanIn fanin (	// src/main/scala/devices/tilelink/Plic.scala:184:27
    .io_prio_0 (priority_0),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_prio_1 (priority_1),	// src/main/scala/devices/tilelink/Plic.scala:162:31
    .io_ip     (enables_0_0 & {pending_1, pending_0}),	// src/main/scala/devices/tilelink/Plic.scala:167:26, :173:26, :181:26, :186:40
    .io_dev    (_fanin_io_dev),
    .io_max    (_fanin_io_max)
  );	// src/main/scala/devices/tilelink/Plic.scala:184:27
  Queue_83 out_back_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                               (clock),
    .reset                               (reset),
    .io_enq_ready                        (_out_back_q_io_enq_ready),
    .io_enq_valid                        (auto_in_a_valid),
    .io_enq_bits_read                    (auto_in_a_bits_opcode == 3'h4),	// src/main/scala/tilelink/RegisterRouter.scala:69:36
    .io_enq_bits_index                   (auto_in_a_bits_address[25:3]),	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:70:19
    .io_enq_bits_data                    (auto_in_a_bits_data),
    .io_enq_bits_mask                    (auto_in_a_bits_mask),
    .io_enq_bits_extra_tlrr_extra_source (auto_in_a_bits_source),
    .io_enq_bits_extra_tlrr_extra_size   (auto_in_a_bits_size),
    .io_deq_ready                        (auto_in_d_ready),
    .io_deq_valid                        (_out_back_q_io_deq_valid),
    .io_deq_bits_read                    (_out_back_q_io_deq_bits_read),
    .io_deq_bits_index                   (_out_back_q_io_deq_bits_index),
    .io_deq_bits_data                    (_out_back_q_io_deq_bits_data),
    .io_deq_bits_mask                    (_out_back_q_io_deq_bits_mask),
    .io_deq_bits_extra_tlrr_extra_source
      (_out_back_q_io_deq_bits_extra_tlrr_extra_source),
    .io_deq_bits_extra_tlrr_extra_size   (_out_back_q_io_deq_bits_extra_tlrr_extra_size)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_int_out_0 = intnodeOut_0_REG > threshold_0;	// src/main/scala/devices/tilelink/Plic.scala:165:31, :188:{45,60}
  assign auto_in_a_ready = _out_back_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_valid = _out_back_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  assign auto_in_d_bits_size = _out_back_q_io_deq_bits_extra_tlrr_extra_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_source = _out_back_q_io_deq_bits_extra_tlrr_extra_source;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_d_bits_data =
    ~(_out_out_bits_data_T_5 | out_oindex == 4'h1 | out_oindex == 4'h2
      | out_oindex == 4'h4 | out_oindex == 4'h8) | _out_T_9
      ? (_out_out_bits_data_T_5
           ? {30'h0, priority_0, 32'h0}
           : out_oindex == 4'h1
               ? {62'h0, priority_1}
               : out_oindex == 4'h2
                   ? {61'h0, pending_1, pending_0, 1'h0}
                   : out_oindex == 4'h4
                       ? {61'h0, enables_0_0, 1'h0}
                       : out_oindex == 4'h8
                           ? {30'h0, maxDevs_0, 30'h0, threshold_0}
                           : 64'h0)
      : 64'h0;	// src/main/scala/devices/tilelink/Plic.scala:162:31, :165:31, :167:26, :173:26, :180:22, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
endmodule

module ClockSinkDomain(
  input         auto_plic_int_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_plic_int_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_plic_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_plic_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_plic_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_plic_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_plic_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_plic_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_plic_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [27:0] auto_plic_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_plic_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_plic_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_plic_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_plic_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_plic_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_plic_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_plic_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_plic_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_plic_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_clock_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_clock_in_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLPLIC plic (	// src/main/scala/devices/tilelink/Plic.scala:363:46
    .clock                  (auto_clock_in_clock),
    .reset                  (auto_clock_in_reset),
    .auto_int_in_0          (auto_plic_int_in_0),
    .auto_int_in_1          (auto_plic_int_in_1),
    .auto_int_out_0         (auto_plic_int_out_0),
    .auto_in_a_ready        (auto_plic_in_a_ready),
    .auto_in_a_valid        (auto_plic_in_a_valid),
    .auto_in_a_bits_opcode  (auto_plic_in_a_bits_opcode),
    .auto_in_a_bits_param   (auto_plic_in_a_bits_param),
    .auto_in_a_bits_size    (auto_plic_in_a_bits_size),
    .auto_in_a_bits_source  (auto_plic_in_a_bits_source),
    .auto_in_a_bits_address (auto_plic_in_a_bits_address),
    .auto_in_a_bits_mask    (auto_plic_in_a_bits_mask),
    .auto_in_a_bits_data    (auto_plic_in_a_bits_data),
    .auto_in_a_bits_corrupt (auto_plic_in_a_bits_corrupt),
    .auto_in_d_ready        (auto_plic_in_d_ready),
    .auto_in_d_valid        (auto_plic_in_d_valid),
    .auto_in_d_bits_opcode  (auto_plic_in_d_bits_opcode),
    .auto_in_d_bits_size    (auto_plic_in_d_bits_size),
    .auto_in_d_bits_source  (auto_plic_in_d_bits_source),
    .auto_in_d_bits_data    (auto_plic_in_d_bits_data)
  );	// src/main/scala/devices/tilelink/Plic.scala:363:46
endmodule

module TLMonitor_27(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [25:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire          a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg           a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [1:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [8:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [25:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg           d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [8:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [303:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [1215:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [1215:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg           a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg           d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [1215:0] _GEN = {1205'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [1215:0] _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire          _GEN_0 = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [303:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [1215:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg           d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  










































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [511:0]  _GEN_34 = {503'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _GEN_35 = {4100'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [511:0]  _d_clr_T = 512'h1 << _GEN_34;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [511:0]  _a_set_T = 512'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_opcodes_clr_T_5 = 4111'hF << _GEN_35;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [4098:0] _a_opcodes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {4088'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [4110:0] _d_sizes_clr_T_5 = 4111'hF << _GEN_35;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [4097:0] _a_sizes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {4087'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [511:0]  _d_clr_T_1 = 512'h1 << _GEN_34;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_sizes_clr_T_11 = 4111'hF << _GEN_35;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_36 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_37 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[303:0] : 304'h0))
        & ~(_GEN_36 ? _d_clr_T[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_36 ? _d_opcodes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_36 ? _d_sizes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_37 ? _d_clr_T_1[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_37 ? _d_sizes_clr_T_11[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  
















































































































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module CLINT(
  input         clock,
                reset,
  output        auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_int_out_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [25:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_rtcTick	// src/main/scala/devices/tilelink/CLINT.scala:65:16
);

  wire        out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg  [63:0] time_0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23
  reg  [63:0] pad;	// src/main/scala/devices/tilelink/CLINT.scala:73:41
  reg         ipi_0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41
  wire        in_bits_read = auto_in_a_bits_opcode == 3'h4;	// src/main/scala/tilelink/RegisterRouter.scala:69:36
  wire        _out_T_5 = auto_in_a_bits_address[13:3] == 11'h0;	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:70:19, :82:24
  wire        valids_1_0 = out_woready_9 & auto_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_1 = out_woready_9 & auto_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_2 = out_woready_9 & auto_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_3 = out_woready_9 & auto_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_4 = out_woready_9 & auto_in_a_bits_mask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_5 = out_woready_9 & auto_in_a_bits_mask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_6 = out_woready_9 & auto_in_a_bits_mask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1_7 = out_woready_9 & auto_in_a_bits_mask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_0 = out_woready_17 & auto_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_1 = out_woready_17 & auto_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_2 = out_woready_17 & auto_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_3 = out_woready_17 & auto_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_4 = out_woready_17 & auto_in_a_bits_mask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_5 = out_woready_17 & auto_in_a_bits_mask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_6 = out_woready_17 & auto_in_a_bits_mask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        valids_7 = out_woready_17 & auto_in_a_bits_mask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_2 = auto_in_a_valid & auto_in_d_ready & ~in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24
  assign out_woready_17 =
    _out_wofireMux_T_2 & auto_in_a_bits_address[15:14] == 2'h1 & _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 =
    _out_wofireMux_T_2 & auto_in_a_bits_address[15:14] == 2'h2
    & (&(auto_in_a_bits_address[13:3]));	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:70:19, :82:24
  reg         casez_tmp;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (auto_in_a_bits_address[15:14])	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      2'b00:
        casez_tmp = _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      2'b01:
        casez_tmp = _out_T_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      2'b10:
        casez_tmp = &(auto_in_a_bits_address[13:3]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:70:19, :82:24, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  reg  [63:0] casez_tmp_0;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (auto_in_a_bits_address[15:14])	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      2'b00:
        casez_tmp_0 = {63'h0, ipi_0};	// src/main/scala/devices/tilelink/CLINT.scala:74:41, src/main/scala/util/MuxLiteral.scala:49:{10,48}
      2'b01:
        casez_tmp_0 = pad;	// src/main/scala/devices/tilelink/CLINT.scala:73:41, src/main/scala/util/MuxLiteral.scala:49:10
      2'b10:
        casez_tmp_0 = time_0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp_0 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  wire [2:0]  nodeIn_d_bits_opcode = {2'h0, in_bits_read};	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :100:19
  always @(posedge clock) begin
    if (reset) begin
      time_0 <= 64'h0;	// src/main/scala/devices/tilelink/CLINT.scala:69:23
      ipi_0 <= 1'h0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41
    end
    else begin
      if (valids_1_0 | valids_1_1 | valids_1_2 | valids_1_3 | valids_1_4 | valids_1_5
          | valids_1_6 | valids_1_7)	// src/main/scala/regmapper/RegField.scala:154:27, src/main/scala/tilelink/RegisterRouter.scala:82:24
        time_0 <=
          {valids_1_7 ? auto_in_a_bits_data[63:56] : time_0[63:56],
           valids_1_6 ? auto_in_a_bits_data[55:48] : time_0[55:48],
           valids_1_5 ? auto_in_a_bits_data[47:40] : time_0[47:40],
           valids_1_4 ? auto_in_a_bits_data[39:32] : time_0[39:32],
           valids_1_3 ? auto_in_a_bits_data[31:24] : time_0[31:24],
           valids_1_2 ? auto_in_a_bits_data[23:16] : time_0[23:16],
           valids_1_1 ? auto_in_a_bits_data[15:8] : time_0[15:8],
           valids_1_0 ? auto_in_a_bits_data[7:0] : time_0[7:0]};	// src/main/scala/devices/tilelink/CLINT.scala:69:23, src/main/scala/regmapper/RegField.scala:151:57, :152:31, :154:52, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (io_rtcTick)	// src/main/scala/devices/tilelink/CLINT.scala:65:16
        time_0 <= time_0 + 64'h1;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, :70:38
      if (_out_wofireMux_T_2 & auto_in_a_bits_address[15:14] == 2'h0 & _out_T_5
          & auto_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        ipi_0 <= auto_in_a_bits_data[0];	// src/main/scala/devices/tilelink/CLINT.scala:74:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
    end
    if (valids_0 | valids_1 | valids_2 | valids_3 | valids_4 | valids_5 | valids_6
        | valids_7)	// src/main/scala/regmapper/RegField.scala:154:27, src/main/scala/tilelink/RegisterRouter.scala:82:24
      pad <=
        {valids_7 ? auto_in_a_bits_data[63:56] : pad[63:56],
         valids_6 ? auto_in_a_bits_data[55:48] : pad[55:48],
         valids_5 ? auto_in_a_bits_data[47:40] : pad[47:40],
         valids_4 ? auto_in_a_bits_data[39:32] : pad[39:32],
         valids_3 ? auto_in_a_bits_data[31:24] : pad[31:24],
         valids_2 ? auto_in_a_bits_data[23:16] : pad[23:16],
         valids_1 ? auto_in_a_bits_data[15:8] : pad[15:8],
         valids_0 ? auto_in_a_bits_data[7:0] : pad[7:0]};	// src/main/scala/devices/tilelink/CLINT.scala:73:41, src/main/scala/regmapper/RegField.scala:151:57, :152:31, :154:52, :158:{20,33}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  end // always @(posedge)
  




















 // ENABLE_INITIAL_REG_
  TLMonitor_27 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_in_d_ready),
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_in_a_valid),
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/tilelink/RegisterRouter.scala:100:19
    .io_in_d_bits_size    (auto_in_a_bits_size),
    .io_in_d_bits_source  (auto_in_a_bits_source)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_int_out_0 = ipi_0;	// src/main/scala/devices/tilelink/CLINT.scala:74:41
  assign auto_int_out_1 = time_0 >= pad;	// src/main/scala/devices/tilelink/CLINT.scala:69:23, :73:41, :79:43
  assign auto_in_a_ready = auto_in_d_ready;
  assign auto_in_d_valid = auto_in_a_valid;
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  assign auto_in_d_bits_size = auto_in_a_bits_size;
  assign auto_in_d_bits_source = auto_in_a_bits_source;
  assign auto_in_d_bits_data = casez_tmp ? casez_tmp_0 : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
endmodule

module BundleBridgeNexus_15(
  output auto_out	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire outputs_0 = 1'h0;	// src/main/scala/subsystem/HasTiles.scala:159:32
  assign auto_out = outputs_0;	// src/main/scala/subsystem/HasTiles.scala:159:32
endmodule

module TLMonitor_28(
  input       clock,
              reset,
              io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0] io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [8:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg         d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [1:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg         sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg         a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_set = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg         d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  
















































































































































































































































































































































































 // not def SYNTHESIS
  wire        d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        d_clr = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [3:0]  d_sizes_clr = {4{d_clr}};	// src/main/scala/tilelink/Monitor.scala:665:33, :675:{25,70,89}, :677:21
  wire        d_clr_1 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <= (inflight | a_set) & ~d_clr;	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :675:{25,70}, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (a_set ? {io_in_a_bits_opcode, 1'h1} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :654:61, :656:28, :665:33, :675:89, :677:21, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {1'h0, a_set ? 3'h5 : 3'h0} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :665:33, :675:89, :677:21, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~d_clr_1;	// src/main/scala/tilelink/Monitor.scala:723:35, :785:{25,70}, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~{4{d_clr_1}};	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:21, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  




































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLXbar_10(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [6:0]  auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_0_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_0_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_0_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_0_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [4:0] _GEN = auto_in_a_bits_address[6:2] ^ 5'h11;	// src/main/scala/diplomacy/Parameters.scala:137:31, src/main/scala/tilelink/Xbar.scala:217:41
  wire       requestAIO_0_0 =
    auto_in_a_bits_address[8:6] == 3'h0
    | {auto_in_a_bits_address[8:7], _GEN[4:2], _GEN[0]} == 6'h0
    | {auto_in_a_bits_address[8:7], auto_in_a_bits_address[6:3] ^ 4'hB} == 6'h0
    | {auto_in_a_bits_address[8:7], ~(auto_in_a_bits_address[6:5])} == 4'h0
    | {auto_in_a_bits_address[8], ~(auto_in_a_bits_address[7])} == 2'h0
    | auto_in_a_bits_address[8];	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:217:41, :287:92
  wire       requestAIO_0_1 =
    {auto_in_a_bits_address[8:7],
     auto_in_a_bits_address[6:4] ^ 3'h4,
     auto_in_a_bits_address[2]} == 6'h0
    | {auto_in_a_bits_address[8:7], auto_in_a_bits_address[6:3] ^ 4'hA} == 6'h0;	// src/main/scala/diplomacy/Parameters.scala:137:{31,41,46,59}, src/main/scala/tilelink/Xbar.scala:217:41, :287:92
  wire       _portsAOI_in_0_a_ready_T_2 =
    requestAIO_0_0 & auto_out_0_a_ready | requestAIO_0_1 & auto_out_1_a_ready;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Xbar.scala:287:92
  reg        beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  wire [1:0] readys_valid = {auto_out_1_d_valid, auto_out_0_d_valid};	// src/main/scala/tilelink/Arbiter.scala:68:51
  reg  [1:0] readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23
  wire [1:0] _readys_filter_T_1 = readys_valid & ~readys_mask;	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:{28,30}, :68:51
  wire [1:0] readys_readys =
    ~({readys_mask[1], _readys_filter_T_1[1] | readys_mask[0]}
      & ({_readys_filter_T_1[0], auto_out_1_d_valid} | _readys_filter_T_1));	// src/main/scala/tilelink/Arbiter.scala:23:23, :24:28, :25:58, :26:{18,29,39}, src/main/scala/util/package.scala:254:43
  wire       winner_0 = readys_readys[0] & auto_out_0_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire       winner_1 = readys_readys[1] & auto_out_1_d_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :68:76, :71:69
  wire       _in_0_d_valid_T = auto_out_0_d_valid | auto_out_1_d_valid;	// src/main/scala/tilelink/Arbiter.scala:79:31
  














 // not def SYNTHESIS
  reg        state_0;	// src/main/scala/tilelink/Arbiter.scala:88:26
  reg        state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire       muxState_0 = beatsLeft ? state_0 : winner_0;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :88:26, :89:25
  wire       muxState_1 = beatsLeft ? state_1 : winner_1;	// src/main/scala/tilelink/Arbiter.scala:60:30, :71:69, :88:26, :89:25
  wire       in_0_d_valid =
    beatsLeft
      ? state_0 & auto_out_0_d_valid | state_1 & auto_out_1_d_valid
      : _in_0_d_valid_T;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:60:30, :79:31, :88:26, :96:24
  wire       _in_0_d_bits_T = muxState_0 & auto_out_0_d_bits_corrupt;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire       _in_0_d_bits_T_6 = muxState_0 & auto_out_0_d_bits_denied;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [1:0] _readys_mask_T = readys_readys & readys_valid;	// src/main/scala/tilelink/Arbiter.scala:26:18, :28:29, :68:51
  wire       latch = ~beatsLeft & auto_in_d_ready;	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :62:24
  always @(posedge clock) begin
    if (reset) begin
      beatsLeft <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      readys_mask <= 2'h3;	// src/main/scala/tilelink/Arbiter.scala:23:23
      state_0 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      beatsLeft <= ~latch & beatsLeft - (auto_in_d_ready & in_0_d_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :62:24, :85:{23,52}, :96:24
      if (latch & (|readys_valid))	// src/main/scala/tilelink/Arbiter.scala:27:{18,27}, :62:24, :68:51
        readys_mask <= _readys_mask_T | {_readys_mask_T[0], 1'h0};	// src/main/scala/tilelink/Arbiter.scala:23:23, :28:29, src/main/scala/util/package.scala:245:{43,53}
      if (beatsLeft) begin	// src/main/scala/tilelink/Arbiter.scala:60:30
      end
      else begin	// src/main/scala/tilelink/Arbiter.scala:60:30
        state_0 <= winner_0;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
        state_1 <= winner_1;	// src/main/scala/tilelink/Arbiter.scala:71:69, :88:26
      end
    end
  end // always @(posedge)
  



















 // ENABLE_INITIAL_REG_
  TLMonitor_28 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_portsAOI_in_0_a_ready_T_2),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (in_0_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode
      ((muxState_0 ? auto_out_0_d_bits_opcode : 3'h0)
       | (muxState_1 ? auto_out_1_d_bits_opcode : 3'h0)),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
    .io_in_d_bits_param   (muxState_0 ? auto_out_0_d_bits_param : 2'h0),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
    .io_in_d_bits_size
      ((muxState_0 ? auto_out_0_d_bits_size : 2'h0) | {muxState_1, 1'h0}),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
    .io_in_d_bits_sink    (muxState_0 & auto_out_0_d_bits_sink),	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
    .io_in_d_bits_denied  (_in_0_d_bits_T_6),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_corrupt (_in_0_d_bits_T)	// src/main/scala/chisel3/util/Mux.scala:30:73
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = _portsAOI_in_0_a_ready_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_valid = in_0_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_d_bits_denied = _in_0_d_bits_T_6;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_data =
    (muxState_0 ? auto_out_0_d_bits_data : 32'h0)
    | (muxState_1 ? auto_out_1_d_bits_data : 32'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_d_bits_corrupt = _in_0_d_bits_T;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_out_1_a_valid = auto_in_a_valid & requestAIO_0_1;	// src/main/scala/tilelink/Xbar.scala:287:92, :351:40
  assign auto_out_1_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_1_a_bits_address = auto_in_a_bits_address[6:0];	// src/main/scala/tilelink/Xbar.scala:217:41
  assign auto_out_1_a_bits_data = auto_in_a_bits_data;
  assign auto_out_1_d_ready = auto_in_d_ready & (beatsLeft ? state_1 : readys_readys[1]);	// src/main/scala/tilelink/Arbiter.scala:26:18, :60:30, :68:76, :88:26, :92:24, :94:31
  assign auto_out_0_a_valid = auto_in_a_valid & requestAIO_0_0;	// src/main/scala/tilelink/Xbar.scala:287:92, :351:40
  assign auto_out_0_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_0_a_bits_address = auto_in_a_bits_address;
  assign auto_out_0_a_bits_data = auto_in_a_bits_data;
  assign auto_out_0_d_ready = auto_in_d_ready & (beatsLeft ? state_0 : readys_readys[0]);	// src/main/scala/tilelink/Arbiter.scala:26:18, :60:30, :68:76, :88:26, :92:24, :94:31
endmodule

module DMIToTL(
  input         auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        io_dmi_req_ready,	// src/main/scala/devices/debug/DMI.scala:88:16
  input         io_dmi_req_valid,	// src/main/scala/devices/debug/DMI.scala:88:16
  input  [6:0]  io_dmi_req_bits_addr,	// src/main/scala/devices/debug/DMI.scala:88:16
  input  [31:0] io_dmi_req_bits_data,	// src/main/scala/devices/debug/DMI.scala:88:16
  input  [1:0]  io_dmi_req_bits_op,	// src/main/scala/devices/debug/DMI.scala:88:16
  input         io_dmi_resp_ready,	// src/main/scala/devices/debug/DMI.scala:88:16
  output        io_dmi_resp_valid,	// src/main/scala/devices/debug/DMI.scala:88:16
  output [31:0] io_dmi_resp_bits_data,	// src/main/scala/devices/debug/DMI.scala:88:16
  output [1:0]  io_dmi_resp_bits_resp	// src/main/scala/devices/debug/DMI.scala:88:16
);

  wire _GEN = io_dmi_req_bits_op == 2'h2;	// src/main/scala/devices/debug/DMI.scala:109:30
  wire _GEN_0 = io_dmi_req_bits_op == 2'h1;	// src/main/scala/devices/debug/DMI.scala:110:37
  assign auto_out_a_valid = io_dmi_req_valid;
  assign auto_out_a_bits_opcode = _GEN ? 3'h0 : {_GEN_0, 2'h0};	// src/main/scala/devices/debug/DMI.scala:109:{30,64,76}, :110:{37,64,76}, :111:76
  assign auto_out_a_bits_address = _GEN | _GEN_0 ? {io_dmi_req_bits_addr, 2'h0} : 9'h48;	// src/main/scala/devices/debug/DMI.scala:95:46, :109:{30,64,76}, :110:{37,64}, src/main/scala/tilelink/Edges.scala:479:15
  assign auto_out_a_bits_data = _GEN ? io_dmi_req_bits_data : 32'h0;	// src/main/scala/devices/debug/DMI.scala:109:{30,64,76}, :110:64
  assign auto_out_d_ready = io_dmi_resp_ready;
  assign io_dmi_req_ready = auto_out_a_ready;
  assign io_dmi_resp_valid = auto_out_d_valid;
  assign io_dmi_resp_bits_data = auto_out_d_bits_data;
  assign io_dmi_resp_bits_resp = {1'h0, auto_out_d_bits_corrupt | auto_out_d_bits_denied};	// src/main/scala/devices/debug/DMI.scala:110:37, :119:{28,53}
endmodule

module TLMonitor_29(
  input       clock,
              reset,
              io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [6:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_d_bits_opcode	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [6:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg         d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg         a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire        a_set = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg         d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  











































































































































































































































 // not def SYNTHESIS
  wire        d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        d_clr = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [3:0]  d_sizes_clr = {4{d_clr}};	// src/main/scala/tilelink/Monitor.scala:665:33, :675:{25,70,89}, :677:21
  wire        d_clr_1 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <= (inflight | a_set) & ~d_clr;	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :675:{25,70}, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (a_set ? {io_in_a_bits_opcode, 1'h1} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :654:61, :656:28, :665:33, :675:89, :677:21, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {1'h0, a_set ? 3'h5 : 3'h0} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :665:33, :675:89, :677:21, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~d_clr_1;	// src/main/scala/tilelink/Monitor.scala:723:35, :785:{25,70}, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~{4{d_clr_1}};	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:21, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
  end // always @(posedge)
  
































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLDebugModuleOuter(
  input         clock,
                reset,
  output        auto_dmi_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [6:0]  auto_dmi_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmi_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmi_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmi_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_int_out_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                io_ctrl_ndreset,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_ctrl_dmactive,	// src/main/scala/devices/debug/Debug.scala:343:16
  input         io_ctrl_dmactiveAck,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_ready,	// src/main/scala/devices/debug/Debug.scala:343:16
  output        io_innerCtrl_valid,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_resumereq,	// src/main/scala/devices/debug/Debug.scala:343:16
  output [9:0]  io_innerCtrl_bits_hartsel,	// src/main/scala/devices/debug/Debug.scala:343:16
  output        io_innerCtrl_bits_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:343:16
                io_innerCtrl_bits_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:343:16
  input         io_hgDebugInt_0	// src/main/scala/devices/debug/Debug.scala:343:16
);

  wire       out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire       DMCONTROLWrData_setresethaltreq;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire       DMCONTROLWrData_clrresethaltreq;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg        DMCONTROLReg_haltreq;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg  [9:0] DMCONTROLReg_hartsello;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg        DMCONTROLReg_ndmreset;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg        DMCONTROLReg_dmactive;	// src/main/scala/devices/debug/Debug.scala:374:31
  reg        hrmaskReg_0;	// src/main/scala/devices/debug/Debug.scala:514:28
  wire       _GEN = DMCONTROLReg_hartsello == 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31, :441:35
  wire       hrmaskNxt_0 =
    ~(~DMCONTROLReg_dmactive | out_woready_9 & DMCONTROLWrData_clrresethaltreq & _GEN)
    & (out_woready_9 & DMCONTROLWrData_setresethaltreq & _GEN | hrmaskReg_0);	// src/main/scala/devices/debug/Debug.scala:374:31, :393:11, :441:35, :514:28, :516:15, :518:44, :519:30, :520:{39,74,102}, :521:30, :522:{39,74,102}, :523:30, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire       in_bits_read = auto_dmi_in_a_bits_opcode == 3'h4;	// src/main/scala/tilelink/RegisterRouter.scala:69:36
  wire       _out_T_3 =
    {auto_dmi_in_a_bits_address[4], auto_dmi_in_a_bits_address[2]} == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_clrresethaltreq = auto_dmi_in_a_bits_data[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign DMCONTROLWrData_setresethaltreq = auto_dmi_in_a_bits_data[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 =
    auto_dmi_in_a_valid & auto_dmi_in_d_ready & ~in_bits_read
    & ~(auto_dmi_in_a_bits_address[3]) & _out_T_3;	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24
  wire [2:0] dmiNodeIn_d_bits_opcode = {2'h0, in_bits_read};	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :100:19
  reg        debugIntRegs_0;	// src/main/scala/devices/debug/Debug.scala:595:31
  reg        innerCtrlValidReg;	// src/main/scala/devices/debug/Debug.scala:625:36
  reg        innerCtrlResumeReqReg;	// src/main/scala/devices/debug/Debug.scala:626:40
  reg        innerCtrlAckHaveResetReg;	// src/main/scala/devices/debug/Debug.scala:627:43
  wire       io_innerCtrl_valid_0 = out_woready_9 | innerCtrlValidReg;	// src/main/scala/devices/debug/Debug.scala:625:36, :636:54, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire       io_innerCtrl_bits_resumereq_0 =
    out_woready_9 & auto_dmi_in_a_bits_data[30] | innerCtrlResumeReqReg;	// src/main/scala/devices/debug/Debug.scala:626:40, :638:{54,83}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire       io_innerCtrl_bits_ackhavereset_0 =
    out_woready_9 & auto_dmi_in_a_bits_data[28] | innerCtrlAckHaveResetReg;	// src/main/scala/devices/debug/Debug.scala:627:43, :639:{57,89}, src/main/scala/tilelink/RegisterRouter.scala:82:24
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      DMCONTROLReg_haltreq <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_hartsello <= 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_ndmreset <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_dmactive <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      hrmaskReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:514:28
      debugIntRegs_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:595:31
      innerCtrlValidReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:625:36
      innerCtrlResumeReqReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:626:40
      innerCtrlAckHaveResetReg <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:627:43
    end
    else begin
      DMCONTROLReg_haltreq <=
        DMCONTROLReg_dmactive
        & (out_woready_9 ? auto_dmi_in_a_bits_data[31] : DMCONTROLReg_haltreq);	// src/main/scala/devices/debug/Debug.scala:374:31, :392:18, :393:22, :394:20, :400:{47,75}, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (DMCONTROLReg_dmactive) begin	// src/main/scala/devices/debug/Debug.scala:374:31
      end
      else	// src/main/scala/devices/debug/Debug.scala:374:31
        DMCONTROLReg_hartsello <= 10'h0;	// src/main/scala/devices/debug/Debug.scala:374:31
      DMCONTROLReg_ndmreset <=
        DMCONTROLReg_dmactive
        & (out_woready_9 ? auto_dmi_in_a_bits_data[1] : DMCONTROLReg_ndmreset);	// src/main/scala/devices/debug/Debug.scala:374:31, :392:18, :393:22, :394:20, :396:{47,75}, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_9)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        DMCONTROLReg_dmactive <= auto_dmi_in_a_bits_data[0];	// src/main/scala/devices/debug/Debug.scala:374:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
      hrmaskReg_0 <= hrmaskNxt_0;	// src/main/scala/devices/debug/Debug.scala:514:28, :518:44, :519:30, :520:102, :521:30, :522:102
      debugIntRegs_0 <=
        DMCONTROLReg_dmactive
        & (out_woready_9 ? auto_dmi_in_a_bits_data[31] : debugIntRegs_0);	// src/main/scala/devices/debug/Debug.scala:374:31, :595:31, :597:17, :605:44, :606:32, :609:96, :610:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      innerCtrlValidReg <= io_innerCtrl_valid_0 & ~io_innerCtrl_ready;	// src/main/scala/devices/debug/Debug.scala:625:36, :632:{52,54}, :636:54
      innerCtrlResumeReqReg <= io_innerCtrl_bits_resumereq_0 & ~io_innerCtrl_ready;	// src/main/scala/devices/debug/Debug.scala:626:40, :632:54, :633:61, :638:83
      innerCtrlAckHaveResetReg <= io_innerCtrl_bits_ackhavereset_0 & ~io_innerCtrl_ready;	// src/main/scala/devices/debug/Debug.scala:627:43, :632:54, :634:64, :639:89
    end
  end // always @(posedge, posedge)
  





































 // ENABLE_INITIAL_REG_
  TLMonitor_29 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_dmi_in_d_ready),
    .io_in_a_valid        (auto_dmi_in_a_valid),
    .io_in_a_bits_opcode  (auto_dmi_in_a_bits_opcode),
    .io_in_a_bits_address (auto_dmi_in_a_bits_address),
    .io_in_d_ready        (auto_dmi_in_d_ready),
    .io_in_d_valid        (auto_dmi_in_a_valid),
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode)	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_dmi_in_a_ready = auto_dmi_in_d_ready;
  assign auto_dmi_in_d_valid = auto_dmi_in_a_valid;
  assign auto_dmi_in_d_bits_opcode = dmiNodeIn_d_bits_opcode;	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  assign auto_dmi_in_d_bits_data =
    _out_T_3
      ? (auto_dmi_in_a_bits_address[3]
           ? 32'h112380
           : {DMCONTROLReg_haltreq,
              29'h0,
              DMCONTROLReg_ndmreset,
              DMCONTROLReg_dmactive & io_ctrl_dmactiveAck})
      : 32'h0;	// src/main/scala/devices/debug/Debug.scala:374:31, :529:43, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:{10,48}
  assign auto_int_out_0 = debugIntRegs_0 | io_hgDebugInt_0;	// src/main/scala/devices/debug/Debug.scala:595:31, :600:60
  assign io_ctrl_ndreset = DMCONTROLReg_ndmreset;	// src/main/scala/devices/debug/Debug.scala:374:31
  assign io_ctrl_dmactive = DMCONTROLReg_dmactive;	// src/main/scala/devices/debug/Debug.scala:374:31
  assign io_innerCtrl_valid = io_innerCtrl_valid_0;	// src/main/scala/devices/debug/Debug.scala:636:54
  assign io_innerCtrl_bits_resumereq = io_innerCtrl_bits_resumereq_0;	// src/main/scala/devices/debug/Debug.scala:638:83
  assign io_innerCtrl_bits_hartsel = DMCONTROLReg_hartsello;	// src/main/scala/devices/debug/Debug.scala:374:31
  assign io_innerCtrl_bits_ackhavereset = io_innerCtrl_bits_ackhavereset_0;	// src/main/scala/devices/debug/Debug.scala:639:89
  assign io_innerCtrl_bits_hrmask_0 = hrmaskNxt_0;	// src/main/scala/devices/debug/Debug.scala:518:44, :519:30, :520:102, :521:30, :522:102
endmodule

module IntSyncCrossingSource_4(
  input  auto_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_sync_0	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_out_sync_0 = auto_in_0;
endmodule

module TLMonitor_30(
  input       clock,
              reset,
              io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0] io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [8:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg         d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [1:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg         source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg         sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg         a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [3:0]  _GEN = {1'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:69
  wire [3:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:{44,69}
  wire        a_set = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg         d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  

















































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [30:0] _GEN_26 = {28'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [30:0] _d_opcodes_clr_T_5 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [30:0] _d_sizes_clr_T_5 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [30:0] _d_sizes_clr_T_11 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire        d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        _GEN_27 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire        _GEN_28 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <= (inflight | a_set) & ~(_GEN_27 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (a_set ? {io_in_a_bits_opcode, 1'h1} : 4'h0))
        & ~(_GEN_27 ? _d_opcodes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :654:61, :656:28, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {1'h0, a_set ? 3'h5 : 3'h0} : 4'h0))
        & ~(_GEN_27 ? _d_sizes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_28 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:676:21, :723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_28 ? _d_sizes_clr_T_11[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLBusBypassBar(
  input          clock,
                 reset,
  output         auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]   auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_1_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]   auto_out_1_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0]  auto_out_1_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_1_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_1_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_1_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_1_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0]  auto_out_1_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_1_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_0_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_out_0_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [127:0] auto_out_0_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_out_0_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_0_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_out_0_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]   auto_out_0_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_out_0_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_out_0_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 io_bypass	// src/main/scala/devices/tilelink/BusBypass.scala:67:16
);

  reg        in_reset;	// src/main/scala/devices/tilelink/BusBypass.scala:79:27
  reg        bypass_reg;	// src/main/scala/devices/tilelink/BusBypass.scala:80:25
  wire       bypass = in_reset ? io_bypass : bypass_reg;	// src/main/scala/devices/tilelink/BusBypass.scala:79:27, :80:25, :81:21
  reg  [1:0] flight;	// src/main/scala/tilelink/Edges.scala:296:25
  reg        counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg        counter_3;	// src/main/scala/tilelink/Edges.scala:230:27
  reg        stall_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire       stall = bypass != io_bypass & ~stall_counter;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :86:{25,40}, src/main/scala/tilelink/Edges.scala:230:27, :232:25
  wire       nodeIn_a_ready = ~stall & (bypass ? auto_out_0_a_ready : auto_out_1_a_ready);	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :86:40, :88:21, :90:{28,34}
  wire       nodeIn_d_valid = bypass ? auto_out_0_d_valid : auto_out_1_d_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :96:24
  wire [2:0] nodeIn_d_bits_opcode =
    bypass ? auto_out_0_d_bits_opcode : auto_out_1_d_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire [1:0] nodeIn_d_bits_param = bypass ? 2'h0 : auto_out_1_d_bits_param;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire [1:0] nodeIn_d_bits_size =
    bypass ? auto_out_0_d_bits_size : auto_out_1_d_bits_size;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire       nodeIn_d_bits_sink = ~bypass & auto_out_1_d_bits_sink;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire       nodeIn_d_bits_denied =
    bypass ? auto_out_0_d_bits_denied : auto_out_1_d_bits_denied;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire       nodeIn_d_bits_corrupt =
    bypass ? auto_out_0_d_bits_corrupt : auto_out_1_d_bits_corrupt;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
  wire       done = nodeIn_a_ready & auto_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/BusBypass.scala:90:28
  wire       d_dec = auto_in_d_ready & nodeIn_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/BusBypass.scala:96:24
  wire [1:0] _next_flight_T_10 =
    flight
    + {1'h0, d_dec & ~counter_3 & nodeIn_d_bits_opcode[2] & ~(nodeIn_d_bits_opcode[1])}
    + {1'h0, done & ~counter} - {1'h0, d_dec};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/BusBypass.scala:98:21, src/main/scala/tilelink/Edges.scala:72:{36,40,43,52}, :230:27, :232:25, :296:25, :311:26, :314:{26,37}, :325:{30,40,46}
  always @(posedge clock) begin
    if (reset) begin
      in_reset <= 1'h1;	// src/main/scala/devices/tilelink/BusBypass.scala:79:27
      flight <= 2'h0;	// src/main/scala/tilelink/Edges.scala:296:25
      counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      counter_3 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      stall_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
    end
    else begin
      in_reset <= 1'h0;	// src/main/scala/devices/tilelink/BusBypass.scala:79:27
      flight <= _next_flight_T_10;	// src/main/scala/tilelink/Edges.scala:296:25, :325:46
      counter <= (~done | counter - 1'h1) & counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      counter_3 <= (~d_dec | counter_3 - 1'h1) & counter_3;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      stall_counter <= (~done | stall_counter - 1'h1) & stall_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
    end
    if (in_reset | _next_flight_T_10 == 2'h0)	// src/main/scala/devices/tilelink/BusBypass.scala:79:27, :85:{20,36}, src/main/scala/tilelink/Edges.scala:325:46
      bypass_reg <= io_bypass;	// src/main/scala/devices/tilelink/BusBypass.scala:80:25
  end // always @(posedge)
  





















 // ENABLE_INITIAL_REG_
  TLMonitor_30 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/devices/tilelink/BusBypass.scala:90:28
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/devices/tilelink/BusBypass.scala:96:24
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
    .io_in_d_bits_source  (~bypass & auto_out_1_d_bits_source),	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt)	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/devices/tilelink/BusBypass.scala:90:28
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:96:24
  assign auto_in_d_bits_opcode = nodeIn_d_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_in_d_bits_param = nodeIn_d_bits_param;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_in_d_bits_size = nodeIn_d_bits_size;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_in_d_bits_sink = nodeIn_d_bits_sink;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_in_d_bits_denied = nodeIn_d_bits_denied;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_in_d_bits_data = bypass ? 32'h0 : auto_out_1_d_bits_data;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :98:21, src/main/scala/diplomacy/LazyModule.scala:374:18
  assign auto_in_d_bits_corrupt = nodeIn_d_bits_corrupt;	// src/main/scala/devices/tilelink/BusBypass.scala:98:21
  assign auto_out_1_a_valid = ~stall & auto_in_a_valid & ~bypass;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :86:40, :88:21, :89:{28,42,45}
  assign auto_out_1_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_1_a_bits_address = auto_in_a_bits_address;
  assign auto_out_1_a_bits_data = auto_in_a_bits_data;
  assign auto_out_1_d_ready = auto_in_d_ready & ~bypass;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :89:45, :95:32
  assign auto_out_0_a_valid = ~stall & auto_in_a_valid & bypass;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :86:40, :88:{21,28,42}
  assign auto_out_0_a_bits_opcode = auto_in_a_bits_opcode;
  assign auto_out_0_a_bits_address = {119'h0, auto_in_a_bits_address};	// src/main/scala/devices/tilelink/BusBypass.scala:91:18
  assign auto_out_0_d_ready = auto_in_d_ready & bypass;	// src/main/scala/devices/tilelink/BusBypass.scala:81:21, :94:32
endmodule

module TLMonitor_31(
  input         clock,
                reset,
                io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [127:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]   io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]   io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input         io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
                io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]  _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]  _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire         a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg          a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [127:0] address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg          d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]   opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]   size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg          denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg          inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]   inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]   inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg          a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg          d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire         a_set = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire         d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]   casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]   casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [2:0]   casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (inflight_opcodes[3:1])	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:613:35, :634:152
  end // always @(*)
  reg  [31:0]  watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg          inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]   inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg          d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0]  watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  






































































































































































































































































































 // not def SYNTHESIS
  wire         d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire         d_clr = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire [3:0]   d_sizes_clr = {4{d_clr}};	// src/main/scala/tilelink/Monitor.scala:665:33, :675:{25,70,89}, :677:21
  wire         d_clr_1 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <= (inflight | a_set) & ~d_clr;	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :675:{25,70}, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (a_set ? {io_in_a_bits_opcode, 1'h1} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :654:61, :656:28, :665:33, :675:89, :677:21, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {1'h0, a_set ? 3'h5 : 3'h0} : 4'h0)) & ~d_sizes_clr;	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :665:33, :675:89, :677:21, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~d_clr_1;	// src/main/scala/tilelink/Monitor.scala:723:35, :785:{25,70}, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~{4{d_clr_1}};	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:21, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  







































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLError_1(
  input          clock,
                 reset,
  output         auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]   auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [127:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input          auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]   auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]   auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output         auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                 auto_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       da_ready;	// src/main/scala/tilelink/Arbiter.scala:94:31
  reg  [2:0] casez_tmp;	// src/main/scala/devices/tilelink/Error.scala:35:21
  reg        idle;	// src/main/scala/devices/tilelink/Error.scala:26:23
  reg        counter;	// src/main/scala/tilelink/Edges.scala:230:27
  wire       nodeIn_a_ready = da_ready & idle;	// src/main/scala/devices/tilelink/Error.scala:26:23, :32:37, src/main/scala/tilelink/Arbiter.scala:94:31
  wire       winner_1 = auto_in_a_valid & idle;	// src/main/scala/devices/tilelink/Error.scala:26:23, :33:35
  always @(*) begin
    casez (auto_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg        beatsLeft;	// src/main/scala/tilelink/Arbiter.scala:60:30
  








 // not def SYNTHESIS
  reg        state_1;	// src/main/scala/tilelink/Arbiter.scala:88:26
  wire       muxState_1 = beatsLeft ? state_1 : winner_1;	// src/main/scala/devices/tilelink/Error.scala:33:35, src/main/scala/tilelink/Arbiter.scala:60:30, :88:26, :89:25
  assign da_ready = auto_in_d_ready & (~beatsLeft | state_1);	// src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :88:26, :92:24, :94:31
  wire       nodeIn_d_valid = (~beatsLeft | state_1) & winner_1;	// src/main/scala/devices/tilelink/Error.scala:33:35, src/main/scala/tilelink/Arbiter.scala:60:30, :88:26, :96:24
  wire       _nodeIn_d_bits_T_2 = muxState_1 & casez_tmp[0];	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/devices/tilelink/Error.scala:35:21, src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/tilelink/Edges.scala:107:36
  wire [1:0] _nodeIn_d_bits_T_17 = {muxState_1, 1'h0};	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/tilelink/Arbiter.scala:89:25
  wire [2:0] _nodeIn_d_bits_T_22 = muxState_1 ? casez_tmp : 3'h0;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/devices/tilelink/Error.scala:35:21, src/main/scala/tilelink/Arbiter.scala:89:25
  wire       done = da_ready & winner_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/Error.scala:33:35, src/main/scala/tilelink/Arbiter.scala:94:31
  always @(posedge clock) begin
    if (reset) begin
      idle <= 1'h1;	// src/main/scala/devices/tilelink/Error.scala:26:23
      counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      beatsLeft <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:60:30
      state_1 <= 1'h0;	// src/main/scala/tilelink/Arbiter.scala:88:26
    end
    else begin
      idle <= ~(done & casez_tmp == 3'h4) & idle;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/devices/tilelink/Error.scala:26:23, :35:21, :52:{21,39,50,57}
      counter <= (~done | counter - 1'h1) & counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      beatsLeft <=
        ~(~beatsLeft & auto_in_d_ready) & beatsLeft - (auto_in_d_ready & nodeIn_d_valid);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Arbiter.scala:60:30, :61:28, :62:24, :85:{23,52}, :96:24
      if (beatsLeft) begin	// src/main/scala/tilelink/Arbiter.scala:60:30
      end
      else	// src/main/scala/tilelink/Arbiter.scala:60:30
        state_1 <= winner_1;	// src/main/scala/devices/tilelink/Error.scala:33:35, src/main/scala/tilelink/Arbiter.scala:88:26
    end
  end // always @(posedge)
  



















 // ENABLE_INITIAL_REG_
  TLMonitor_31 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/devices/tilelink/Error.scala:32:37
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/tilelink/Arbiter.scala:96:24
    .io_in_d_bits_opcode  (_nodeIn_d_bits_T_22),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_size    (_nodeIn_d_bits_T_17),	// src/main/scala/chisel3/util/Mux.scala:30:73
    .io_in_d_bits_denied  (muxState_1),	// src/main/scala/tilelink/Arbiter.scala:89:25
    .io_in_d_bits_corrupt (_nodeIn_d_bits_T_2)	// src/main/scala/chisel3/util/Mux.scala:30:73
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = nodeIn_a_ready;	// src/main/scala/devices/tilelink/Error.scala:32:37
  assign auto_in_d_valid = nodeIn_d_valid;	// src/main/scala/tilelink/Arbiter.scala:96:24
  assign auto_in_d_bits_opcode = _nodeIn_d_bits_T_22;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_size = _nodeIn_d_bits_T_17;	// src/main/scala/chisel3/util/Mux.scala:30:73
  assign auto_in_d_bits_denied = muxState_1;	// src/main/scala/tilelink/Arbiter.scala:89:25
  assign auto_in_d_bits_corrupt = _nodeIn_d_bits_T_2;	// src/main/scala/chisel3/util/Mux.scala:30:73
endmodule

module TLBusBypass(
  input         clock,
                reset,
                auto_node_out_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_out_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_node_out_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_node_out_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_node_out_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_out_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_node_out_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_node_out_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_node_out_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_node_out_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_node_out_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_node_out_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_node_out_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_node_out_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_node_out_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_in_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_node_in_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_node_in_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_node_in_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_node_in_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_node_in_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_in_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_node_in_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_node_in_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_node_in_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_in_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_node_in_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_node_in_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_node_in_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_bypass	// src/main/scala/devices/tilelink/BusBypass.scala:42:16
);

  wire         _error_auto_in_a_ready;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire [2:0]   _error_auto_in_d_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire [1:0]   _error_auto_in_d_bits_size;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_bits_denied;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _error_auto_in_d_bits_corrupt;	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
  wire         _bar_auto_out_0_a_valid;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire [2:0]   _bar_auto_out_0_a_bits_opcode;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire [127:0] _bar_auto_out_0_a_bits_address;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  wire         _bar_auto_out_0_d_ready;	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  TLBusBypassBar bar (	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .clock                     (clock),
    .reset                     (reset),
    .auto_in_a_ready           (auto_node_in_in_a_ready),
    .auto_in_a_valid           (auto_node_in_in_a_valid),
    .auto_in_a_bits_opcode     (auto_node_in_in_a_bits_opcode),
    .auto_in_a_bits_address    (auto_node_in_in_a_bits_address),
    .auto_in_a_bits_data       (auto_node_in_in_a_bits_data),
    .auto_in_d_ready           (auto_node_in_in_d_ready),
    .auto_in_d_valid           (auto_node_in_in_d_valid),
    .auto_in_d_bits_opcode     (auto_node_in_in_d_bits_opcode),
    .auto_in_d_bits_param      (auto_node_in_in_d_bits_param),
    .auto_in_d_bits_size       (auto_node_in_in_d_bits_size),
    .auto_in_d_bits_sink       (auto_node_in_in_d_bits_sink),
    .auto_in_d_bits_denied     (auto_node_in_in_d_bits_denied),
    .auto_in_d_bits_data       (auto_node_in_in_d_bits_data),
    .auto_in_d_bits_corrupt    (auto_node_in_in_d_bits_corrupt),
    .auto_out_1_a_ready        (auto_node_out_out_a_ready),
    .auto_out_1_a_valid        (auto_node_out_out_a_valid),
    .auto_out_1_a_bits_opcode  (auto_node_out_out_a_bits_opcode),
    .auto_out_1_a_bits_address (auto_node_out_out_a_bits_address),
    .auto_out_1_a_bits_data    (auto_node_out_out_a_bits_data),
    .auto_out_1_d_ready        (auto_node_out_out_d_ready),
    .auto_out_1_d_valid        (auto_node_out_out_d_valid),
    .auto_out_1_d_bits_opcode  (auto_node_out_out_d_bits_opcode),
    .auto_out_1_d_bits_param   (auto_node_out_out_d_bits_param),
    .auto_out_1_d_bits_size    (auto_node_out_out_d_bits_size),
    .auto_out_1_d_bits_source  (auto_node_out_out_d_bits_source),
    .auto_out_1_d_bits_sink    (auto_node_out_out_d_bits_sink),
    .auto_out_1_d_bits_denied  (auto_node_out_out_d_bits_denied),
    .auto_out_1_d_bits_data    (auto_node_out_out_d_bits_data),
    .auto_out_1_d_bits_corrupt (auto_node_out_out_d_bits_corrupt),
    .auto_out_0_a_ready        (_error_auto_in_a_ready),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_a_valid        (_bar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_bar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_address (_bar_auto_out_0_a_bits_address),
    .auto_out_0_d_ready        (_bar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_error_auto_in_d_valid),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_opcode  (_error_auto_in_d_bits_opcode),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_size    (_error_auto_in_d_bits_size),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_denied  (_error_auto_in_d_bits_denied),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .auto_out_0_d_bits_corrupt (_error_auto_in_d_bits_corrupt),	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .io_bypass                 (io_bypass)
  );	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
  TLError_1 error (	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_a_ready        (_error_auto_in_a_ready),
    .auto_in_a_valid        (_bar_auto_out_0_a_valid),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_a_bits_opcode  (_bar_auto_out_0_a_bits_opcode),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_a_bits_address (_bar_auto_out_0_a_bits_address),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_d_ready        (_bar_auto_out_0_d_ready),	// src/main/scala/devices/tilelink/BusBypass.scala:17:33
    .auto_in_d_valid        (_error_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_error_auto_in_d_bits_opcode),
    .auto_in_d_bits_size    (_error_auto_in_d_bits_size),
    .auto_in_d_bits_denied  (_error_auto_in_d_bits_denied),
    .auto_in_d_bits_corrupt (_error_auto_in_d_bits_corrupt)
  );	// src/main/scala/devices/tilelink/BusBypass.scala:27:40
endmodule

module TLMonitor_32(
  input       clock,
              reset,
              io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0] io_in_d_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_sink,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_denied,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_bits_corrupt	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [8:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg         d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  param_1;	// src/main/scala/tilelink/Monitor.scala:536:22
  reg  [1:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg         source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg         sink;	// src/main/scala/tilelink/Monitor.scala:539:22
  reg         denied;	// src/main/scala/tilelink/Monitor.scala:540:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg         a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [3:0]  _GEN = {1'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:69
  wire [3:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:{44,69}
  wire        a_set = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg         d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  






















































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [30:0] _GEN_26 = {28'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [30:0] _d_opcodes_clr_T_5 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [30:0] _d_sizes_clr_T_5 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [30:0] _d_sizes_clr_T_11 = 31'hF << _GEN_26;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire        d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        _GEN_27 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire        _GEN_28 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <= (inflight | a_set) & ~(_GEN_27 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:611:27, :652:25, :661:34, :672:22, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (a_set ? {io_in_a_bits_opcode, 1'h1} : 4'h0))
        & ~(_GEN_27 ? _d_opcodes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :654:61, :656:28, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (a_set ? {1'h0, a_set ? 3'h5 : 3'h0} : 4'h0))
        & ~(_GEN_27 ? _d_sizes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :645:38, :652:{25,70}, :655:28, :657:28, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_28 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:672:22, :723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_28 ? _d_sizes_clr_T_11[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      param_1 <= io_in_d_bits_param;	// src/main/scala/tilelink/Monitor.scala:536:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
      sink <= io_in_d_bits_sink;	// src/main/scala/tilelink/Monitor.scala:539:22
      denied <= io_in_d_bits_denied;	// src/main/scala/tilelink/Monitor.scala:540:22
    end
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module AsyncResetSynchronizerPrimitiveShiftReg_d3_i0(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  reg sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:87
  reg sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:87
  reg sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:87
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      sync_0 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_1 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_2 <= 1'h0;	// src/main/scala/util/SynchronizerReg.scala:51:87
    end
    else begin
      sync_0 <= sync_1;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_1 <= sync_2;	// src/main/scala/util/SynchronizerReg.scala:51:87
      sync_2 <= io_d;	// src/main/scala/util/SynchronizerReg.scala:51:87
    end
  end // always @(posedge, posedge)
  























 // ENABLE_INITIAL_REG_
  assign io_q = sync_0;	// src/main/scala/util/SynchronizerReg.scala:51:87
endmodule

module AsyncResetSynchronizerShiftReg_w1_d3_i0(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

module AsyncResetSynchronizerShiftReg_w1_d3_i0_1(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

module AsyncValidSync(
  input  io_in,	// src/main/scala/util/AsyncQueue.scala:59:14
  output io_out,	// src/main/scala/util/AsyncQueue.scala:59:14
  input  clock,	// src/main/scala/util/AsyncQueue.scala:63:17
         reset	// src/main/scala/util/AsyncQueue.scala:64:17
);

  AsyncResetSynchronizerShiftReg_w1_d3_i0_1 io_out_source_valid_0 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_in),
    .io_q  (io_out)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

module AsyncQueueSource(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_enq_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [8:0]  io_enq_bits_address,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [2:0]  io_async_mem_0_opcode,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [8:0]  io_async_mem_0_address,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [31:0] io_async_mem_0_data,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:71:14
  output        io_async_widx,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
  output        io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
                io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:71:14
);

  wire        io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  wire        _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:104:30
  wire        _sink_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:103:30
  wire        _source_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:100:32
  wire        _ridx_ridx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg  [2:0]  mem_0_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg  [8:0]  mem_0_address;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg  [31:0] mem_0_data;	// src/main/scala/util/AsyncQueue.scala:80:16
  wire        _widx_T_1 = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:89:29
  reg         widx_widx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  reg         ready_reg;	// src/main/scala/util/AsyncQueue.scala:88:56
  assign io_enq_ready_0 = ready_reg & _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:88:56, :89:29, :104:30
  reg         widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  always @(posedge clock) begin
    if (_widx_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      mem_0_opcode <= io_enq_bits_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_0_address <= io_enq_bits_address;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_0_data <= io_enq_bits_data;	// src/main/scala/util/AsyncQueue.scala:80:16
    end
  end // always @(posedge)
  wire        widx = _sink_valid_io_out & widx_widx_bin + _widx_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :104:30
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      widx_widx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      ready_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:88:56
      widx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:91:55
    end
    else begin
      widx_widx_bin <= widx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      ready_reg <= _sink_valid_io_out & widx != ~_ridx_ridx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :83:{26,34,44}, :88:56, :104:30, src/main/scala/util/ShiftReg.scala:45:23
      widx_gray <= widx;	// src/main/scala/util/AsyncQueue.scala:53:23, :91:55
    end
  end // always @(posedge, posedge)
  




























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_ridx),
    .io_q  (_ridx_ridx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncValidSync source_valid_0 (	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_in  (1'h1),
    .io_out (_source_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:{43,46}
  );	// src/main/scala/util/AsyncQueue.scala:100:32
  AsyncValidSync source_valid_1 (	// src/main/scala/util/AsyncQueue.scala:101:32
    .io_in  (_source_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_out (io_async_safe_widx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :106:43
  );	// src/main/scala/util/AsyncQueue.scala:101:32
  AsyncValidSync sink_extend (	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_in  (io_async_safe_ridx_valid),
    .io_out (_sink_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :107:43
  );	// src/main/scala/util/AsyncQueue.scala:103:30
  AsyncValidSync sink_valid (	// src/main/scala/util/AsyncQueue.scala:104:30
    .io_in  (_sink_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_out (_sink_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:104:30
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  assign io_async_mem_0_opcode = mem_0_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_0_address = mem_0_address;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_0_data = mem_0_data;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_widx = widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  assign io_async_safe_source_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:121:27
endmodule

module ClockCrossingReg_w43(
  input         clock,
  input  [42:0] io_d,	// src/main/scala/util/SynchronizerReg.scala:195:14
  output [42:0] io_q,	// src/main/scala/util/SynchronizerReg.scala:195:14
  input         io_en	// src/main/scala/util/SynchronizerReg.scala:195:14
);

  reg [42:0] cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
  always @(posedge clock) begin
    if (io_en)	// src/main/scala/util/SynchronizerReg.scala:195:14
      cdc_reg <= io_d;	// src/main/scala/util/SynchronizerReg.scala:201:76
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_q = cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
endmodule

module AsyncQueueSink(
  input         clock,
                reset,
                io_deq_ready,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [1:0]  io_deq_bits_param,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_deq_bits_size,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_bits_source,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_deq_bits_sink,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_deq_bits_denied,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [31:0] io_deq_bits_data,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_bits_corrupt,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [2:0]  io_async_mem_0_opcode,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [1:0]  io_async_mem_0_size,	// src/main/scala/util/AsyncQueue.scala:135:14
  input         io_async_mem_0_source,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [31:0] io_async_mem_0_data,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:135:14
  input         io_async_widx,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
  input         io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:135:14
);

  wire        io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  wire        _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:172:31
  wire        _source_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:171:31
  wire        _sink_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:168:33
  wire [42:0] _io_deq_bits_deq_bits_reg_io_q;	// src/main/scala/util/SynchronizerReg.scala:207:25
  wire        _widx_widx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg         ridx_ridx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  wire        ridx =
    _source_valid_io_out & ridx_ridx_bin + (io_deq_ready & io_deq_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :162:29, :172:31
  wire        valid = _source_valid_io_out & ridx != _widx_widx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :146:{28,36}, :172:31, src/main/scala/util/ShiftReg.scala:45:23
  reg         valid_reg;	// src/main/scala/util/AsyncQueue.scala:161:56
  assign io_deq_valid_0 = valid_reg & _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:161:56, :162:29, :172:31
  reg         ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ridx_ridx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      valid_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:161:56
      ridx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:164:55
    end
    else begin
      ridx_ridx_bin <= ridx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      valid_reg <= valid;	// src/main/scala/util/AsyncQueue.scala:146:28, :161:56
      ridx_gray <= ridx;	// src/main/scala/util/AsyncQueue.scala:53:23, :164:55
    end
  end // always @(posedge, posedge)
  























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_widx),
    .io_q  (_widx_widx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  ClockCrossingReg_w43 io_deq_bits_deq_bits_reg (	// src/main/scala/util/SynchronizerReg.scala:207:25
    .clock (clock),
    .io_d
      ({io_async_mem_0_opcode,
        2'h0,
        io_async_mem_0_size,
        io_async_mem_0_source,
        2'h0,
        io_async_mem_0_data,
        1'h0}),	// src/main/scala/util/AsyncQueue.scala:135:14, src/main/scala/util/SynchronizerReg.scala:209:24
    .io_q  (_io_deq_bits_deq_bits_reg_io_q),
    .io_en (valid)	// src/main/scala/util/AsyncQueue.scala:146:28
  );	// src/main/scala/util/SynchronizerReg.scala:207:25
  AsyncValidSync sink_valid_0 (	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_in  (1'h1),
    .io_out (_sink_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:{42,45}
  );	// src/main/scala/util/AsyncQueue.scala:168:33
  AsyncValidSync sink_valid_1 (	// src/main/scala/util/AsyncQueue.scala:169:33
    .io_in  (_sink_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_out (io_async_safe_ridx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :174:42
  );	// src/main/scala/util/AsyncQueue.scala:169:33
  AsyncValidSync source_extend (	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_in  (io_async_safe_widx_valid),
    .io_out (_source_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :175:42
  );	// src/main/scala/util/AsyncQueue.scala:171:31
  AsyncValidSync source_valid (	// src/main/scala/util/AsyncQueue.scala:172:31
    .io_in  (_source_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_out (_source_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:172:31
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  assign io_deq_bits_opcode = _io_deq_bits_deq_bits_reg_io_q[42:40];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_param = _io_deq_bits_deq_bits_reg_io_q[39:38];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_size = _io_deq_bits_deq_bits_reg_io_q[37:36];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_source = _io_deq_bits_deq_bits_reg_io_q[35];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_sink = _io_deq_bits_deq_bits_reg_io_q[34];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_denied = _io_deq_bits_deq_bits_reg_io_q[33];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_data = _io_deq_bits_deq_bits_reg_io_q[32:1];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_corrupt = _io_deq_bits_deq_bits_reg_io_q[0];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_async_ridx = ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  assign io_async_safe_sink_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:189:25
endmodule

module TLAsyncCrossingSource(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_mem_0_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_a_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_mem_0_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_mem_0_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_d_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_d_safe_sink_reset_n	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire       _nodeIn_d_sink_io_deq_valid;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire [2:0] _nodeIn_d_sink_io_deq_bits_opcode;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire [1:0] _nodeIn_d_sink_io_deq_bits_param;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire [1:0] _nodeIn_d_sink_io_deq_bits_size;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire       _nodeIn_d_sink_io_deq_bits_source;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire       _nodeIn_d_sink_io_deq_bits_sink;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire       _nodeIn_d_sink_io_deq_bits_denied;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire       _nodeIn_d_sink_io_deq_bits_corrupt;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire       _nodeOut_a_source_io_enq_ready;	// src/main/scala/util/AsyncQueue.scala:216:24
  TLMonitor_32 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (_nodeOut_a_source_io_enq_ready),	// src/main/scala/util/AsyncQueue.scala:216:24
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (_nodeIn_d_sink_io_deq_valid),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_opcode  (_nodeIn_d_sink_io_deq_bits_opcode),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_param   (_nodeIn_d_sink_io_deq_bits_param),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_size    (_nodeIn_d_sink_io_deq_bits_size),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_source  (_nodeIn_d_sink_io_deq_bits_source),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_sink    (_nodeIn_d_sink_io_deq_bits_sink),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_denied  (_nodeIn_d_sink_io_deq_bits_denied),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_in_d_bits_corrupt (_nodeIn_d_sink_io_deq_bits_corrupt)	// src/main/scala/util/AsyncQueue.scala:207:22
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  AsyncQueueSource nodeOut_a_source (	// src/main/scala/util/AsyncQueue.scala:216:24
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_nodeOut_a_source_io_enq_ready),
    .io_enq_valid                 (auto_in_a_valid),
    .io_enq_bits_opcode           (auto_in_a_bits_opcode),
    .io_enq_bits_address          (auto_in_a_bits_address),
    .io_enq_bits_data             (auto_in_a_bits_data),
    .io_async_mem_0_opcode        (auto_out_a_mem_0_opcode),
    .io_async_mem_0_address       (auto_out_a_mem_0_address),
    .io_async_mem_0_data          (auto_out_a_mem_0_data),
    .io_async_ridx                (auto_out_a_ridx),
    .io_async_widx                (auto_out_a_widx),
    .io_async_safe_ridx_valid     (auto_out_a_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_out_a_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_out_a_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_out_a_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:216:24
  AsyncQueueSink nodeIn_d_sink (	// src/main/scala/util/AsyncQueue.scala:207:22
    .clock                        (clock),
    .reset                        (reset),
    .io_deq_ready                 (auto_in_d_ready),
    .io_deq_valid                 (_nodeIn_d_sink_io_deq_valid),
    .io_deq_bits_opcode           (_nodeIn_d_sink_io_deq_bits_opcode),
    .io_deq_bits_param            (_nodeIn_d_sink_io_deq_bits_param),
    .io_deq_bits_size             (_nodeIn_d_sink_io_deq_bits_size),
    .io_deq_bits_source           (_nodeIn_d_sink_io_deq_bits_source),
    .io_deq_bits_sink             (_nodeIn_d_sink_io_deq_bits_sink),
    .io_deq_bits_denied           (_nodeIn_d_sink_io_deq_bits_denied),
    .io_deq_bits_data             (auto_in_d_bits_data),
    .io_deq_bits_corrupt          (_nodeIn_d_sink_io_deq_bits_corrupt),
    .io_async_mem_0_opcode        (auto_out_d_mem_0_opcode),
    .io_async_mem_0_size          (auto_out_d_mem_0_size),
    .io_async_mem_0_source        (auto_out_d_mem_0_source),
    .io_async_mem_0_data          (auto_out_d_mem_0_data),
    .io_async_ridx                (auto_out_d_ridx),
    .io_async_widx                (auto_out_d_widx),
    .io_async_safe_ridx_valid     (auto_out_d_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_out_d_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_out_d_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_out_d_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_a_ready = _nodeOut_a_source_io_enq_ready;	// src/main/scala/util/AsyncQueue.scala:216:24
  assign auto_in_d_valid = _nodeIn_d_sink_io_deq_valid;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_opcode = _nodeIn_d_sink_io_deq_bits_opcode;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_param = _nodeIn_d_sink_io_deq_bits_param;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_size = _nodeIn_d_sink_io_deq_bits_size;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_source = _nodeIn_d_sink_io_deq_bits_source;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_sink = _nodeIn_d_sink_io_deq_bits_sink;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_denied = _nodeIn_d_sink_io_deq_bits_denied;	// src/main/scala/util/AsyncQueue.scala:207:22
  assign auto_in_d_bits_corrupt = _nodeIn_d_sink_io_deq_bits_corrupt;	// src/main/scala/util/AsyncQueue.scala:207:22
endmodule

module AsyncQueueSource_1(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/util/AsyncQueue.scala:71:14
  input        io_enq_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
               io_enq_bits_resumereq,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [9:0] io_enq_bits_hartsel,	// src/main/scala/util/AsyncQueue.scala:71:14
  input        io_enq_bits_ackhavereset,	// src/main/scala/util/AsyncQueue.scala:71:14
               io_enq_bits_hrmask_0,	// src/main/scala/util/AsyncQueue.scala:71:14
  output       io_async_mem_resumereq_0,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [9:0] io_async_mem_hartsel_0,	// src/main/scala/util/AsyncQueue.scala:71:14
  output       io_async_mem_ackhavereset_0,	// src/main/scala/util/AsyncQueue.scala:71:14
               io_async_mem_hrmask_0_0,	// src/main/scala/util/AsyncQueue.scala:71:14
  input        io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:71:14
  output       io_async_widx,	// src/main/scala/util/AsyncQueue.scala:71:14
  input        io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
  output       io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
               io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:71:14
  input        io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:71:14
);

  wire       io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  wire       _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:104:30
  wire       _sink_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:103:30
  wire       _source_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:100:32
  wire       _ridx_ridx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg        mem_resumereq_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg  [9:0] mem_hartsel_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg        mem_ackhavereset_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg        mem_hrmask_0_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  wire       _widx_T_1 = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:89:29
  reg        widx_widx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  reg        ready_reg;	// src/main/scala/util/AsyncQueue.scala:88:56
  assign io_enq_ready_0 = ready_reg & _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:88:56, :89:29, :104:30
  reg        widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  always @(posedge clock) begin
    if (_widx_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      mem_resumereq_0 <= io_enq_bits_resumereq;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_hartsel_0 <= io_enq_bits_hartsel;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_ackhavereset_0 <= io_enq_bits_ackhavereset;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_hrmask_0_0 <= io_enq_bits_hrmask_0;	// src/main/scala/util/AsyncQueue.scala:80:16
    end
  end // always @(posedge)
  wire       widx = _sink_valid_io_out & widx_widx_bin + _widx_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :104:30
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      widx_widx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      ready_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:88:56
      widx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:91:55
    end
    else begin
      widx_widx_bin <= widx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      ready_reg <= _sink_valid_io_out & widx != ~_ridx_ridx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :83:{26,34,44}, :88:56, :104:30, src/main/scala/util/ShiftReg.scala:45:23
      widx_gray <= widx;	// src/main/scala/util/AsyncQueue.scala:53:23, :91:55
    end
  end // always @(posedge, posedge)
  



























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_ridx),
    .io_q  (_ridx_ridx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncValidSync source_valid_0 (	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_in  (1'h1),
    .io_out (_source_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:{43,46}
  );	// src/main/scala/util/AsyncQueue.scala:100:32
  AsyncValidSync source_valid_1 (	// src/main/scala/util/AsyncQueue.scala:101:32
    .io_in  (_source_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_out (io_async_safe_widx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :106:43
  );	// src/main/scala/util/AsyncQueue.scala:101:32
  AsyncValidSync sink_extend (	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_in  (io_async_safe_ridx_valid),
    .io_out (_sink_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :107:43
  );	// src/main/scala/util/AsyncQueue.scala:103:30
  AsyncValidSync sink_valid (	// src/main/scala/util/AsyncQueue.scala:104:30
    .io_in  (_sink_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_out (_sink_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:104:30
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  assign io_async_mem_resumereq_0 = mem_resumereq_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_hartsel_0 = mem_hartsel_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_ackhavereset_0 = mem_ackhavereset_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_hrmask_0_0 = mem_hrmask_0_0;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_widx = widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  assign io_async_safe_source_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:121:27
endmodule

module TLDebugModuleOuterAsync(
  output [2:0]  auto_asource_out_a_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_asource_out_a_mem_0_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_asource_out_a_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_a_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_a_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_asource_out_a_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_a_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_asource_out_d_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_asource_out_d_mem_0_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_mem_0_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_asource_out_d_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_asource_out_d_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_asource_out_d_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_asource_out_d_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_intsource_out_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_dmi_clock,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_dmi_reset,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_dmi_req_ready,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_dmi_req_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [6:0]  io_dmi_req_bits_addr,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [31:0] io_dmi_req_bits_data,	// src/main/scala/devices/debug/Debug.scala:707:16
  input  [1:0]  io_dmi_req_bits_op,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_dmi_resp_ready,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_dmi_resp_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [31:0] io_dmi_resp_bits_data,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [1:0]  io_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_ctrl_ndreset,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_ctrl_dmactive,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_ctrl_dmactiveAck,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_mem_resumereq_0,	// src/main/scala/devices/debug/Debug.scala:707:16
  output [9:0]  io_innerCtrl_mem_hartsel_0,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_mem_ackhavereset_0,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_mem_hrmask_0_0,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_ridx,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_widx,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_safe_ridx_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
  output        io_innerCtrl_safe_widx_valid,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_innerCtrl_safe_source_reset_n,	// src/main/scala/devices/debug/Debug.scala:707:16
  input         io_innerCtrl_safe_sink_reset_n,	// src/main/scala/devices/debug/Debug.scala:707:16
                io_hgDebugInt_0	// src/main/scala/devices/debug/Debug.scala:707:16
);

  wire        _io_innerCtrl_source_io_enq_ready;	// src/main/scala/util/AsyncQueue.scala:216:24
  wire        _dmactiveAck_dmactiveAckSync_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  wire        _asource_auto_in_a_ready;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_valid;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [2:0]  _asource_auto_in_d_bits_opcode;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [1:0]  _asource_auto_in_d_bits_param;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [1:0]  _asource_auto_in_d_bits_size;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_source;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_sink;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_denied;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire [31:0] _asource_auto_in_d_bits_data;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _asource_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  wire        _dmiBypass_auto_node_out_out_a_valid;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [2:0]  _dmiBypass_auto_node_out_out_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [8:0]  _dmiBypass_auto_node_out_out_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [31:0] _dmiBypass_auto_node_out_out_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_out_out_d_ready;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [2:0]  _dmiBypass_auto_node_in_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [1:0]  _dmiBypass_auto_node_in_in_d_bits_param;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [1:0]  _dmiBypass_auto_node_in_in_d_bits_size;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_sink;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_denied;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire [31:0] _dmiBypass_auto_node_in_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmiBypass_auto_node_in_in_d_bits_corrupt;	// src/main/scala/devices/debug/Debug.scala:698:29
  wire        _dmOuter_auto_dmi_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_dmi_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [2:0]  _dmOuter_auto_dmi_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [31:0] _dmOuter_auto_dmi_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_auto_int_out_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_ctrl_dmactive;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_valid;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_resumereq;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire [9:0]  _dmOuter_io_innerCtrl_bits_hartsel;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_ackhavereset;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmOuter_io_innerCtrl_bits_hrmask_0;	// src/main/scala/devices/debug/Debug.scala:695:27
  wire        _dmi2tl_auto_out_a_valid;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [2:0]  _dmi2tl_auto_out_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [8:0]  _dmi2tl_auto_out_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire [31:0] _dmi2tl_auto_out_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire        _dmi2tl_auto_out_d_ready;	// src/main/scala/devices/debug/Debug.scala:673:28
  wire        _dmiXbar_auto_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_bits_denied;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_in_d_bits_corrupt;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_1_a_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [2:0]  _dmiXbar_auto_out_1_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [6:0]  _dmiXbar_auto_out_1_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_out_1_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_1_d_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_0_a_valid;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [2:0]  _dmiXbar_auto_out_0_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [8:0]  _dmiXbar_auto_out_0_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire [31:0] _dmiXbar_auto_out_0_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:670:28
  wire        _dmiXbar_auto_out_0_d_ready;	// src/main/scala/devices/debug/Debug.scala:670:28
  TLXbar_10 dmiXbar (	// src/main/scala/devices/debug/Debug.scala:670:28
    .clock                     (io_dmi_clock),
    .reset                     (io_dmi_reset),
    .auto_in_a_ready           (_dmiXbar_auto_in_a_ready),
    .auto_in_a_valid           (_dmi2tl_auto_out_a_valid),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_opcode     (_dmi2tl_auto_out_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_address    (_dmi2tl_auto_out_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_a_bits_data       (_dmi2tl_auto_out_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_d_ready           (_dmi2tl_auto_out_d_ready),	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_in_d_valid           (_dmiXbar_auto_in_d_valid),
    .auto_in_d_bits_denied     (_dmiXbar_auto_in_d_bits_denied),
    .auto_in_d_bits_data       (_dmiXbar_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt    (_dmiXbar_auto_in_d_bits_corrupt),
    .auto_out_1_a_ready        (_dmOuter_auto_dmi_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_a_valid        (_dmiXbar_auto_out_1_a_valid),
    .auto_out_1_a_bits_opcode  (_dmiXbar_auto_out_1_a_bits_opcode),
    .auto_out_1_a_bits_address (_dmiXbar_auto_out_1_a_bits_address),
    .auto_out_1_a_bits_data    (_dmiXbar_auto_out_1_a_bits_data),
    .auto_out_1_d_ready        (_dmiXbar_auto_out_1_d_ready),
    .auto_out_1_d_valid        (_dmOuter_auto_dmi_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_d_bits_opcode  (_dmOuter_auto_dmi_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_1_d_bits_data    (_dmOuter_auto_dmi_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_0_a_ready        (_dmiBypass_auto_node_in_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_a_valid        (_dmiXbar_auto_out_0_a_valid),
    .auto_out_0_a_bits_opcode  (_dmiXbar_auto_out_0_a_bits_opcode),
    .auto_out_0_a_bits_address (_dmiXbar_auto_out_0_a_bits_address),
    .auto_out_0_a_bits_data    (_dmiXbar_auto_out_0_a_bits_data),
    .auto_out_0_d_ready        (_dmiXbar_auto_out_0_d_ready),
    .auto_out_0_d_valid        (_dmiBypass_auto_node_in_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_opcode  (_dmiBypass_auto_node_in_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_param   (_dmiBypass_auto_node_in_in_d_bits_param),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_size    (_dmiBypass_auto_node_in_in_d_bits_size),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_sink    (_dmiBypass_auto_node_in_in_d_bits_sink),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_denied  (_dmiBypass_auto_node_in_in_d_bits_denied),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_data    (_dmiBypass_auto_node_in_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_out_0_d_bits_corrupt (_dmiBypass_auto_node_in_in_d_bits_corrupt)	// src/main/scala/devices/debug/Debug.scala:698:29
  );	// src/main/scala/devices/debug/Debug.scala:670:28
  DMIToTL dmi2tl (	// src/main/scala/devices/debug/Debug.scala:673:28
    .auto_out_a_ready        (_dmiXbar_auto_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_a_valid        (_dmi2tl_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_dmi2tl_auto_out_a_bits_opcode),
    .auto_out_a_bits_address (_dmi2tl_auto_out_a_bits_address),
    .auto_out_a_bits_data    (_dmi2tl_auto_out_a_bits_data),
    .auto_out_d_ready        (_dmi2tl_auto_out_d_ready),
    .auto_out_d_valid        (_dmiXbar_auto_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_denied  (_dmiXbar_auto_in_d_bits_denied),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_data    (_dmiXbar_auto_in_d_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_out_d_bits_corrupt (_dmiXbar_auto_in_d_bits_corrupt),	// src/main/scala/devices/debug/Debug.scala:670:28
    .io_dmi_req_ready        (io_dmi_req_ready),
    .io_dmi_req_valid        (io_dmi_req_valid),
    .io_dmi_req_bits_addr    (io_dmi_req_bits_addr),
    .io_dmi_req_bits_data    (io_dmi_req_bits_data),
    .io_dmi_req_bits_op      (io_dmi_req_bits_op),
    .io_dmi_resp_ready       (io_dmi_resp_ready),
    .io_dmi_resp_valid       (io_dmi_resp_valid),
    .io_dmi_resp_bits_data   (io_dmi_resp_bits_data),
    .io_dmi_resp_bits_resp   (io_dmi_resp_bits_resp)
  );	// src/main/scala/devices/debug/Debug.scala:673:28
  TLDebugModuleOuter dmOuter (	// src/main/scala/devices/debug/Debug.scala:695:27
    .clock                          (io_dmi_clock),
    .reset                          (io_dmi_reset),
    .auto_dmi_in_a_ready            (_dmOuter_auto_dmi_in_a_ready),
    .auto_dmi_in_a_valid            (_dmiXbar_auto_out_1_a_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_opcode      (_dmiXbar_auto_out_1_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_address     (_dmiXbar_auto_out_1_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_a_bits_data        (_dmiXbar_auto_out_1_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_d_ready            (_dmiXbar_auto_out_1_d_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_dmi_in_d_valid            (_dmOuter_auto_dmi_in_d_valid),
    .auto_dmi_in_d_bits_opcode      (_dmOuter_auto_dmi_in_d_bits_opcode),
    .auto_dmi_in_d_bits_data        (_dmOuter_auto_dmi_in_d_bits_data),
    .auto_int_out_0                 (_dmOuter_auto_int_out_0),
    .io_ctrl_ndreset                (io_ctrl_ndreset),
    .io_ctrl_dmactive               (_dmOuter_io_ctrl_dmactive),
    .io_ctrl_dmactiveAck            (_dmactiveAck_dmactiveAckSync_io_q),	// src/main/scala/util/ShiftReg.scala:45:23
    .io_innerCtrl_ready             (_io_innerCtrl_source_io_enq_ready),	// src/main/scala/util/AsyncQueue.scala:216:24
    .io_innerCtrl_valid             (_dmOuter_io_innerCtrl_valid),
    .io_innerCtrl_bits_resumereq    (_dmOuter_io_innerCtrl_bits_resumereq),
    .io_innerCtrl_bits_hartsel      (_dmOuter_io_innerCtrl_bits_hartsel),
    .io_innerCtrl_bits_ackhavereset (_dmOuter_io_innerCtrl_bits_ackhavereset),
    .io_innerCtrl_bits_hrmask_0     (_dmOuter_io_innerCtrl_bits_hrmask_0),
    .io_hgDebugInt_0                (io_hgDebugInt_0)
  );	// src/main/scala/devices/debug/Debug.scala:695:27
  IntSyncCrossingSource_4 intsource (	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_in_0       (_dmOuter_auto_int_out_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .auto_out_sync_0 (auto_intsource_out_sync_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  TLBusBypass dmiBypass (	// src/main/scala/devices/debug/Debug.scala:698:29
    .clock                            (io_dmi_clock),
    .reset                            (io_dmi_reset),
    .auto_node_out_out_a_ready        (_asource_auto_in_a_ready),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_a_valid        (_dmiBypass_auto_node_out_out_a_valid),
    .auto_node_out_out_a_bits_opcode  (_dmiBypass_auto_node_out_out_a_bits_opcode),
    .auto_node_out_out_a_bits_address (_dmiBypass_auto_node_out_out_a_bits_address),
    .auto_node_out_out_a_bits_data    (_dmiBypass_auto_node_out_out_a_bits_data),
    .auto_node_out_out_d_ready        (_dmiBypass_auto_node_out_out_d_ready),
    .auto_node_out_out_d_valid        (_asource_auto_in_d_valid),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_opcode  (_asource_auto_in_d_bits_opcode),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_param   (_asource_auto_in_d_bits_param),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_size    (_asource_auto_in_d_bits_size),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_source  (_asource_auto_in_d_bits_source),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_sink    (_asource_auto_in_d_bits_sink),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_denied  (_asource_auto_in_d_bits_denied),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_data    (_asource_auto_in_d_bits_data),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_out_out_d_bits_corrupt (_asource_auto_in_d_bits_corrupt),	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .auto_node_in_in_a_ready          (_dmiBypass_auto_node_in_in_a_ready),
    .auto_node_in_in_a_valid          (_dmiXbar_auto_out_0_a_valid),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_opcode    (_dmiXbar_auto_out_0_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_address   (_dmiXbar_auto_out_0_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_a_bits_data      (_dmiXbar_auto_out_0_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_d_ready          (_dmiXbar_auto_out_0_d_ready),	// src/main/scala/devices/debug/Debug.scala:670:28
    .auto_node_in_in_d_valid          (_dmiBypass_auto_node_in_in_d_valid),
    .auto_node_in_in_d_bits_opcode    (_dmiBypass_auto_node_in_in_d_bits_opcode),
    .auto_node_in_in_d_bits_param     (_dmiBypass_auto_node_in_in_d_bits_param),
    .auto_node_in_in_d_bits_size      (_dmiBypass_auto_node_in_in_d_bits_size),
    .auto_node_in_in_d_bits_sink      (_dmiBypass_auto_node_in_in_d_bits_sink),
    .auto_node_in_in_d_bits_denied    (_dmiBypass_auto_node_in_in_d_bits_denied),
    .auto_node_in_in_d_bits_data      (_dmiBypass_auto_node_in_in_d_bits_data),
    .auto_node_in_in_d_bits_corrupt   (_dmiBypass_auto_node_in_in_d_bits_corrupt),
    .io_bypass
      (~_dmOuter_io_ctrl_dmactive | ~_dmactiveAck_dmactiveAckSync_io_q)	// src/main/scala/devices/debug/Debug.scala:695:27, :735:{37,55,57}, src/main/scala/util/ShiftReg.scala:45:23
  );	// src/main/scala/devices/debug/Debug.scala:698:29
  TLAsyncCrossingSource asource (	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
    .clock                          (io_dmi_clock),
    .reset                          (io_dmi_reset),
    .auto_in_a_ready                (_asource_auto_in_a_ready),
    .auto_in_a_valid                (_dmiBypass_auto_node_out_out_a_valid),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_opcode          (_dmiBypass_auto_node_out_out_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_address         (_dmiBypass_auto_node_out_out_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_a_bits_data            (_dmiBypass_auto_node_out_out_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_d_ready                (_dmiBypass_auto_node_out_out_d_ready),	// src/main/scala/devices/debug/Debug.scala:698:29
    .auto_in_d_valid                (_asource_auto_in_d_valid),
    .auto_in_d_bits_opcode          (_asource_auto_in_d_bits_opcode),
    .auto_in_d_bits_param           (_asource_auto_in_d_bits_param),
    .auto_in_d_bits_size            (_asource_auto_in_d_bits_size),
    .auto_in_d_bits_source          (_asource_auto_in_d_bits_source),
    .auto_in_d_bits_sink            (_asource_auto_in_d_bits_sink),
    .auto_in_d_bits_denied          (_asource_auto_in_d_bits_denied),
    .auto_in_d_bits_data            (_asource_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt         (_asource_auto_in_d_bits_corrupt),
    .auto_out_a_mem_0_opcode        (auto_asource_out_a_mem_0_opcode),
    .auto_out_a_mem_0_address       (auto_asource_out_a_mem_0_address),
    .auto_out_a_mem_0_data          (auto_asource_out_a_mem_0_data),
    .auto_out_a_ridx                (auto_asource_out_a_ridx),
    .auto_out_a_widx                (auto_asource_out_a_widx),
    .auto_out_a_safe_ridx_valid     (auto_asource_out_a_safe_ridx_valid),
    .auto_out_a_safe_widx_valid     (auto_asource_out_a_safe_widx_valid),
    .auto_out_a_safe_source_reset_n (auto_asource_out_a_safe_source_reset_n),
    .auto_out_a_safe_sink_reset_n   (auto_asource_out_a_safe_sink_reset_n),
    .auto_out_d_mem_0_opcode        (auto_asource_out_d_mem_0_opcode),
    .auto_out_d_mem_0_size          (auto_asource_out_d_mem_0_size),
    .auto_out_d_mem_0_source        (auto_asource_out_d_mem_0_source),
    .auto_out_d_mem_0_data          (auto_asource_out_d_mem_0_data),
    .auto_out_d_ridx                (auto_asource_out_d_ridx),
    .auto_out_d_widx                (auto_asource_out_d_widx),
    .auto_out_d_safe_ridx_valid     (auto_asource_out_d_safe_ridx_valid),
    .auto_out_d_safe_widx_valid     (auto_asource_out_d_safe_widx_valid),
    .auto_out_d_safe_source_reset_n (auto_asource_out_d_safe_source_reset_n),
    .auto_out_d_safe_sink_reset_n   (auto_asource_out_d_safe_sink_reset_n)
  );	// src/main/scala/tilelink/AsyncCrossing.scala:89:29
  AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAckSync (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (io_dmi_clock),
    .reset (io_dmi_reset),
    .io_d  (io_ctrl_dmactiveAck),
    .io_q  (_dmactiveAck_dmactiveAckSync_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncQueueSource_1 io_innerCtrl_source (	// src/main/scala/util/AsyncQueue.scala:216:24
    .clock                        (io_dmi_clock),
    .reset                        (io_dmi_reset),
    .io_enq_ready                 (_io_innerCtrl_source_io_enq_ready),
    .io_enq_valid                 (_dmOuter_io_innerCtrl_valid),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_resumereq        (_dmOuter_io_innerCtrl_bits_resumereq),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hartsel          (_dmOuter_io_innerCtrl_bits_hartsel),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_ackhavereset     (_dmOuter_io_innerCtrl_bits_ackhavereset),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_enq_bits_hrmask_0         (_dmOuter_io_innerCtrl_bits_hrmask_0),	// src/main/scala/devices/debug/Debug.scala:695:27
    .io_async_mem_resumereq_0     (io_innerCtrl_mem_resumereq_0),
    .io_async_mem_hartsel_0       (io_innerCtrl_mem_hartsel_0),
    .io_async_mem_ackhavereset_0  (io_innerCtrl_mem_ackhavereset_0),
    .io_async_mem_hrmask_0_0      (io_innerCtrl_mem_hrmask_0_0),
    .io_async_ridx                (io_innerCtrl_ridx),
    .io_async_widx                (io_innerCtrl_widx),
    .io_async_safe_ridx_valid     (io_innerCtrl_safe_ridx_valid),
    .io_async_safe_widx_valid     (io_innerCtrl_safe_widx_valid),
    .io_async_safe_source_reset_n (io_innerCtrl_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (io_innerCtrl_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:216:24
  assign io_ctrl_dmactive = _dmOuter_io_ctrl_dmactive;	// src/main/scala/devices/debug/Debug.scala:695:27
endmodule

module TLMonitor_33(
  input       clock,
              reset,
              io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0] io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [3:0] io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
              io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0] io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0] io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input       io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0] _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0] _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire        a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]  param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [1:0]  size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg         source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [8:0]  address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg         d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]  opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]  size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg         source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg         inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [3:0]  inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [3:0]  inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg         a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg         d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [3:0]  _GEN = {1'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:69
  wire [3:0]  _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:{44,69}
  wire        _GEN_0 = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire        d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]  casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]  casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]  casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0] watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg         inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [3:0]  inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg         d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0] watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  
































































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [30:0] _GEN_27 = {28'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [30:0] _d_opcodes_clr_T_5 = 31'hF << _GEN_27;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [18:0] _a_opcodes_set_T_1 =
    {15'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {16'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [30:0] _d_sizes_clr_T_5 = 31'hF << _GEN_27;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [17:0] _a_sizes_set_T_1 =
    {15'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {15'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :657:52
  wire [30:0] _d_sizes_clr_T_11 = 31'hF << _GEN_27;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire        d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire        _GEN_28 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire        _GEN_29 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 1'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 4'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <=
        (inflight | _GEN_0 & ~io_in_a_bits_source) & ~(_GEN_28 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[3:0] : 4'h0))
        & ~(_GEN_28 ? _d_opcodes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[3:0] : 4'h0))
        & ~(_GEN_28 ? _d_sizes_clr_T_5[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_29 & ~io_in_d_bits_source);	// src/main/scala/tilelink/Monitor.scala:676:21, :723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <= inflight_sizes_1 & ~(_GEN_29 ? _d_sizes_clr_T_11[3:0] : 4'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  





































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLMonitor_34(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [11:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_d_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_1_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire          a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg           a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [1:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [8:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [11:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg           d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode_1;	// src/main/scala/tilelink/Monitor.scala:535:22
  reg  [1:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [8:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [303:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [1215:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [1215:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg           a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg           d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [1215:0] _GEN = {1205'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [1215:0] _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire          _GEN_0 = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  wire          d_release_ack = io_in_d_bits_opcode == 3'h6;	// src/main/scala/tilelink/Monitor.scala:670:46
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  reg  [303:0]  inflight_1;	// src/main/scala/tilelink/Monitor.scala:723:35
  reg  [1215:0] inflight_sizes_1;	// src/main/scala/tilelink/Monitor.scala:725:35
  reg           d_first_counter_2;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [31:0]   watchdog_1;	// src/main/scala/tilelink/Monitor.scala:815:27
  



























































































































































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [511:0]  _GEN_31 = {503'h0, io_in_d_bits_source};	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _GEN_32 = {4100'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [511:0]  _d_clr_T = 512'h1 << _GEN_31;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [511:0]  _a_set_T = 512'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_opcodes_clr_T_5 = 4111'hF << _GEN_32;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [4098:0] _a_opcodes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {4088'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [4110:0] _d_sizes_clr_T_5 = 4111'hF << _GEN_32;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [4097:0] _a_sizes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {4087'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire [511:0]  _d_clr_T_1 = 512'h1 << _GEN_31;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_sizes_clr_T_11 = 4111'hF << _GEN_32;	// src/main/scala/tilelink/Monitor.scala:677:76, :788:74
  wire          d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_33 = d_first_done & ~d_first_counter_1 & ~d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :671:74, :675:{25,70}
  wire          _GEN_34 = d_first_done & ~d_first_counter_2 & d_release_ack;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:670:46, :785:{25,70}
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      inflight_1 <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:723:35
      inflight_sizes_1 <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:725:35
      d_first_counter_2 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[303:0] : 304'h0))
        & ~(_GEN_33 ? _d_clr_T[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,70,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_33 ? _d_opcodes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,70,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_33 ? _d_sizes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,70,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
      inflight_1 <= inflight_1 & ~(_GEN_34 ? _d_clr_T_1[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:723:35, :771:34, :785:{25,70,88}, :786:21, :811:{44,46}
      inflight_sizes_1 <=
        inflight_sizes_1 & ~(_GEN_34 ? _d_sizes_clr_T_11[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:725:35, :774:34, :785:{25,70,88}, :788:{21,74}, :813:{56,58}
      d_first_counter_2 <= (~d_first_done | d_first_counter_2 - 1'h1) & d_first_counter_2;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:815:27
      else	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        watchdog_1 <= watchdog_1 + 32'h1;	// src/main/scala/tilelink/Monitor.scala:815:27, :820:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      opcode_1 <= io_in_d_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:535:22
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  















































































































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_1_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLDebugModuleInner(
  input         clock,
                reset,
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_dmi_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmi_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_dmi_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmi_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmi_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmi_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmi_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_dmactive,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_valid,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_resumereq,	// src/main/scala/devices/debug/Debug.scala:796:16
  input  [9:0]  io_innerCtrl_bits_hartsel,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_innerCtrl_bits_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:796:16
  output        io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_hartIsInReset_0	// src/main/scala/devices/debug/Debug.scala:796:16
);

  wire        abstractCommandBusy;	// src/main/scala/devices/debug/Debug.scala:1733:42
  wire        out_woready_1_345;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_528;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_roready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _hartIsInResetSync_0_debug_hartReset_0_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg         haltedBitRegs;	// src/main/scala/devices/debug/Debug.scala:854:31
  reg         resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31
  reg         haveResetBitRegs;	// src/main/scala/devices/debug/Debug.scala:858:31
  wire        hamaskWrSel_0 = io_innerCtrl_bits_hartsel == 10'h0;	// src/main/scala/devices/debug/Debug.scala:928:61
  reg         hrmaskReg_0;	// src/main/scala/devices/debug/Debug.scala:940:29
  reg         hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:954:34
  wire        resumereq = io_innerCtrl_valid & io_innerCtrl_bits_resumereq;	// src/main/scala/devices/debug/Debug.scala:976:39
  reg  [2:0]  ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34
  reg  [15:0] ABSTRACTAUTOReg_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36
  reg  [11:0] ABSTRACTAUTOReg_autoexecdata;	// src/main/scala/devices/debug/Debug.scala:1228:36
  reg  [7:0]  COMMANDReg_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25
  reg  [23:0] COMMANDReg_control;	// src/main/scala/devices/debug/Debug.scala:1270:25
  reg  [7:0]  abstractDataMem_0;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_1;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_2;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_3;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_4;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_5;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_6;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  abstractDataMem_7;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]  programBufferMem_0;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_1;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_2;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_3;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_4;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_5;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_6;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_7;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_8;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_9;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_10;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_11;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_12;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_13;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_14;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_15;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_16;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_17;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_18;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_19;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_20;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_21;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_22;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_23;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_24;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_25;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_26;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_27;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_28;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_29;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_30;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_31;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_32;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_33;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_34;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_35;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_36;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_37;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_38;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_39;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_40;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_41;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_42;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_43;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_44;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_45;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_46;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_47;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_48;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_49;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_50;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_51;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_52;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_53;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_54;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_55;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_56;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_57;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_58;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_59;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_60;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_61;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_62;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]  programBufferMem_63;	// src/main/scala/devices/debug/Debug.scala:1299:34
  wire        in_bits_read = auto_dmi_in_a_bits_opcode == 3'h4;	// src/main/scala/tilelink/RegisterRouter.scala:69:36
  wire [1:0]  _GEN = {auto_dmi_in_a_bits_address[8], auto_dmi_in_a_bits_address[6]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_45 = _GEN == 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_T_47 = _GEN == 2'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]  _out_backMask_T_9 = {8{auto_dmi_in_a_bits_mask[2]}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]  _out_backMask_T_11 = {8{auto_dmi_in_a_bits_mask[3]}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_4 = out_woready_3 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_5 = out_woready_3 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_6 = out_woready_3 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_7 = out_woready_3 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_56 = out_woready_7 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_57 = out_woready_7 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_58 = out_woready_7 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_59 = out_woready_7 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_36 = out_woready_9 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_37 = out_woready_9 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_38 = out_woready_9 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_39 = out_woready_9 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_28 = out_woready_15 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_29 = out_woready_15 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_30 = out_woready_15 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_31 = out_woready_15 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_12 = out_woready_19 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_13 = out_woready_19 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_14 = out_woready_19 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_15 = out_woready_19 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_44 = out_woready_23 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_45 = out_woready_23 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_46 = out_woready_23 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_47 = out_woready_23 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_0 = out_woready_27 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_1 = out_woready_27 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_2 = out_woready_27 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataWrEnMaybe_3 = out_woready_27 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_60 = out_woready_31 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_61 = out_woready_31 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_62 = out_woready_31 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_63 = out_woready_31 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_40 = out_woready_35 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_41 = out_woready_35 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_42 = out_woready_35 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_43 = out_woready_35 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        autoexecdataWrEnMaybe = out_woready_38 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        autoexecprogbufWrEnMaybe =
    out_woready_38 & (&{_out_backMask_T_11, _out_backMask_T_9});	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_20 = out_woready_42 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_21 = out_woready_42 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_22 = out_woready_42 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_23 = out_woready_42 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_24 = out_woready_46 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_25 = out_woready_46 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_26 = out_woready_46 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_27 = out_woready_46 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_4 = out_woready_50 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_5 = out_woready_50 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_6 = out_woready_50 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_7 = out_woready_50 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_52 = out_woready_54 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_53 = out_woready_54 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_54 = out_woready_54 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_55 = out_woready_54 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_0 = out_woready_78 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_1 = out_woready_78 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_2 = out_woready_78 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_3 = out_woready_78 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_8 = out_woready_82 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_9 = out_woready_82 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_10 = out_woready_82 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_11 = out_woready_82 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        ABSTRACTCSWrEnMaybe =
    _out_wofireMux_T_2 & out_backSel_6 & _out_T_47 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_48 = out_woready_93 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_49 = out_woready_93 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_50 = out_woready_93 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_51 = out_woready_93 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_32 = out_woready_97 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_33 = out_woready_97 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_34 = out_woready_97 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_35 = out_woready_97 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        COMMANDWrEnMaybe =
    _out_wofireMux_T_2 & out_backSel_7 & _out_T_47
    & (&{_out_backMask_T_11,
         _out_backMask_T_9,
         {8{auto_dmi_in_a_bits_mask[1]}},
         {8{auto_dmi_in_a_bits_mask[0]}}});	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0] COMMANDWrDataVal = COMMANDWrEnMaybe ? auto_dmi_in_a_bits_data : 32'h0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1272:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_16 = out_woready_99 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_17 = out_woready_99 & auto_dmi_in_a_bits_mask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_18 = out_woready_99 & auto_dmi_in_a_bits_mask[2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferWrEnMaybe_19 = out_woready_99 & auto_dmi_in_a_bits_mask[3];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]  out_oindex =
    {auto_dmi_in_a_bits_address[7], auto_dmi_in_a_bits_address[5:2]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]  _GEN_0 = {auto_dmi_in_a_bits_address[7], auto_dmi_in_a_bits_address[5:2]};	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_4 = _GEN_0 == 5'h4;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_5 = _GEN_0 == 5'h5;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_backSel_6 = _GEN_0 == 5'h6;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_backSel_7 = _GEN_0 == 5'h7;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_16 = _GEN_0 == 5'h10;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_17 = _GEN_0 == 5'h11;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_18 = _GEN_0 == 5'h12;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_19 = _GEN_0 == 5'h13;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_20 = _GEN_0 == 5'h14;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_21 = _GEN_0 == 5'h15;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_22 = _GEN_0 == 5'h16;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_23 = _GEN_0 == 5'h17;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_24 = _GEN_0 == 5'h18;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_25 = _GEN_0 == 5'h19;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_26 = _GEN_0 == 5'h1A;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_27 = _GEN_0 == 5'h1B;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_28 = _GEN_0 == 5'h1C;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_29 = _GEN_0 == 5'h1D;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_backSel_30 = _GEN_0 == 5'h1E;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T = auto_dmi_in_a_valid & auto_dmi_in_d_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_rofireMux_T_1 = _out_wofireMux_T & in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24
  assign out_roready_27 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_1 & out_backSel_5 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_78 = _out_rofireMux_T_1 & out_backSel_16 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_50 = _out_rofireMux_T_1 & out_backSel_17 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_82 = _out_rofireMux_T_1 & out_backSel_18 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_19 = _out_rofireMux_T_1 & out_backSel_19 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_99 = _out_rofireMux_T_1 & out_backSel_20 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_42 = _out_rofireMux_T_1 & out_backSel_21 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_46 = _out_rofireMux_T_1 & out_backSel_22 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_1 & out_backSel_23 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_97 = _out_rofireMux_T_1 & out_backSel_24 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_1 & out_backSel_25 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_35 = _out_rofireMux_T_1 & out_backSel_26 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_23 = _out_rofireMux_T_1 & out_backSel_27 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_93 = _out_rofireMux_T_1 & out_backSel_28 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_54 = _out_rofireMux_T_1 & out_backSel_29 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_1 & out_backSel_30 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_31 = _out_rofireMux_T_1 & (&_GEN_0) & _out_T_45;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign _out_wofireMux_T_2 = _out_wofireMux_T & ~in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24
  assign out_woready_27 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_2 & out_backSel_5 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_38 = _out_wofireMux_T_2 & _GEN_0 == 5'h8 & _out_T_47;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_78 = _out_wofireMux_T_2 & out_backSel_16 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_50 = _out_wofireMux_T_2 & out_backSel_17 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_82 = _out_wofireMux_T_2 & out_backSel_18 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_19 = _out_wofireMux_T_2 & out_backSel_19 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_99 = _out_wofireMux_T_2 & out_backSel_20 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_42 = _out_wofireMux_T_2 & out_backSel_21 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_46 = _out_wofireMux_T_2 & out_backSel_22 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_2 & out_backSel_23 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_97 = _out_wofireMux_T_2 & out_backSel_24 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_2 & out_backSel_25 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_35 = _out_wofireMux_T_2 & out_backSel_26 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_23 = _out_wofireMux_T_2 & out_backSel_27 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_93 = _out_wofireMux_T_2 & out_backSel_28 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_54 = _out_wofireMux_T_2 & out_backSel_29 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_2 & out_backSel_30 & _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_31 = _out_wofireMux_T_2 & (&_GEN_0) & _out_T_45;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg         casez_tmp;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (out_oindex)	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00000:
        casez_tmp = _GEN == 2'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00001:
        casez_tmp = _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00010:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b00011:
        casez_tmp = _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00100:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00101:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00110:
        casez_tmp = _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00111:
        casez_tmp = _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b01000:
        casez_tmp = _out_T_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b01001:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01010:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01011:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01100:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01101:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01110:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01111:
        casez_tmp = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b10000:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10001:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10010:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10011:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10100:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10101:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10110:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10111:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11000:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11001:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11010:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11011:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11100:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11101:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11110:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp = _out_T_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  reg  [31:0] casez_tmp_0;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (out_oindex)	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00000:
        casez_tmp_0 = {31'h0, haltedBitRegs};	// src/main/scala/devices/debug/Debug.scala:854:31, :1156:26, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00001:
        casez_tmp_0 =
          {12'h0,
           {2{haveResetBitRegs}},
           {2{resumereq ? ~resumeReqRegs & ~hamaskWrSel_0 : ~resumeReqRegs}},
           4'h0,
           ~haltedBitRegs,
           ~haltedBitRegs,
           {2{haltedBitRegs}},
           8'hA2};	// src/main/scala/devices/debug/Debug.scala:854:31, :856:31, :858:31, :928:61, :976:39, :1340:24, :1342:{20,24,39,41}, :1344:{20,23}, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:{10,48}, src/main/scala/util/package.scala:71:37
      5'b00010:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b00011:
        casez_tmp_0 = {31'h0, haltedBitRegs};	// src/main/scala/devices/debug/Debug.scala:854:31, :1163:48, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00100:
        casez_tmp_0 =
          {abstractDataMem_3, abstractDataMem_2, abstractDataMem_1, abstractDataMem_0};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00101:
        casez_tmp_0 =
          {abstractDataMem_7, abstractDataMem_6, abstractDataMem_5, abstractDataMem_4};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b00110:
        casez_tmp_0 = {19'h8000, abstractCommandBusy, 1'h0, ABSTRACTCSReg_cmderr, 8'h2};	// src/main/scala/devices/debug/Debug.scala:1176:34, :1733:42, src/main/scala/util/MuxLiteral.scala:49:{10,48}
      5'b00111:
        casez_tmp_0 = {COMMANDReg_cmdtype, COMMANDReg_control};	// src/main/scala/devices/debug/Debug.scala:1270:25, :1428:40, src/main/scala/util/MuxLiteral.scala:49:10
      5'b01000:
        casez_tmp_0 =
          {ABSTRACTAUTOReg_autoexecprogbuf, 14'h0, ABSTRACTAUTOReg_autoexecdata[1:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b01001:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01010:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01011:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01100:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01101:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01110:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b01111:
        casez_tmp_0 = 32'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      5'b10000:
        casez_tmp_0 =
          {programBufferMem_3,
           programBufferMem_2,
           programBufferMem_1,
           programBufferMem_0};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10001:
        casez_tmp_0 =
          {programBufferMem_7,
           programBufferMem_6,
           programBufferMem_5,
           programBufferMem_4};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10010:
        casez_tmp_0 =
          {programBufferMem_11,
           programBufferMem_10,
           programBufferMem_9,
           programBufferMem_8};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10011:
        casez_tmp_0 =
          {programBufferMem_15,
           programBufferMem_14,
           programBufferMem_13,
           programBufferMem_12};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10100:
        casez_tmp_0 =
          {programBufferMem_19,
           programBufferMem_18,
           programBufferMem_17,
           programBufferMem_16};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10101:
        casez_tmp_0 =
          {programBufferMem_23,
           programBufferMem_22,
           programBufferMem_21,
           programBufferMem_20};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10110:
        casez_tmp_0 =
          {programBufferMem_27,
           programBufferMem_26,
           programBufferMem_25,
           programBufferMem_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b10111:
        casez_tmp_0 =
          {programBufferMem_31,
           programBufferMem_30,
           programBufferMem_29,
           programBufferMem_28};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11000:
        casez_tmp_0 =
          {programBufferMem_35,
           programBufferMem_34,
           programBufferMem_33,
           programBufferMem_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11001:
        casez_tmp_0 =
          {programBufferMem_39,
           programBufferMem_38,
           programBufferMem_37,
           programBufferMem_36};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11010:
        casez_tmp_0 =
          {programBufferMem_43,
           programBufferMem_42,
           programBufferMem_41,
           programBufferMem_40};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11011:
        casez_tmp_0 =
          {programBufferMem_47,
           programBufferMem_46,
           programBufferMem_45,
           programBufferMem_44};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11100:
        casez_tmp_0 =
          {programBufferMem_51,
           programBufferMem_50,
           programBufferMem_49,
           programBufferMem_48};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11101:
        casez_tmp_0 =
          {programBufferMem_55,
           programBufferMem_54,
           programBufferMem_53,
           programBufferMem_52};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      5'b11110:
        casez_tmp_0 =
          {programBufferMem_59,
           programBufferMem_58,
           programBufferMem_57,
           programBufferMem_56};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp_0 =
          {programBufferMem_63,
           programBufferMem_62,
           programBufferMem_61,
           programBufferMem_60};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  wire [2:0]  dmiNodeIn_d_bits_opcode = {2'h0, in_bits_read};	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :100:19
  reg         goReg;	// src/main/scala/devices/debug/Debug.scala:1487:27
  reg  [31:0] abstractGeneratedMem_0;	// src/main/scala/devices/debug/Debug.scala:1579:35
  reg  [31:0] abstractGeneratedMem_1;	// src/main/scala/devices/debug/Debug.scala:1579:35
  wire        in_1_bits_read = auto_tl_in_a_bits_opcode == 3'h4;	// src/main/scala/tilelink/RegisterRouter.scala:69:36
  wire [9:0]  _out_womask_T_631 =
    {{2{auto_tl_in_a_bits_mask[1]}}, {8{auto_tl_in_a_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        hartResumingWrEn = out_woready_1_345 & (&_out_womask_T_631);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]  _out_womask_T_632 =
    {{2{auto_tl_in_a_bits_mask[5]}}, {8{auto_tl_in_a_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        hartExceptionWrEn = out_woready_1_345 & (&_out_womask_T_632);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        hartHaltedWrEn = out_woready_1_528 & (&_out_womask_T_631);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        hartGoingWrEn = out_woready_1_528 & (&_out_womask_T_632);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _out_wofireMux_T_134 =
    auto_tl_in_a_valid & auto_tl_in_d_ready & ~in_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :82:24
  assign out_woready_1_528 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h20
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_345 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h21
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_922 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h68
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_510 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h69
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_191 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6A
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_1074 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6B
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_722 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6C
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_442 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6D
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_111 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6E
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_1146 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h6F
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        out_woready_1_818 =
    _out_wofireMux_T_134 & auto_tl_in_a_bits_address[10:3] == 8'h70
    & ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg         casez_tmp_1;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (auto_tl_in_a_bits_address[10:3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000000:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000001:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000010:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000011:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000100:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000101:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000110:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000111:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001000:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001001:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001010:
        casez_tmp_1 = auto_tl_in_a_bits_address[11];	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111000:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111001:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111010:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111011:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111100:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111101:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111110:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111111:
        casez_tmp_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110111:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111000:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111001:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111010:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111011:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111100:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111101:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111110:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp_1 = ~(auto_tl_in_a_bits_address[11]);	// src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  reg  [63:0] casez_tmp_2;	// src/main/scala/util/MuxLiteral.scala:49:10
  always @(*) begin	// src/main/scala/util/MuxLiteral.scala:49:10
    casez (auto_tl_in_a_bits_address[10:3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000000:
        casez_tmp_2 = 64'h380006F00C0006F;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000001:
        casez_tmp_2 = 64'hFF0000F0440006F;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000010:
        casez_tmp_2 = 64'hF14024737B241073;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000011:
        casez_tmp_2 = 64'h4004440310802023;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000100:
        casez_tmp_2 = 64'hFE0408E300347413;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000101:
        casez_tmp_2 = 64'h4086300147413;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000110:
        casez_tmp_2 = 64'h100022237B202473;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00000111:
        casez_tmp_2 = 64'hF140247330000067;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001000:
        casez_tmp_2 = 64'h7B20247310802423;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001001:
        casez_tmp_2 = 64'h100026237B200073;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001010:
        casez_tmp_2 = 64'h100073;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00001111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00010111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00011111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00100111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00101111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00110111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b00111111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01000111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01001111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01010111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01011111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100000:
        casez_tmp_2 = 64'h380006F;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01100111:
        casez_tmp_2 = {abstractGeneratedMem_1, abstractGeneratedMem_0};	// src/main/scala/devices/debug/Debug.scala:1579:35, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101000:
        casez_tmp_2 =
          {programBufferMem_7,
           programBufferMem_6,
           programBufferMem_5,
           programBufferMem_4,
           programBufferMem_3,
           programBufferMem_2,
           programBufferMem_1,
           programBufferMem_0};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101001:
        casez_tmp_2 =
          {programBufferMem_15,
           programBufferMem_14,
           programBufferMem_13,
           programBufferMem_12,
           programBufferMem_11,
           programBufferMem_10,
           programBufferMem_9,
           programBufferMem_8};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101010:
        casez_tmp_2 =
          {programBufferMem_23,
           programBufferMem_22,
           programBufferMem_21,
           programBufferMem_20,
           programBufferMem_19,
           programBufferMem_18,
           programBufferMem_17,
           programBufferMem_16};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101011:
        casez_tmp_2 =
          {programBufferMem_31,
           programBufferMem_30,
           programBufferMem_29,
           programBufferMem_28,
           programBufferMem_27,
           programBufferMem_26,
           programBufferMem_25,
           programBufferMem_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101100:
        casez_tmp_2 =
          {programBufferMem_39,
           programBufferMem_38,
           programBufferMem_37,
           programBufferMem_36,
           programBufferMem_35,
           programBufferMem_34,
           programBufferMem_33,
           programBufferMem_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101101:
        casez_tmp_2 =
          {programBufferMem_47,
           programBufferMem_46,
           programBufferMem_45,
           programBufferMem_44,
           programBufferMem_43,
           programBufferMem_42,
           programBufferMem_41,
           programBufferMem_40};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101110:
        casez_tmp_2 =
          {programBufferMem_55,
           programBufferMem_54,
           programBufferMem_53,
           programBufferMem_52,
           programBufferMem_51,
           programBufferMem_50,
           programBufferMem_49,
           programBufferMem_48};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01101111:
        casez_tmp_2 =
          {programBufferMem_63,
           programBufferMem_62,
           programBufferMem_61,
           programBufferMem_60,
           programBufferMem_59,
           programBufferMem_58,
           programBufferMem_57,
           programBufferMem_56};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110000:
        casez_tmp_2 =
          {abstractDataMem_7,
           abstractDataMem_6,
           abstractDataMem_5,
           abstractDataMem_4,
           abstractDataMem_3,
           abstractDataMem_2,
           abstractDataMem_1,
           abstractDataMem_0};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01110111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111000:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111001:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111010:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111011:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111100:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111101:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111110:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b01111111:
        casez_tmp_2 = 64'h0;	// src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10000111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10001111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10010111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10011111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10100111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10101111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10110111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b10111111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11000111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11001111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11010111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11011111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11100111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11101111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11110111:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111000:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111001:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111010:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111011:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111100:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111101:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      8'b11111110:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
      default:
        casez_tmp_2 =
          {6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg,
           6'h0,
           resumeReqRegs,
           goReg};	// src/main/scala/devices/debug/Debug.scala:856:31, :1487:27, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
    endcase	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  end // always @(*)
  wire [2:0]  tlNodeIn_d_bits_opcode = {2'h0, in_1_bits_read};	// src/main/scala/tilelink/RegisterRouter.scala:69:36, :100:19
  reg  [1:0]  ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1725:27
  assign abstractCommandBusy = |ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1733:42
  wire        commandRegIsAccessRegister = COMMANDReg_cmdtype == 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1750:58
  wire        _GEN_1 =
    ~(COMMANDReg_control[17]) | (|(COMMANDReg_control[15:12]))
    & COMMANDReg_control[15:0] < 16'h1020
    & (COMMANDReg_control[22:20] == 3'h2 | COMMANDReg_control[22:20] == 3'h3);	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:71, :1758:{63,72,106}, :1759:{58,70,104,117}, :1769:{19,54}
  wire        commandRegIsUnsupported = ~commandRegIsAccessRegister | ~_GEN_1;	// src/main/scala/devices/debug/Debug.scala:1750:58, :1754:43, :1766:39, :1767:115, :1768:33, :1769:{54,73}, :1770:33
  wire        commandRegBadHaltResume =
    commandRegIsAccessRegister & _GEN_1 & ~haltedBitRegs;	// src/main/scala/devices/debug/Debug.scala:854:31, :1750:58, :1755:43, :1766:39, :1767:115, :1769:{54,73}, :1771:{33,36}
  wire        _GEN_2 = ctrlStateReg == 2'h1;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1790:30
  wire        _GEN_3 = commandRegIsUnsupported | commandRegBadHaltResume;	// src/main/scala/devices/debug/Debug.scala:1754:43, :1755:43, :1766:39, :1767:115, :1769:73, :1771:33, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire        goAbstract = (|ctrlStateReg) & _GEN_2 & ~_GEN_3;	// src/main/scala/devices/debug/Debug.scala:1488:32, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire        _GEN_4 = ctrlStateReg == 2'h2;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1811:30
  





























 // not def SYNTHESIS
  wire        dmiAbstractDataAccessVec_0 =
    dmiAbstractDataWrEnMaybe_0 | out_roready_27 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1251:105, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiAbstractDataAccessVec_4 =
    dmiAbstractDataWrEnMaybe_4 | out_roready_3 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1251:105, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_0 =
    dmiProgramBufferWrEnMaybe_0 | out_roready_78 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_4 =
    dmiProgramBufferWrEnMaybe_4 | out_roready_50 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_8 =
    dmiProgramBufferWrEnMaybe_8 | out_roready_82 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_12 =
    dmiProgramBufferWrEnMaybe_12 | out_roready_19 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_16 =
    dmiProgramBufferWrEnMaybe_16 | out_roready_99 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_20 =
    dmiProgramBufferWrEnMaybe_20 | out_roready_42 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_24 =
    dmiProgramBufferWrEnMaybe_24 | out_roready_46 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_28 =
    dmiProgramBufferWrEnMaybe_28 | out_roready_15 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_32 =
    dmiProgramBufferWrEnMaybe_32 | out_roready_97 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_36 =
    dmiProgramBufferWrEnMaybe_36 | out_roready_9 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_40 =
    dmiProgramBufferWrEnMaybe_40 | out_roready_35 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_44 =
    dmiProgramBufferWrEnMaybe_44 | out_roready_23 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_48 =
    dmiProgramBufferWrEnMaybe_48 | out_roready_93 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_52 =
    dmiProgramBufferWrEnMaybe_52 | out_roready_54 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_56 =
    dmiProgramBufferWrEnMaybe_56 | out_roready_7 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        dmiProgramBufferAccessVec_60 =
    dmiProgramBufferWrEnMaybe_60 | out_roready_31 & auto_dmi_in_a_bits_mask[0];	// src/main/scala/devices/debug/Debug.scala:1254:108, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        autoexec =
    dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0]
    | dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1]
    | dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0]
    | dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1]
    | dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2]
    | dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3]
    | dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4]
    | dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5]
    | dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6]
    | dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7]
    | dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8]
    | dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9]
    | dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10]
    | dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11]
    | dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12]
    | dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13]
    | dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14]
    | dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1251:105, :1254:108, :1262:{54,140}, :1263:{57,144}, :1265:{42,48,73}
  wire        COMMANDWrEn = COMMANDWrEnMaybe & ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1278:40, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire        _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1775:103
  wire        _GEN_6 =
    COMMANDWrEn & ~(|(COMMANDWrDataVal[31:24])) & _regAccessRegisterCommand_T_1 | autoexec
    & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1265:{42,48,73}, :1272:39, :1273:65, :1278:40, :1749:60, :1750:58, :1775:{48,78,103}, :1776:{48,78}, :1783:37
  always @(posedge clock) begin
    haltedBitRegs <=
      io_dmactive & (hartHaltedWrEn | ~hartResumingWrEn & haltedBitRegs)
      & ~_hartIsInResetSync_0_debug_hartReset_0_io_q;	// src/main/scala/devices/debug/Debug.scala:854:31, :1308:45, :1309:23, :1313:42, :1318:31, :1320:25, :1321:39, :1323:25, :1326:{25,42}, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/ShiftReg.scala:45:23
    resumeReqRegs <=
      io_dmactive
      & (resumereq
           ? (resumeReqRegs | hamaskWrSel_0)
             & ~_hartIsInResetSync_0_debug_hartReset_0_io_q
           : ~hartResumingWrEn & resumeReqRegs
             & ~_hartIsInResetSync_0_debug_hartReset_0_io_q);	// src/main/scala/devices/debug/Debug.scala:856:31, :928:61, :976:39, :1308:45, :1310:23, :1313:{23,40,42}, :1321:39, :1323:25, :1326:25, :1329:33, :1331:25, :1333:26, :1335:{25,43,65}, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/ShiftReg.scala:45:23
    haveResetBitRegs <=
      io_dmactive
      & (io_innerCtrl_valid & io_innerCtrl_bits_ackhavereset
           ? haveResetBitRegs & ~hamaskWrSel_0
             | _hartIsInResetSync_0_debug_hartReset_0_io_q
           : haveResetBitRegs | _hartIsInResetSync_0_debug_hartReset_0_io_q);	// src/main/scala/devices/debug/Debug.scala:858:31, :928:61, :1006:44, :1007:24, :1009:{31,66}, :1010:{26,47,50,74}, :1012:{26,46}, src/main/scala/util/ShiftReg.scala:45:23
    if (io_dmactive) begin	// src/main/scala/devices/debug/Debug.scala:796:16
      if (ABSTRACTCSWrEnMaybe & (|ctrlStateReg) | autoexecdataWrEnMaybe & (|ctrlStateReg)
          | autoexecprogbufWrEnMaybe & (|ctrlStateReg) | COMMANDWrEnMaybe
          & (|ctrlStateReg)
          | (dmiAbstractDataAccessVec_0 | dmiAbstractDataWrEnMaybe_1 | out_roready_27
             & auto_dmi_in_a_bits_mask[1] | dmiAbstractDataWrEnMaybe_2 | out_roready_27
             & auto_dmi_in_a_bits_mask[2] | dmiAbstractDataWrEnMaybe_3 | out_roready_27
             & auto_dmi_in_a_bits_mask[3] | dmiAbstractDataAccessVec_4
             | dmiAbstractDataWrEnMaybe_5 | out_roready_3 & auto_dmi_in_a_bits_mask[1]
             | dmiAbstractDataWrEnMaybe_6 | out_roready_3 & auto_dmi_in_a_bits_mask[2]
             | dmiAbstractDataWrEnMaybe_7 | out_roready_3 & auto_dmi_in_a_bits_mask[3])
          & (|ctrlStateReg)
          | (dmiProgramBufferAccessVec_0 | dmiProgramBufferWrEnMaybe_1 | out_roready_78
             & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_2 | out_roready_78
             & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_3 | out_roready_78
             & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_4
             | dmiProgramBufferWrEnMaybe_5 | out_roready_50 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_6 | out_roready_50 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_7 | out_roready_50 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_8 | dmiProgramBufferWrEnMaybe_9 | out_roready_82
             & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_10 | out_roready_82
             & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_11 | out_roready_82
             & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_12
             | dmiProgramBufferWrEnMaybe_13 | out_roready_19 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_14 | out_roready_19 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_15 | out_roready_19 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_16 | dmiProgramBufferWrEnMaybe_17
             | out_roready_99 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_18
             | out_roready_99 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_19
             | out_roready_99 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_20
             | dmiProgramBufferWrEnMaybe_21 | out_roready_42 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_22 | out_roready_42 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_23 | out_roready_42 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_24 | dmiProgramBufferWrEnMaybe_25
             | out_roready_46 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_26
             | out_roready_46 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_27
             | out_roready_46 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_28
             | dmiProgramBufferWrEnMaybe_29 | out_roready_15 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_30 | out_roready_15 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_31 | out_roready_15 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_32 | dmiProgramBufferWrEnMaybe_33
             | out_roready_97 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_34
             | out_roready_97 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_35
             | out_roready_97 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_36
             | dmiProgramBufferWrEnMaybe_37 | out_roready_9 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_38 | out_roready_9 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_39 | out_roready_9 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_40 | dmiProgramBufferWrEnMaybe_41
             | out_roready_35 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_42
             | out_roready_35 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_43
             | out_roready_35 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_44
             | dmiProgramBufferWrEnMaybe_45 | out_roready_23 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_46 | out_roready_23 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_47 | out_roready_23 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_48 | dmiProgramBufferWrEnMaybe_49
             | out_roready_93 & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_50
             | out_roready_93 & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_51
             | out_roready_93 & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_52
             | dmiProgramBufferWrEnMaybe_53 | out_roready_54 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_54 | out_roready_54 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_55 | out_roready_54 & auto_dmi_in_a_bits_mask[3]
             | dmiProgramBufferAccessVec_56 | dmiProgramBufferWrEnMaybe_57 | out_roready_7
             & auto_dmi_in_a_bits_mask[1] | dmiProgramBufferWrEnMaybe_58 | out_roready_7
             & auto_dmi_in_a_bits_mask[2] | dmiProgramBufferWrEnMaybe_59 | out_roready_7
             & auto_dmi_in_a_bits_mask[3] | dmiProgramBufferAccessVec_60
             | dmiProgramBufferWrEnMaybe_61 | out_roready_31 & auto_dmi_in_a_bits_mask[1]
             | dmiProgramBufferWrEnMaybe_62 | out_roready_31 & auto_dmi_in_a_bits_mask[2]
             | dmiProgramBufferWrEnMaybe_63 | out_roready_31 & auto_dmi_in_a_bits_mask[3])
          & (|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1251:105, :1254:108, :1256:68, :1257:69, :1725:27, :1735:44, :1741:{42,74}, :1742:{42,74}, :1743:{44,74}, :1744:{42,74}, :1745:{42,74}, :1746:42, src/main/scala/tilelink/RegisterRouter.scala:82:24
        ABSTRACTCSReg_cmderr <= 3'h1;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (~(~(|ctrlStateReg) | _GEN_2) & _GEN_4 & hartExceptionWrEn)	// src/main/scala/devices/debug/Debug.scala:1189:36, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1811:{30,51}, :1819:31, src/main/scala/tilelink/RegisterRouter.scala:82:24
        ABSTRACTCSReg_cmderr <= 3'h3;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if ((|ctrlStateReg)
                 ? _GEN_2 & commandRegIsUnsupported
                 : ~_GEN_6
                   & (COMMANDWrEn & (|(COMMANDWrDataVal[31:24])) | autoexec
                      & commandRegIsUnsupported))	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1190:36, :1265:{42,48,73}, :1272:39, :1273:65, :1278:40, :1725:27, :1735:44, :1749:60, :1752:46, :1754:43, :1766:39, :1767:115, :1782:47, :1783:{37,66}, :1785:43, :1786:26, :1787:{28,56}, :1790:{30,59}, :1797:38
        ABSTRACTCSReg_cmderr <= 3'h2;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if ((|ctrlStateReg) & _GEN_2 & ~commandRegIsUnsupported
               & commandRegBadHaltResume)	// src/main/scala/devices/debug/Debug.scala:1191:36, :1725:27, :1735:44, :1754:43, :1755:43, :1766:39, :1767:115, :1769:73, :1771:33, :1782:47, :1790:{30,59}, :1797:38, :1800:43
        ABSTRACTCSReg_cmderr <= 3'h4;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else	// src/main/scala/devices/debug/Debug.scala:1191:36, :1782:47, :1790:59, :1797:38, :1800:43
        ABSTRACTCSReg_cmderr <=
          ({3{~(ABSTRACTCSWrEnMaybe & ~(|ctrlStateReg))}}
           | ~(auto_dmi_in_a_bits_data[10:8])) & ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1184:51, :1206:30, :1207:{32,58}, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (autoexecprogbufWrEnMaybe & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1241:38, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        ABSTRACTAUTOReg_autoexecprogbuf <= auto_dmi_in_a_bits_data[31:16];	// src/main/scala/devices/debug/Debug.scala:1228:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (autoexecdataWrEnMaybe & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1244:35, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        ABSTRACTAUTOReg_autoexecdata <= {10'h0, auto_dmi_in_a_bits_data[1:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, :1245:73, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (COMMANDWrEn) begin	// src/main/scala/devices/debug/Debug.scala:1278:40
        COMMANDReg_cmdtype <= COMMANDWrDataVal[31:24];	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1270:25, :1272:39, :1273:65
        COMMANDReg_control <= COMMANDWrDataVal[23:0];	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1270:25, :1272:39, :1273:65
      end
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_0 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_0 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_0 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_1 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_1 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_1 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_2 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_2 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_2 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_3 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_3 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_3 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_4 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_4 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_4 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_5 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_5 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_5 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_6 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_6 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_6 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_818 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_7 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_7 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1293:36, :1456:{60,91}, :1457:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_7 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_0 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_0 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_0 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_1 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_1 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_1 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_2 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_2 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_2 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_3 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_3 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_3 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_4 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_4 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_4 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_5 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_5 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_5 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_6 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_6 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_6 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_922 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_7 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_7 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_7 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_8 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_8 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_8 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_9 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_9 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_9 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_10 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_10 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_10 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_11 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_11 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_11 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_12 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_12 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_12 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_13 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_13 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_13 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_14 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_14 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_14 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_510 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_15 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_15 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_15 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_16 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_16 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_16 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_17 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_17 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_17 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_18 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_18 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_18 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_19 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_19 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_19 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_20 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_20 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_20 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_21 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_21 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_21 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_22 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_22 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_22 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_191 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_23 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_23 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_23 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_24 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_24 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_24 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_25 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_25 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_25 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_26 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_26 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_26 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_27 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_27 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_27 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_28 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_28 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_28 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_29 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_29 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_29 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_30 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_30 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_30 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1074 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_31 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_31 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_31 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_32 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_32 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_32 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_33 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_33 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_33 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_34 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_34 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_34 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_35 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_35 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_35 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_36 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_36 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_36 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_37 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_37 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_37 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_38 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_38 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_38 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_722 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_39 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_39 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_39 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_40 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_40 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_40 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_41 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_41 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_41 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_42 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_42 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_42 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_43 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_43 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_43 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_44 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_44 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_44 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_45 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_45 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_45 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_46 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_46 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_46 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_442 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_47 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_47 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_47 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_48 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_48 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_48 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_49 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_49 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_49 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_50 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_50 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_50 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_51 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_51 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_51 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_52 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_52 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_52 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_53 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_53 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_53 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_54 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_54 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_54 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_111 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_55 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_55 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_55 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[0])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_56 <= auto_tl_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_56 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_56 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[1])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_57 <= auto_tl_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_57 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_57 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[2])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_58 <= auto_tl_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_58 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_58 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[3])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_59 <= auto_tl_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_59 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_59 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[4])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_60 <= auto_tl_in_a_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_60 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_60 <= auto_dmi_in_a_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[5])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_61 <= auto_tl_in_a_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_61 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_61 <= auto_dmi_in_a_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[6])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_62 <= auto_tl_in_a_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_62 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_62 <= auto_dmi_in_a_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (out_woready_1_1146 & auto_tl_in_a_bits_mask[7])	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_63 <= auto_tl_in_a_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_63 & ~(|ctrlStateReg))	// src/main/scala/devices/debug/Debug.scala:1299:34, :1478:{61,93}, :1479:11, :1725:27, :1735:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_63 <= auto_dmi_in_a_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      if (|ctrlStateReg) begin	// src/main/scala/devices/debug/Debug.scala:1725:27, :1735:44
        if (_GEN_2)	// src/main/scala/devices/debug/Debug.scala:1790:30
          ctrlStateReg <= {~_GEN_3, 1'h0};	// src/main/scala/devices/debug/Debug.scala:1725:27, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
        else if (_GEN_4 & (hartExceptionWrEn | ~goReg & hartHaltedWrEn))	// src/main/scala/devices/debug/Debug.scala:1487:27, :1728:32, :1811:{30,51}, :1816:{18,30,116}, :1817:22, :1819:31, :1821:24, :1824:53, src/main/scala/tilelink/RegisterRouter.scala:82:24
          ctrlStateReg <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:1725:27
      end
      else if (_GEN_6)	// src/main/scala/devices/debug/Debug.scala:1783:37
        ctrlStateReg <= 2'h1;	// src/main/scala/devices/debug/Debug.scala:1725:27
    end
    else begin	// src/main/scala/devices/debug/Debug.scala:796:16
      ABSTRACTCSReg_cmderr <= 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      COMMANDReg_cmdtype <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      COMMANDReg_control <= 24'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      abstractDataMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      programBufferMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_8 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_9 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_10 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_11 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_12 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_13 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_14 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_15 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_16 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_17 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_18 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_19 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_20 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_21 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_22 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_23 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_24 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_25 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_26 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_27 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_28 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_29 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_30 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_31 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_32 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_33 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_34 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_35 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_36 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_37 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_38 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_39 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_40 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_41 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_42 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_43 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_44 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_45 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_46 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_47 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_48 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_49 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_50 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_51 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_52 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_53 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_54 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_55 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_56 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_57 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_58 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_59 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_60 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_61 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_62 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_63 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      ctrlStateReg <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:1725:27
    end
    goReg <= io_dmactive & (goAbstract | ~hartGoingWrEn & goReg);	// src/main/scala/devices/debug/Debug.scala:1487:27, :1488:32, :1493:24, :1494:13, :1496:25, :1497:15, :1498:33, :1500:15, :1782:47, :1790:59, :1797:38, src/main/scala/tilelink/RegisterRouter.scala:82:24
    if (goAbstract) begin	// src/main/scala/devices/debug/Debug.scala:1488:32, :1782:47, :1790:59, :1797:38
      abstractGeneratedMem_0 <=
        COMMANDReg_control[17]
          ? (COMMANDReg_control[16]
               ? {17'h7000, COMMANDReg_control[22:20], COMMANDReg_control[4:0], 7'h3}
               : {7'h1C,
                  COMMANDReg_control[4:0],
                  5'h0,
                  COMMANDReg_control[22:20],
                  12'h23})
          : 32'h13;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:71, :1579:35, :1586:54, :1590:12, :1603:12, :1633:39, :1634:14
      abstractGeneratedMem_1 <= COMMANDReg_control[18] ? 32'h13 : 32'h100073;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:71, :1579:35, :1637:39
    end
    if (reset)
      hrmaskReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:940:29
    else
      hrmaskReg_0 <=
        io_dmactive & (io_innerCtrl_valid ? io_innerCtrl_bits_hrmask_0 : hrmaskReg_0);	// src/main/scala/devices/debug/Debug.scala:940:29, :947:45, :948:17, :949:35, :950:17
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset)
      hrDebugIntReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
    else
      hrDebugIntReg_0 <=
        io_dmactive & hrmaskReg_0
        & (_hartIsInResetSync_0_debug_hartReset_0_io_q | hrDebugIntReg_0
           & ~haltedBitRegs);	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29, :954:34, :955:47, :956:23, :958:23, src/main/scala/util/ShiftReg.scala:45:23, src/main/scala/util/package.scala:66:72, :67:75, :71:37
  end // always @(posedge, posedge)
  









































































































 // ENABLE_INITIAL_REG_
  TLMonitor_33 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_dmi_in_d_ready),
    .io_in_a_valid        (auto_dmi_in_a_valid),
    .io_in_a_bits_opcode  (auto_dmi_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_dmi_in_a_bits_param),
    .io_in_a_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_a_bits_source  (auto_dmi_in_a_bits_source),
    .io_in_a_bits_address (auto_dmi_in_a_bits_address),
    .io_in_a_bits_mask    (auto_dmi_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_dmi_in_a_bits_corrupt),
    .io_in_d_ready        (auto_dmi_in_d_ready),
    .io_in_d_valid        (auto_dmi_in_a_valid),
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// src/main/scala/tilelink/RegisterRouter.scala:100:19
    .io_in_d_bits_size    (auto_dmi_in_a_bits_size),
    .io_in_d_bits_source  (auto_dmi_in_a_bits_source)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_34 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_tl_in_d_ready),
    .io_in_a_valid        (auto_tl_in_a_valid),
    .io_in_a_bits_opcode  (auto_tl_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_tl_in_a_bits_param),
    .io_in_a_bits_size    (auto_tl_in_a_bits_size),
    .io_in_a_bits_source  (auto_tl_in_a_bits_source),
    .io_in_a_bits_address (auto_tl_in_a_bits_address),
    .io_in_a_bits_mask    (auto_tl_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_tl_in_a_bits_corrupt),
    .io_in_d_ready        (auto_tl_in_d_ready),
    .io_in_d_valid        (auto_tl_in_a_valid),
    .io_in_d_bits_opcode  (tlNodeIn_d_bits_opcode),	// src/main/scala/tilelink/RegisterRouter.scala:100:19
    .io_in_d_bits_size    (auto_tl_in_a_bits_size),
    .io_in_d_bits_source  (auto_tl_in_a_bits_source)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0),
    .io_q  (_hartIsInResetSync_0_debug_hartReset_0_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  assign auto_tl_in_a_ready = auto_tl_in_d_ready;
  assign auto_tl_in_d_valid = auto_tl_in_a_valid;
  assign auto_tl_in_d_bits_opcode = tlNodeIn_d_bits_opcode;	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  assign auto_tl_in_d_bits_size = auto_tl_in_a_bits_size;
  assign auto_tl_in_d_bits_source = auto_tl_in_a_bits_source;
  assign auto_tl_in_d_bits_data = casez_tmp_1 ? casez_tmp_2 : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign auto_dmi_in_a_ready = auto_dmi_in_d_ready;
  assign auto_dmi_in_d_valid = auto_dmi_in_a_valid;
  assign auto_dmi_in_d_bits_opcode = dmiNodeIn_d_bits_opcode;	// src/main/scala/tilelink/RegisterRouter.scala:100:19
  assign auto_dmi_in_d_bits_size = auto_dmi_in_a_bits_size;
  assign auto_dmi_in_d_bits_source = auto_dmi_in_a_bits_source;
  assign auto_dmi_in_d_bits_data = casez_tmp ? casez_tmp_0 : 32'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:49:10
  assign io_hgDebugInt_0 = hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:954:34
endmodule

module ClockCrossingReg_w55(
  input         clock,
  input  [54:0] io_d,	// src/main/scala/util/SynchronizerReg.scala:195:14
  output [54:0] io_q,	// src/main/scala/util/SynchronizerReg.scala:195:14
  input         io_en	// src/main/scala/util/SynchronizerReg.scala:195:14
);

  reg [54:0] cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
  always @(posedge clock) begin
    if (io_en)	// src/main/scala/util/SynchronizerReg.scala:195:14
      cdc_reg <= io_d;	// src/main/scala/util/SynchronizerReg.scala:201:76
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_q = cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
endmodule

module AsyncQueueSink_1(
  input         clock,
                reset,
                io_deq_ready,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [2:0]  io_deq_bits_opcode,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_deq_bits_param,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [1:0]  io_deq_bits_size,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_bits_source,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [8:0]  io_deq_bits_address,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [3:0]  io_deq_bits_mask,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [31:0] io_deq_bits_data,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_deq_bits_corrupt,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [2:0]  io_async_mem_0_opcode,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [8:0]  io_async_mem_0_address,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [31:0] io_async_mem_0_data,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:135:14
  input         io_async_widx,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
  input         io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
                io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:135:14
  output        io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:135:14
);

  wire        io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  wire        _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:172:31
  wire        _source_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:171:31
  wire        _sink_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:168:33
  wire [54:0] _io_deq_bits_deq_bits_reg_io_q;	// src/main/scala/util/SynchronizerReg.scala:207:25
  wire        _widx_widx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg         ridx_ridx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  wire        ridx =
    _source_valid_io_out & ridx_ridx_bin + (io_deq_ready & io_deq_valid_0);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :162:29, :172:31
  wire        valid = _source_valid_io_out & ridx != _widx_widx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :146:{28,36}, :172:31, src/main/scala/util/ShiftReg.scala:45:23
  reg         valid_reg;	// src/main/scala/util/AsyncQueue.scala:161:56
  assign io_deq_valid_0 = valid_reg & _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:161:56, :162:29, :172:31
  reg         ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ridx_ridx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      valid_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:161:56
      ridx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:164:55
    end
    else begin
      ridx_ridx_bin <= ridx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      valid_reg <= valid;	// src/main/scala/util/AsyncQueue.scala:146:28, :161:56
      ridx_gray <= ridx;	// src/main/scala/util/AsyncQueue.scala:53:23, :164:55
    end
  end // always @(posedge, posedge)
  























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_widx),
    .io_q  (_widx_widx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  ClockCrossingReg_w55 io_deq_bits_deq_bits_reg (	// src/main/scala/util/SynchronizerReg.scala:207:25
    .clock (clock),
    .io_d
      ({io_async_mem_0_opcode,
        6'h4,
        io_async_mem_0_address,
        4'hF,
        io_async_mem_0_data,
        1'h0}),	// src/main/scala/util/AsyncQueue.scala:135:14, src/main/scala/util/SynchronizerReg.scala:209:24
    .io_q  (_io_deq_bits_deq_bits_reg_io_q),
    .io_en (valid)	// src/main/scala/util/AsyncQueue.scala:146:28
  );	// src/main/scala/util/SynchronizerReg.scala:207:25
  AsyncValidSync sink_valid_0 (	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_in  (1'h1),
    .io_out (_sink_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:{42,45}
  );	// src/main/scala/util/AsyncQueue.scala:168:33
  AsyncValidSync sink_valid_1 (	// src/main/scala/util/AsyncQueue.scala:169:33
    .io_in  (_sink_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_out (io_async_safe_ridx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :174:42
  );	// src/main/scala/util/AsyncQueue.scala:169:33
  AsyncValidSync source_extend (	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_in  (io_async_safe_widx_valid),
    .io_out (_source_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :175:42
  );	// src/main/scala/util/AsyncQueue.scala:171:31
  AsyncValidSync source_valid (	// src/main/scala/util/AsyncQueue.scala:172:31
    .io_in  (_source_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_out (_source_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:172:31
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  assign io_deq_bits_opcode = _io_deq_bits_deq_bits_reg_io_q[54:52];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_param = _io_deq_bits_deq_bits_reg_io_q[51:49];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_size = _io_deq_bits_deq_bits_reg_io_q[48:47];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_source = _io_deq_bits_deq_bits_reg_io_q[46];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_address = _io_deq_bits_deq_bits_reg_io_q[45:37];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_mask = _io_deq_bits_deq_bits_reg_io_q[36:33];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_data = _io_deq_bits_deq_bits_reg_io_q[32:1];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_corrupt = _io_deq_bits_deq_bits_reg_io_q[0];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_async_ridx = ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  assign io_async_safe_sink_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:189:25
endmodule

module AsyncQueueSource_2(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_enq_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [2:0]  io_enq_bits_opcode,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [1:0]  io_enq_bits_size,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_enq_bits_source,	// src/main/scala/util/AsyncQueue.scala:71:14
  input  [31:0] io_enq_bits_data,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [2:0]  io_async_mem_0_opcode,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [1:0]  io_async_mem_0_size,	// src/main/scala/util/AsyncQueue.scala:71:14
  output        io_async_mem_0_source,	// src/main/scala/util/AsyncQueue.scala:71:14
  output [31:0] io_async_mem_0_data,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:71:14
  output        io_async_widx,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
  output        io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:71:14
                io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:71:14
  input         io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:71:14
);

  wire        io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  wire        _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:104:30
  wire        _sink_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:103:30
  wire        _source_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:100:32
  wire        _ridx_ridx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg  [2:0]  mem_0_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg  [1:0]  mem_0_size;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg         mem_0_source;	// src/main/scala/util/AsyncQueue.scala:80:16
  reg  [31:0] mem_0_data;	// src/main/scala/util/AsyncQueue.scala:80:16
  wire        _widx_T_1 = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:89:29
  reg         widx_widx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  reg         ready_reg;	// src/main/scala/util/AsyncQueue.scala:88:56
  assign io_enq_ready_0 = ready_reg & _sink_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:88:56, :89:29, :104:30
  reg         widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  always @(posedge clock) begin
    if (_widx_T_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      mem_0_opcode <= io_enq_bits_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_0_size <= io_enq_bits_size;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_0_source <= io_enq_bits_source;	// src/main/scala/util/AsyncQueue.scala:80:16
      mem_0_data <= io_enq_bits_data;	// src/main/scala/util/AsyncQueue.scala:80:16
    end
  end // always @(posedge)
  wire        widx = _sink_valid_io_out & widx_widx_bin + _widx_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :104:30
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      widx_widx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      ready_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:88:56
      widx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:91:55
    end
    else begin
      widx_widx_bin <= widx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      ready_reg <= _sink_valid_io_out & widx != ~_ridx_ridx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :83:{26,34,44}, :88:56, :104:30, src/main/scala/util/ShiftReg.scala:45:23
      widx_gray <= widx;	// src/main/scala/util/AsyncQueue.scala:53:23, :91:55
    end
  end // always @(posedge, posedge)
  





























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 ridx_ridx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_ridx),
    .io_q  (_ridx_ridx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncValidSync source_valid_0 (	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_in  (1'h1),
    .io_out (_source_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:{43,46}
  );	// src/main/scala/util/AsyncQueue.scala:100:32
  AsyncValidSync source_valid_1 (	// src/main/scala/util/AsyncQueue.scala:101:32
    .io_in  (_source_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:100:32
    .io_out (io_async_safe_widx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :106:43
  );	// src/main/scala/util/AsyncQueue.scala:101:32
  AsyncValidSync sink_extend (	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_in  (io_async_safe_ridx_valid),
    .io_out (_sink_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_sink_reset_n)	// src/main/scala/util/AsyncQueue.scala:105:46, :107:43
  );	// src/main/scala/util/AsyncQueue.scala:103:30
  AsyncValidSync sink_valid (	// src/main/scala/util/AsyncQueue.scala:104:30
    .io_in  (_sink_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:103:30
    .io_out (_sink_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:104:30
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/util/AsyncQueue.scala:89:29
  assign io_async_mem_0_opcode = mem_0_opcode;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_0_size = mem_0_size;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_0_source = mem_0_source;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_mem_0_data = mem_0_data;	// src/main/scala/util/AsyncQueue.scala:80:16
  assign io_async_widx = widx_gray;	// src/main/scala/util/AsyncQueue.scala:91:55
  assign io_async_safe_source_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:121:27
endmodule

module TLAsyncCrossingSink(
  input         clock,
                reset,
  input  [2:0]  auto_in_a_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_mem_0_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_a_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_a_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_a_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_a_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_in_d_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_mem_0_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_mem_0_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_in_d_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_d_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_out_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  AsyncQueueSink_1 nodeOut_a_sink (	// src/main/scala/util/AsyncQueue.scala:207:22
    .clock                        (clock),
    .reset                        (reset),
    .io_deq_ready                 (auto_out_a_ready),
    .io_deq_valid                 (auto_out_a_valid),
    .io_deq_bits_opcode           (auto_out_a_bits_opcode),
    .io_deq_bits_param            (auto_out_a_bits_param),
    .io_deq_bits_size             (auto_out_a_bits_size),
    .io_deq_bits_source           (auto_out_a_bits_source),
    .io_deq_bits_address          (auto_out_a_bits_address),
    .io_deq_bits_mask             (auto_out_a_bits_mask),
    .io_deq_bits_data             (auto_out_a_bits_data),
    .io_deq_bits_corrupt          (auto_out_a_bits_corrupt),
    .io_async_mem_0_opcode        (auto_in_a_mem_0_opcode),
    .io_async_mem_0_address       (auto_in_a_mem_0_address),
    .io_async_mem_0_data          (auto_in_a_mem_0_data),
    .io_async_ridx                (auto_in_a_ridx),
    .io_async_widx                (auto_in_a_widx),
    .io_async_safe_ridx_valid     (auto_in_a_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_a_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_a_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_a_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:207:22
  AsyncQueueSource_2 nodeIn_d_source (	// src/main/scala/util/AsyncQueue.scala:216:24
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (auto_out_d_ready),
    .io_enq_valid                 (auto_out_d_valid),
    .io_enq_bits_opcode           (auto_out_d_bits_opcode),
    .io_enq_bits_size             (auto_out_d_bits_size),
    .io_enq_bits_source           (auto_out_d_bits_source),
    .io_enq_bits_data             (auto_out_d_bits_data),
    .io_async_mem_0_opcode        (auto_in_d_mem_0_opcode),
    .io_async_mem_0_size          (auto_in_d_mem_0_size),
    .io_async_mem_0_source        (auto_in_d_mem_0_source),
    .io_async_mem_0_data          (auto_in_d_mem_0_data),
    .io_async_ridx                (auto_in_d_ridx),
    .io_async_widx                (auto_in_d_widx),
    .io_async_safe_ridx_valid     (auto_in_d_safe_ridx_valid),
    .io_async_safe_widx_valid     (auto_in_d_safe_widx_valid),
    .io_async_safe_source_reset_n (auto_in_d_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (auto_in_d_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:216:24
endmodule

module ClockCrossingReg_w15(
  input         clock,
  input  [14:0] io_d,	// src/main/scala/util/SynchronizerReg.scala:195:14
  output [14:0] io_q,	// src/main/scala/util/SynchronizerReg.scala:195:14
  input         io_en	// src/main/scala/util/SynchronizerReg.scala:195:14
);

  reg [14:0] cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
  always @(posedge clock) begin
    if (io_en)	// src/main/scala/util/SynchronizerReg.scala:195:14
      cdc_reg <= io_d;	// src/main/scala/util/SynchronizerReg.scala:201:76
  end // always @(posedge)
  
















 // ENABLE_INITIAL_REG_
  assign io_q = cdc_reg;	// src/main/scala/util/SynchronizerReg.scala:201:76
endmodule

module AsyncQueueSink_2(
  input        clock,
               reset,
  output       io_deq_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
               io_deq_bits_resumereq,	// src/main/scala/util/AsyncQueue.scala:135:14
  output [9:0] io_deq_bits_hartsel,	// src/main/scala/util/AsyncQueue.scala:135:14
  output       io_deq_bits_ackhavereset,	// src/main/scala/util/AsyncQueue.scala:135:14
               io_deq_bits_hrmask_0,	// src/main/scala/util/AsyncQueue.scala:135:14
  input        io_async_mem_resumereq_0,	// src/main/scala/util/AsyncQueue.scala:135:14
  input  [9:0] io_async_mem_hartsel_0,	// src/main/scala/util/AsyncQueue.scala:135:14
  input        io_async_mem_ackhavereset_0,	// src/main/scala/util/AsyncQueue.scala:135:14
               io_async_mem_hrmask_0_0,	// src/main/scala/util/AsyncQueue.scala:135:14
  output       io_async_ridx,	// src/main/scala/util/AsyncQueue.scala:135:14
  input        io_async_widx,	// src/main/scala/util/AsyncQueue.scala:135:14
  output       io_async_safe_ridx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
  input        io_async_safe_widx_valid,	// src/main/scala/util/AsyncQueue.scala:135:14
               io_async_safe_source_reset_n,	// src/main/scala/util/AsyncQueue.scala:135:14
  output       io_async_safe_sink_reset_n	// src/main/scala/util/AsyncQueue.scala:135:14
);

  wire        io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  wire        _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:172:31
  wire        _source_extend_io_out;	// src/main/scala/util/AsyncQueue.scala:171:31
  wire        _sink_valid_0_io_out;	// src/main/scala/util/AsyncQueue.scala:168:33
  wire [14:0] _io_deq_bits_deq_bits_reg_io_q;	// src/main/scala/util/SynchronizerReg.scala:207:25
  wire        _widx_widx_gray_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  reg         ridx_ridx_bin;	// src/main/scala/util/AsyncQueue.scala:52:25
  wire        ridx = _source_valid_io_out & ridx_ridx_bin + io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:{23,43}, :162:29, :172:31
  wire        valid = _source_valid_io_out & ridx != _widx_widx_gray_io_q;	// src/main/scala/util/AsyncQueue.scala:53:23, :146:{28,36}, :172:31, src/main/scala/util/ShiftReg.scala:45:23
  reg         valid_reg;	// src/main/scala/util/AsyncQueue.scala:161:56
  assign io_deq_valid_0 = valid_reg & _source_valid_io_out;	// src/main/scala/util/AsyncQueue.scala:161:56, :162:29, :172:31
  reg         ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      ridx_ridx_bin <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:52:25
      valid_reg <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:161:56
      ridx_gray <= 1'h0;	// src/main/scala/util/AsyncQueue.scala:164:55
    end
    else begin
      ridx_ridx_bin <= ridx;	// src/main/scala/util/AsyncQueue.scala:52:25, :53:23
      valid_reg <= valid;	// src/main/scala/util/AsyncQueue.scala:146:28, :161:56
      ridx_gray <= ridx;	// src/main/scala/util/AsyncQueue.scala:53:23, :164:55
    end
  end // always @(posedge, posedge)
  























 // ENABLE_INITIAL_REG_
  AsyncResetSynchronizerShiftReg_w1_d3_i0 widx_widx_gray (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_async_widx),
    .io_q  (_widx_widx_gray_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  ClockCrossingReg_w15 io_deq_bits_deq_bits_reg (	// src/main/scala/util/SynchronizerReg.scala:207:25
    .clock (clock),
    .io_d
      ({io_async_mem_resumereq_0,
        io_async_mem_hartsel_0,
        io_async_mem_ackhavereset_0,
        2'h0,
        io_async_mem_hrmask_0_0}),	// src/main/scala/util/SynchronizerReg.scala:209:24
    .io_q  (_io_deq_bits_deq_bits_reg_io_q),
    .io_en (valid)	// src/main/scala/util/AsyncQueue.scala:146:28
  );	// src/main/scala/util/SynchronizerReg.scala:207:25
  AsyncValidSync sink_valid_0 (	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_in  (1'h1),
    .io_out (_sink_valid_0_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:{42,45}
  );	// src/main/scala/util/AsyncQueue.scala:168:33
  AsyncValidSync sink_valid_1 (	// src/main/scala/util/AsyncQueue.scala:169:33
    .io_in  (_sink_valid_0_io_out),	// src/main/scala/util/AsyncQueue.scala:168:33
    .io_out (io_async_safe_ridx_valid),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :174:42
  );	// src/main/scala/util/AsyncQueue.scala:169:33
  AsyncValidSync source_extend (	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_in  (io_async_safe_widx_valid),
    .io_out (_source_extend_io_out),
    .clock  (clock),
    .reset  (reset | ~io_async_safe_source_reset_n)	// src/main/scala/util/AsyncQueue.scala:173:45, :175:42
  );	// src/main/scala/util/AsyncQueue.scala:171:31
  AsyncValidSync source_valid (	// src/main/scala/util/AsyncQueue.scala:172:31
    .io_in  (_source_extend_io_out),	// src/main/scala/util/AsyncQueue.scala:171:31
    .io_out (_source_valid_io_out),
    .clock  (clock),
    .reset  (reset)
  );	// src/main/scala/util/AsyncQueue.scala:172:31
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/util/AsyncQueue.scala:162:29
  assign io_deq_bits_resumereq = _io_deq_bits_deq_bits_reg_io_q[14];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_hartsel = _io_deq_bits_deq_bits_reg_io_q[13:4];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_ackhavereset = _io_deq_bits_deq_bits_reg_io_q[3];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_deq_bits_hrmask_0 = _io_deq_bits_deq_bits_reg_io_q[0];	// src/main/scala/util/SynchronizerReg.scala:207:25, :211:26
  assign io_async_ridx = ridx_gray;	// src/main/scala/util/AsyncQueue.scala:164:55
  assign io_async_safe_sink_reset_n = ~reset;	// src/main/scala/util/AsyncQueue.scala:189:25
endmodule

module TLDebugModuleInnerAsync(
  input  [2:0]  auto_dmiXing_in_a_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmiXing_in_a_mem_0_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmiXing_in_a_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_a_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmiXing_in_a_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_a_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmiXing_in_a_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmiXing_in_a_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_a_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmiXing_in_d_mem_0_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmiXing_in_d_mem_0_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_d_mem_0_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmiXing_in_d_mem_0_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmiXing_in_d_ridx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_d_widx,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmiXing_in_d_safe_ridx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmiXing_in_d_safe_widx_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmiXing_in_d_safe_source_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmiXing_in_d_safe_sink_reset_n,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmInner_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmInner_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmInner_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmInner_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_dmInner_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmInner_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_dmInner_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_dmInner_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_dmInner_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmInner_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmInner_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmInner_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmInner_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmInner_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_dmInner_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_dmInner_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_debug_clock,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_debug_reset,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_dmactive,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_innerCtrl_mem_resumereq_0,	// src/main/scala/devices/debug/Debug.scala:1870:16
  input  [9:0]  io_innerCtrl_mem_hartsel_0,	// src/main/scala/devices/debug/Debug.scala:1870:16
  input         io_innerCtrl_mem_ackhavereset_0,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_innerCtrl_mem_hrmask_0_0,	// src/main/scala/devices/debug/Debug.scala:1870:16
  output        io_innerCtrl_ridx,	// src/main/scala/devices/debug/Debug.scala:1870:16
  input         io_innerCtrl_widx,	// src/main/scala/devices/debug/Debug.scala:1870:16
  output        io_innerCtrl_safe_ridx_valid,	// src/main/scala/devices/debug/Debug.scala:1870:16
  input         io_innerCtrl_safe_widx_valid,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_innerCtrl_safe_source_reset_n,	// src/main/scala/devices/debug/Debug.scala:1870:16
  output        io_innerCtrl_safe_sink_reset_n,	// src/main/scala/devices/debug/Debug.scala:1870:16
                io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:1870:16
  input         io_hartIsInReset_0	// src/main/scala/devices/debug/Debug.scala:1870:16
);

  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire [9:0]  _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire        _dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0;	// src/main/scala/util/AsyncQueue.scala:207:22
  wire        _dmactive_synced_dmactive_synced_dmactiveSync_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  wire        _dmiXing_auto_out_a_valid;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [2:0]  _dmiXing_auto_out_a_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [2:0]  _dmiXing_auto_out_a_bits_param;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [1:0]  _dmiXing_auto_out_a_bits_size;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire        _dmiXing_auto_out_a_bits_source;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [8:0]  _dmiXing_auto_out_a_bits_address;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [3:0]  _dmiXing_auto_out_a_bits_mask;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire [31:0] _dmiXing_auto_out_a_bits_data;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire        _dmiXing_auto_out_a_bits_corrupt;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire        _dmiXing_auto_out_d_ready;	// src/main/scala/devices/debug/Debug.scala:1851:27
  wire        _dmInner_auto_dmi_in_a_ready;	// src/main/scala/devices/debug/Debug.scala:1850:27
  wire        _dmInner_auto_dmi_in_d_valid;	// src/main/scala/devices/debug/Debug.scala:1850:27
  wire [2:0]  _dmInner_auto_dmi_in_d_bits_opcode;	// src/main/scala/devices/debug/Debug.scala:1850:27
  wire [1:0]  _dmInner_auto_dmi_in_d_bits_size;	// src/main/scala/devices/debug/Debug.scala:1850:27
  wire        _dmInner_auto_dmi_in_d_bits_source;	// src/main/scala/devices/debug/Debug.scala:1850:27
  wire [31:0] _dmInner_auto_dmi_in_d_bits_data;	// src/main/scala/devices/debug/Debug.scala:1850:27
  TLDebugModuleInner dmInner (	// src/main/scala/devices/debug/Debug.scala:1850:27
    .clock                          (io_debug_clock),
    .reset                          (io_debug_reset),
    .auto_tl_in_a_ready             (auto_dmInner_tl_in_a_ready),
    .auto_tl_in_a_valid             (auto_dmInner_tl_in_a_valid),
    .auto_tl_in_a_bits_opcode       (auto_dmInner_tl_in_a_bits_opcode),
    .auto_tl_in_a_bits_param        (auto_dmInner_tl_in_a_bits_param),
    .auto_tl_in_a_bits_size         (auto_dmInner_tl_in_a_bits_size),
    .auto_tl_in_a_bits_source       (auto_dmInner_tl_in_a_bits_source),
    .auto_tl_in_a_bits_address      (auto_dmInner_tl_in_a_bits_address),
    .auto_tl_in_a_bits_mask         (auto_dmInner_tl_in_a_bits_mask),
    .auto_tl_in_a_bits_data         (auto_dmInner_tl_in_a_bits_data),
    .auto_tl_in_a_bits_corrupt      (auto_dmInner_tl_in_a_bits_corrupt),
    .auto_tl_in_d_ready             (auto_dmInner_tl_in_d_ready),
    .auto_tl_in_d_valid             (auto_dmInner_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode       (auto_dmInner_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size         (auto_dmInner_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source       (auto_dmInner_tl_in_d_bits_source),
    .auto_tl_in_d_bits_data         (auto_dmInner_tl_in_d_bits_data),
    .auto_dmi_in_a_ready            (_dmInner_auto_dmi_in_a_ready),
    .auto_dmi_in_a_valid            (_dmiXing_auto_out_a_valid),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_opcode      (_dmiXing_auto_out_a_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_param       (_dmiXing_auto_out_a_bits_param),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_size        (_dmiXing_auto_out_a_bits_size),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_source      (_dmiXing_auto_out_a_bits_source),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_address     (_dmiXing_auto_out_a_bits_address),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_mask        (_dmiXing_auto_out_a_bits_mask),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_data        (_dmiXing_auto_out_a_bits_data),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_a_bits_corrupt     (_dmiXing_auto_out_a_bits_corrupt),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_d_ready            (_dmiXing_auto_out_d_ready),	// src/main/scala/devices/debug/Debug.scala:1851:27
    .auto_dmi_in_d_valid            (_dmInner_auto_dmi_in_d_valid),
    .auto_dmi_in_d_bits_opcode      (_dmInner_auto_dmi_in_d_bits_opcode),
    .auto_dmi_in_d_bits_size        (_dmInner_auto_dmi_in_d_bits_size),
    .auto_dmi_in_d_bits_source      (_dmInner_auto_dmi_in_d_bits_source),
    .auto_dmi_in_d_bits_data        (_dmInner_auto_dmi_in_d_bits_data),
    .io_dmactive                    (_dmactive_synced_dmactive_synced_dmactiveSync_io_q),	// src/main/scala/util/ShiftReg.scala:45:23
    .io_innerCtrl_valid
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_innerCtrl_bits_resumereq
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_innerCtrl_bits_hartsel
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_innerCtrl_bits_ackhavereset
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_innerCtrl_bits_hrmask_0
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),	// src/main/scala/util/AsyncQueue.scala:207:22
    .io_hgDebugInt_0                (io_hgDebugInt_0),
    .io_hartIsInReset_0             (io_hartIsInReset_0)
  );	// src/main/scala/devices/debug/Debug.scala:1850:27
  TLAsyncCrossingSink dmiXing (	// src/main/scala/devices/debug/Debug.scala:1851:27
    .clock                         (io_debug_clock),
    .reset                         (io_debug_reset),
    .auto_in_a_mem_0_opcode        (auto_dmiXing_in_a_mem_0_opcode),
    .auto_in_a_mem_0_address       (auto_dmiXing_in_a_mem_0_address),
    .auto_in_a_mem_0_data          (auto_dmiXing_in_a_mem_0_data),
    .auto_in_a_ridx                (auto_dmiXing_in_a_ridx),
    .auto_in_a_widx                (auto_dmiXing_in_a_widx),
    .auto_in_a_safe_ridx_valid     (auto_dmiXing_in_a_safe_ridx_valid),
    .auto_in_a_safe_widx_valid     (auto_dmiXing_in_a_safe_widx_valid),
    .auto_in_a_safe_source_reset_n (auto_dmiXing_in_a_safe_source_reset_n),
    .auto_in_a_safe_sink_reset_n   (auto_dmiXing_in_a_safe_sink_reset_n),
    .auto_in_d_mem_0_opcode        (auto_dmiXing_in_d_mem_0_opcode),
    .auto_in_d_mem_0_size          (auto_dmiXing_in_d_mem_0_size),
    .auto_in_d_mem_0_source        (auto_dmiXing_in_d_mem_0_source),
    .auto_in_d_mem_0_data          (auto_dmiXing_in_d_mem_0_data),
    .auto_in_d_ridx                (auto_dmiXing_in_d_ridx),
    .auto_in_d_widx                (auto_dmiXing_in_d_widx),
    .auto_in_d_safe_ridx_valid     (auto_dmiXing_in_d_safe_ridx_valid),
    .auto_in_d_safe_widx_valid     (auto_dmiXing_in_d_safe_widx_valid),
    .auto_in_d_safe_source_reset_n (auto_dmiXing_in_d_safe_source_reset_n),
    .auto_in_d_safe_sink_reset_n   (auto_dmiXing_in_d_safe_sink_reset_n),
    .auto_out_a_ready              (_dmInner_auto_dmi_in_a_ready),	// src/main/scala/devices/debug/Debug.scala:1850:27
    .auto_out_a_valid              (_dmiXing_auto_out_a_valid),
    .auto_out_a_bits_opcode        (_dmiXing_auto_out_a_bits_opcode),
    .auto_out_a_bits_param         (_dmiXing_auto_out_a_bits_param),
    .auto_out_a_bits_size          (_dmiXing_auto_out_a_bits_size),
    .auto_out_a_bits_source        (_dmiXing_auto_out_a_bits_source),
    .auto_out_a_bits_address       (_dmiXing_auto_out_a_bits_address),
    .auto_out_a_bits_mask          (_dmiXing_auto_out_a_bits_mask),
    .auto_out_a_bits_data          (_dmiXing_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt       (_dmiXing_auto_out_a_bits_corrupt),
    .auto_out_d_ready              (_dmiXing_auto_out_d_ready),
    .auto_out_d_valid              (_dmInner_auto_dmi_in_d_valid),	// src/main/scala/devices/debug/Debug.scala:1850:27
    .auto_out_d_bits_opcode        (_dmInner_auto_dmi_in_d_bits_opcode),	// src/main/scala/devices/debug/Debug.scala:1850:27
    .auto_out_d_bits_size          (_dmInner_auto_dmi_in_d_bits_size),	// src/main/scala/devices/debug/Debug.scala:1850:27
    .auto_out_d_bits_source        (_dmInner_auto_dmi_in_d_bits_source),	// src/main/scala/devices/debug/Debug.scala:1850:27
    .auto_out_d_bits_data          (_dmInner_auto_dmi_in_d_bits_data)	// src/main/scala/devices/debug/Debug.scala:1850:27
  );	// src/main/scala/devices/debug/Debug.scala:1851:27
  AsyncResetSynchronizerShiftReg_w1_d3_i0 dmactive_synced_dmactive_synced_dmactiveSync (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (io_debug_clock),
    .reset (io_debug_reset),
    .io_d  (io_dmactive),
    .io_q  (_dmactive_synced_dmactive_synced_dmactiveSync_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncQueueSink_2 dmactive_synced_dmInner_io_innerCtrl_sink (	// src/main/scala/util/AsyncQueue.scala:207:22
    .clock                        (io_debug_clock),
    .reset                        (io_debug_reset),
    .io_deq_valid
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_valid),
    .io_deq_bits_resumereq
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_resumereq),
    .io_deq_bits_hartsel
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hartsel),
    .io_deq_bits_ackhavereset
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_ackhavereset),
    .io_deq_bits_hrmask_0
      (_dmactive_synced_dmInner_io_innerCtrl_sink_io_deq_bits_hrmask_0),
    .io_async_mem_resumereq_0     (io_innerCtrl_mem_resumereq_0),
    .io_async_mem_hartsel_0       (io_innerCtrl_mem_hartsel_0),
    .io_async_mem_ackhavereset_0  (io_innerCtrl_mem_ackhavereset_0),
    .io_async_mem_hrmask_0_0      (io_innerCtrl_mem_hrmask_0_0),
    .io_async_ridx                (io_innerCtrl_ridx),
    .io_async_widx                (io_innerCtrl_widx),
    .io_async_safe_ridx_valid     (io_innerCtrl_safe_ridx_valid),
    .io_async_safe_widx_valid     (io_innerCtrl_safe_widx_valid),
    .io_async_safe_source_reset_n (io_innerCtrl_safe_source_reset_n),
    .io_async_safe_sink_reset_n   (io_innerCtrl_safe_sink_reset_n)
  );	// src/main/scala/util/AsyncQueue.scala:207:22
endmodule

module TLDebugModule(
  output        auto_dmInner_dmInner_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmInner_dmInner_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmInner_dmInner_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmInner_dmInner_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_dmInner_dmInner_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmInner_dmInner_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_dmInner_dmInner_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_dmInner_dmInner_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_dmInner_dmInner_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmInner_dmInner_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmInner_dmInner_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmInner_dmInner_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmInner_dmInner_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmInner_dmInner_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_dmInner_dmInner_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_dmInner_dmInner_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmOuter_intsource_out_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_debug_clock,	// src/main/scala/devices/debug/Debug.scala:1960:16
                io_debug_reset,	// src/main/scala/devices/debug/Debug.scala:1960:16
  output        io_ctrl_ndreset,	// src/main/scala/devices/debug/Debug.scala:1960:16
                io_ctrl_dmactive,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input         io_ctrl_dmactiveAck,	// src/main/scala/devices/debug/Debug.scala:1960:16
  output        io_dmi_dmi_req_ready,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input         io_dmi_dmi_req_valid,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input  [6:0]  io_dmi_dmi_req_bits_addr,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input  [31:0] io_dmi_dmi_req_bits_data,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input  [1:0]  io_dmi_dmi_req_bits_op,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input         io_dmi_dmi_resp_ready,	// src/main/scala/devices/debug/Debug.scala:1960:16
  output        io_dmi_dmi_resp_valid,	// src/main/scala/devices/debug/Debug.scala:1960:16
  output [31:0] io_dmi_dmi_resp_bits_data,	// src/main/scala/devices/debug/Debug.scala:1960:16
  output [1:0]  io_dmi_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Debug.scala:1960:16
  input         io_dmi_dmiClock,	// src/main/scala/devices/debug/Debug.scala:1960:16
                io_dmi_dmiReset,	// src/main/scala/devices/debug/Debug.scala:1960:16
                io_hartIsInReset_0	// src/main/scala/devices/debug/Debug.scala:1960:16
);

  wire        _dmInner_auto_dmiXing_in_a_ridx;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_a_safe_ridx_valid;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_a_safe_sink_reset_n;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire [2:0]  _dmInner_auto_dmiXing_in_d_mem_0_opcode;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire [1:0]  _dmInner_auto_dmiXing_in_d_mem_0_size;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_d_mem_0_source;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire [31:0] _dmInner_auto_dmiXing_in_d_mem_0_data;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_d_widx;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_d_safe_widx_valid;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_auto_dmiXing_in_d_safe_source_reset_n;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_io_innerCtrl_ridx;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_io_innerCtrl_safe_ridx_valid;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_io_innerCtrl_safe_sink_reset_n;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire        _dmInner_io_hgDebugInt_0;	// src/main/scala/devices/debug/Debug.scala:1942:53
  wire [2:0]  _dmOuter_auto_asource_out_a_mem_0_opcode;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire [8:0]  _dmOuter_auto_asource_out_a_mem_0_address;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire [31:0] _dmOuter_auto_asource_out_a_mem_0_data;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_a_widx;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_a_safe_widx_valid;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_a_safe_source_reset_n;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_d_ridx;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_d_safe_ridx_valid;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_auto_asource_out_d_safe_sink_reset_n;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_ctrl_dmactive;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_mem_resumereq_0;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire [9:0]  _dmOuter_io_innerCtrl_mem_hartsel_0;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_mem_ackhavereset_0;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_mem_hrmask_0_0;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_widx;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_safe_widx_valid;	// src/main/scala/devices/debug/Debug.scala:1941:53
  wire        _dmOuter_io_innerCtrl_safe_source_reset_n;	// src/main/scala/devices/debug/Debug.scala:1941:53
  TLDebugModuleOuterAsync dmOuter (	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_asource_out_a_mem_0_opcode        (_dmOuter_auto_asource_out_a_mem_0_opcode),
    .auto_asource_out_a_mem_0_address       (_dmOuter_auto_asource_out_a_mem_0_address),
    .auto_asource_out_a_mem_0_data          (_dmOuter_auto_asource_out_a_mem_0_data),
    .auto_asource_out_a_ridx                (_dmInner_auto_dmiXing_in_a_ridx),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_a_widx                (_dmOuter_auto_asource_out_a_widx),
    .auto_asource_out_a_safe_ridx_valid     (_dmInner_auto_dmiXing_in_a_safe_ridx_valid),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_a_safe_widx_valid     (_dmOuter_auto_asource_out_a_safe_widx_valid),
    .auto_asource_out_a_safe_source_reset_n
      (_dmOuter_auto_asource_out_a_safe_source_reset_n),
    .auto_asource_out_a_safe_sink_reset_n
      (_dmInner_auto_dmiXing_in_a_safe_sink_reset_n),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_mem_0_opcode        (_dmInner_auto_dmiXing_in_d_mem_0_opcode),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_mem_0_size          (_dmInner_auto_dmiXing_in_d_mem_0_size),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_mem_0_source        (_dmInner_auto_dmiXing_in_d_mem_0_source),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_mem_0_data          (_dmInner_auto_dmiXing_in_d_mem_0_data),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_ridx                (_dmOuter_auto_asource_out_d_ridx),
    .auto_asource_out_d_widx                (_dmInner_auto_dmiXing_in_d_widx),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_safe_ridx_valid     (_dmOuter_auto_asource_out_d_safe_ridx_valid),
    .auto_asource_out_d_safe_widx_valid     (_dmInner_auto_dmiXing_in_d_safe_widx_valid),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_safe_source_reset_n
      (_dmInner_auto_dmiXing_in_d_safe_source_reset_n),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_asource_out_d_safe_sink_reset_n
      (_dmOuter_auto_asource_out_d_safe_sink_reset_n),
    .auto_intsource_out_sync_0              (auto_dmOuter_intsource_out_sync_0),
    .io_dmi_clock                           (io_dmi_dmiClock),
    .io_dmi_reset                           (io_dmi_dmiReset),
    .io_dmi_req_ready                       (io_dmi_dmi_req_ready),
    .io_dmi_req_valid                       (io_dmi_dmi_req_valid),
    .io_dmi_req_bits_addr                   (io_dmi_dmi_req_bits_addr),
    .io_dmi_req_bits_data                   (io_dmi_dmi_req_bits_data),
    .io_dmi_req_bits_op                     (io_dmi_dmi_req_bits_op),
    .io_dmi_resp_ready                      (io_dmi_dmi_resp_ready),
    .io_dmi_resp_valid                      (io_dmi_dmi_resp_valid),
    .io_dmi_resp_bits_data                  (io_dmi_dmi_resp_bits_data),
    .io_dmi_resp_bits_resp                  (io_dmi_dmi_resp_bits_resp),
    .io_ctrl_ndreset                        (io_ctrl_ndreset),
    .io_ctrl_dmactive                       (_dmOuter_io_ctrl_dmactive),
    .io_ctrl_dmactiveAck                    (io_ctrl_dmactiveAck),
    .io_innerCtrl_mem_resumereq_0           (_dmOuter_io_innerCtrl_mem_resumereq_0),
    .io_innerCtrl_mem_hartsel_0             (_dmOuter_io_innerCtrl_mem_hartsel_0),
    .io_innerCtrl_mem_ackhavereset_0        (_dmOuter_io_innerCtrl_mem_ackhavereset_0),
    .io_innerCtrl_mem_hrmask_0_0            (_dmOuter_io_innerCtrl_mem_hrmask_0_0),
    .io_innerCtrl_ridx                      (_dmInner_io_innerCtrl_ridx),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .io_innerCtrl_widx                      (_dmOuter_io_innerCtrl_widx),
    .io_innerCtrl_safe_ridx_valid           (_dmInner_io_innerCtrl_safe_ridx_valid),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .io_innerCtrl_safe_widx_valid           (_dmOuter_io_innerCtrl_safe_widx_valid),
    .io_innerCtrl_safe_source_reset_n       (_dmOuter_io_innerCtrl_safe_source_reset_n),
    .io_innerCtrl_safe_sink_reset_n         (_dmInner_io_innerCtrl_safe_sink_reset_n),	// src/main/scala/devices/debug/Debug.scala:1942:53
    .io_hgDebugInt_0                        (_dmInner_io_hgDebugInt_0)	// src/main/scala/devices/debug/Debug.scala:1942:53
  );	// src/main/scala/devices/debug/Debug.scala:1941:53
  TLDebugModuleInnerAsync dmInner (	// src/main/scala/devices/debug/Debug.scala:1942:53
    .auto_dmiXing_in_a_mem_0_opcode        (_dmOuter_auto_asource_out_a_mem_0_opcode),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_mem_0_address       (_dmOuter_auto_asource_out_a_mem_0_address),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_mem_0_data          (_dmOuter_auto_asource_out_a_mem_0_data),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_ridx                (_dmInner_auto_dmiXing_in_a_ridx),
    .auto_dmiXing_in_a_widx                (_dmOuter_auto_asource_out_a_widx),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_safe_ridx_valid     (_dmInner_auto_dmiXing_in_a_safe_ridx_valid),
    .auto_dmiXing_in_a_safe_widx_valid     (_dmOuter_auto_asource_out_a_safe_widx_valid),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_safe_source_reset_n
      (_dmOuter_auto_asource_out_a_safe_source_reset_n),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_a_safe_sink_reset_n   (_dmInner_auto_dmiXing_in_a_safe_sink_reset_n),
    .auto_dmiXing_in_d_mem_0_opcode        (_dmInner_auto_dmiXing_in_d_mem_0_opcode),
    .auto_dmiXing_in_d_mem_0_size          (_dmInner_auto_dmiXing_in_d_mem_0_size),
    .auto_dmiXing_in_d_mem_0_source        (_dmInner_auto_dmiXing_in_d_mem_0_source),
    .auto_dmiXing_in_d_mem_0_data          (_dmInner_auto_dmiXing_in_d_mem_0_data),
    .auto_dmiXing_in_d_ridx                (_dmOuter_auto_asource_out_d_ridx),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_d_widx                (_dmInner_auto_dmiXing_in_d_widx),
    .auto_dmiXing_in_d_safe_ridx_valid     (_dmOuter_auto_asource_out_d_safe_ridx_valid),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmiXing_in_d_safe_widx_valid     (_dmInner_auto_dmiXing_in_d_safe_widx_valid),
    .auto_dmiXing_in_d_safe_source_reset_n
      (_dmInner_auto_dmiXing_in_d_safe_source_reset_n),
    .auto_dmiXing_in_d_safe_sink_reset_n
      (_dmOuter_auto_asource_out_d_safe_sink_reset_n),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .auto_dmInner_tl_in_a_ready            (auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_tl_in_a_valid            (auto_dmInner_dmInner_tl_in_a_valid),
    .auto_dmInner_tl_in_a_bits_opcode      (auto_dmInner_dmInner_tl_in_a_bits_opcode),
    .auto_dmInner_tl_in_a_bits_param       (auto_dmInner_dmInner_tl_in_a_bits_param),
    .auto_dmInner_tl_in_a_bits_size        (auto_dmInner_dmInner_tl_in_a_bits_size),
    .auto_dmInner_tl_in_a_bits_source      (auto_dmInner_dmInner_tl_in_a_bits_source),
    .auto_dmInner_tl_in_a_bits_address     (auto_dmInner_dmInner_tl_in_a_bits_address),
    .auto_dmInner_tl_in_a_bits_mask        (auto_dmInner_dmInner_tl_in_a_bits_mask),
    .auto_dmInner_tl_in_a_bits_data        (auto_dmInner_dmInner_tl_in_a_bits_data),
    .auto_dmInner_tl_in_a_bits_corrupt     (auto_dmInner_dmInner_tl_in_a_bits_corrupt),
    .auto_dmInner_tl_in_d_ready            (auto_dmInner_dmInner_tl_in_d_ready),
    .auto_dmInner_tl_in_d_valid            (auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_tl_in_d_bits_opcode      (auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_tl_in_d_bits_size        (auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_tl_in_d_bits_source      (auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_tl_in_d_bits_data        (auto_dmInner_dmInner_tl_in_d_bits_data),
    .io_debug_clock                        (io_debug_clock),
    .io_debug_reset                        (io_debug_reset),
    .io_dmactive                           (_dmOuter_io_ctrl_dmactive),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_mem_resumereq_0          (_dmOuter_io_innerCtrl_mem_resumereq_0),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_mem_hartsel_0            (_dmOuter_io_innerCtrl_mem_hartsel_0),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_mem_ackhavereset_0       (_dmOuter_io_innerCtrl_mem_ackhavereset_0),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_mem_hrmask_0_0           (_dmOuter_io_innerCtrl_mem_hrmask_0_0),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_ridx                     (_dmInner_io_innerCtrl_ridx),
    .io_innerCtrl_widx                     (_dmOuter_io_innerCtrl_widx),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_safe_ridx_valid          (_dmInner_io_innerCtrl_safe_ridx_valid),
    .io_innerCtrl_safe_widx_valid          (_dmOuter_io_innerCtrl_safe_widx_valid),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_safe_source_reset_n      (_dmOuter_io_innerCtrl_safe_source_reset_n),	// src/main/scala/devices/debug/Debug.scala:1941:53
    .io_innerCtrl_safe_sink_reset_n        (_dmInner_io_innerCtrl_safe_sink_reset_n),
    .io_hgDebugInt_0                       (_dmInner_io_hgDebugInt_0),
    .io_hartIsInReset_0                    (io_hartIsInReset_0)
  );	// src/main/scala/devices/debug/Debug.scala:1942:53
  assign io_ctrl_dmactive = _dmOuter_io_ctrl_dmactive;	// src/main/scala/devices/debug/Debug.scala:1941:53
endmodule

module AsyncResetRegVec_w2_i0(
  input        clock,
               reset,
  input  [1:0] io_d,	// src/main/scala/util/AsyncResetReg.scala:59:14
  output [1:0] io_q	// src/main/scala/util/AsyncResetReg.scala:59:14
);

  reg [1:0] reg_0;	// src/main/scala/util/AsyncResetReg.scala:61:50
  always @(posedge clock or posedge reset) begin
    if (reset)
      reg_0 <= 2'h0;	// src/main/scala/util/AsyncResetReg.scala:61:50
    else
      reg_0 <= io_d;	// src/main/scala/util/AsyncResetReg.scala:61:50
  end // always @(posedge, posedge)
  


















 // ENABLE_INITIAL_REG_
  assign io_q = reg_0;	// src/main/scala/util/AsyncResetReg.scala:61:50
endmodule

module IntSyncCrossingSource_5(
  input  clock,
         reset,
         auto_in_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_in_1,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output auto_out_sync_0,	// src/main/scala/diplomacy/LazyModule.scala:374:18
         auto_out_sync_1	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [1:0] _reg_io_q;	// src/main/scala/util/AsyncResetReg.scala:86:21
  AsyncResetRegVec_w2_i0 reg_0 (	// src/main/scala/util/AsyncResetReg.scala:86:21
    .clock (clock),
    .reset (reset),
    .io_d  ({auto_in_1, auto_in_0}),	// src/main/scala/interrupts/Crossing.scala:44:38
    .io_q  (_reg_io_q)
  );	// src/main/scala/util/AsyncResetReg.scala:86:21
  assign auto_out_sync_0 = _reg_io_q[0];	// src/main/scala/interrupts/Crossing.scala:44:52, src/main/scala/util/AsyncResetReg.scala:86:21
  assign auto_out_sync_1 = _reg_io_q[1];	// src/main/scala/interrupts/Crossing.scala:44:52, src/main/scala/util/AsyncResetReg.scala:86:21
endmodule

module TLMonitor_35(
  input        clock,
               reset,
               io_in_a_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [2:0]  io_in_a_bits_opcode,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_a_bits_param,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_a_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_a_bits_source,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [16:0] io_in_a_bits_address,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [7:0]  io_in_a_bits_mask,	// src/main/scala/tilelink/Monitor.scala:17:14
  input        io_in_a_bits_corrupt,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_ready,	// src/main/scala/tilelink/Monitor.scala:17:14
               io_in_d_valid,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [1:0]  io_in_d_bits_size,	// src/main/scala/tilelink/Monitor.scala:17:14
  input [8:0]  io_in_d_bits_source	// src/main/scala/tilelink/Monitor.scala:17:14
);

  wire [31:0]   _plusarg_reader_out;	// src/main/scala/util/PlusArg.scala:80:11
  wire          a_first_done = io_in_a_ready & io_in_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg           a_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [2:0]    opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
  reg  [2:0]    param;	// src/main/scala/tilelink/Monitor.scala:385:22
  reg  [1:0]    size;	// src/main/scala/tilelink/Monitor.scala:386:22
  reg  [8:0]    source;	// src/main/scala/tilelink/Monitor.scala:387:22
  reg  [16:0]   address;	// src/main/scala/tilelink/Monitor.scala:388:22
  reg           d_first_counter;	// src/main/scala/tilelink/Edges.scala:230:27
  reg  [1:0]    size_1;	// src/main/scala/tilelink/Monitor.scala:537:22
  reg  [8:0]    source_1;	// src/main/scala/tilelink/Monitor.scala:538:22
  reg  [303:0]  inflight;	// src/main/scala/tilelink/Monitor.scala:611:27
  reg  [1215:0] inflight_opcodes;	// src/main/scala/tilelink/Monitor.scala:613:35
  reg  [1215:0] inflight_sizes;	// src/main/scala/tilelink/Monitor.scala:615:33
  reg           a_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  reg           d_first_counter_1;	// src/main/scala/tilelink/Edges.scala:230:27
  wire [1215:0] _GEN = {1205'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:634:44
  wire [1215:0] _a_opcode_lookup_T_1 = inflight_opcodes >> _GEN;	// src/main/scala/tilelink/Monitor.scala:613:35, :634:44
  wire          _GEN_0 = a_first_done & ~a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:652:25
  reg  [2:0]    casez_tmp;	// src/main/scala/tilelink/Monitor.scala:685:38
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp = 3'h0;
      3'b001:
        casez_tmp = 3'h0;
      3'b010:
        casez_tmp = 3'h1;
      3'b011:
        casez_tmp = 3'h1;
      3'b100:
        casez_tmp = 3'h1;
      3'b101:
        casez_tmp = 3'h2;
      3'b110:
        casez_tmp = 3'h4;
      default:
        casez_tmp = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_0;	// src/main/scala/tilelink/Monitor.scala:686:39
  always @(*) begin
    casez (io_in_a_bits_opcode)
      3'b000:
        casez_tmp_0 = 3'h0;
      3'b001:
        casez_tmp_0 = 3'h0;
      3'b010:
        casez_tmp_0 = 3'h1;
      3'b011:
        casez_tmp_0 = 3'h1;
      3'b100:
        casez_tmp_0 = 3'h1;
      3'b101:
        casez_tmp_0 = 3'h2;
      3'b110:
        casez_tmp_0 = 3'h5;
      default:
        casez_tmp_0 = 3'h4;
    endcase
  end // always @(*)
  reg  [2:0]    casez_tmp_1;	// src/main/scala/tilelink/Monitor.scala:689:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_1 = 3'h0;
      3'b001:
        casez_tmp_1 = 3'h0;
      3'b010:
        casez_tmp_1 = 3'h1;
      3'b011:
        casez_tmp_1 = 3'h1;
      3'b100:
        casez_tmp_1 = 3'h1;
      3'b101:
        casez_tmp_1 = 3'h2;
      3'b110:
        casez_tmp_1 = 3'h4;
      default:
        casez_tmp_1 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [2:0]    casez_tmp_2;	// src/main/scala/tilelink/Monitor.scala:690:38
  always @(*) begin
    casez (_a_opcode_lookup_T_1[3:1])	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
      3'b000:
        casez_tmp_2 = 3'h0;
      3'b001:
        casez_tmp_2 = 3'h0;
      3'b010:
        casez_tmp_2 = 3'h1;
      3'b011:
        casez_tmp_2 = 3'h1;
      3'b100:
        casez_tmp_2 = 3'h1;
      3'b101:
        casez_tmp_2 = 3'h2;
      3'b110:
        casez_tmp_2 = 3'h5;
      default:
        casez_tmp_2 = 3'h4;
    endcase	// src/main/scala/tilelink/Monitor.scala:634:{44,152}
  end // always @(*)
  reg  [31:0]   watchdog;	// src/main/scala/tilelink/Monitor.scala:706:27
  





























































































































































































































































































































































































































































 // not def SYNTHESIS
  wire [4110:0] _GEN_22 = {4100'h0, io_in_d_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [511:0]  _d_clr_T = 512'h1 << io_in_d_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [511:0]  _a_set_T = 512'h1 << io_in_a_bits_source;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  wire [4110:0] _d_opcodes_clr_T_5 = 4111'hF << _GEN_22;	// src/main/scala/tilelink/Monitor.scala:677:76
  wire [4098:0] _a_opcodes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_opcode, 1'h1} : 4'h0}
    << {4088'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:643:40, :652:{25,70}, :654:{28,61}, :656:54
  wire [4110:0] _d_sizes_clr_T_5 = 4111'hF << _GEN_22;	// src/main/scala/tilelink/Monitor.scala:677:76, :678:74
  wire [4097:0] _a_sizes_set_T_1 =
    {4095'h0, _GEN_0 ? {io_in_a_bits_size, 1'h1} : 3'h0}
    << {4087'h0, io_in_a_bits_source, 2'h0};	// src/main/scala/tilelink/Monitor.scala:645:38, :652:{25,70}, :655:{28,59}, :656:54, :657:52
  wire          d_first_done = io_in_d_ready & io_in_d_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire          _GEN_23 = d_first_done & ~d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:675:25
  always @(posedge clock) begin
    if (reset) begin
      a_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      inflight <= 304'h0;	// src/main/scala/tilelink/Monitor.scala:611:27
      inflight_opcodes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:613:35
      inflight_sizes <= 1216'h0;	// src/main/scala/tilelink/Monitor.scala:615:33
      a_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      d_first_counter_1 <= 1'h0;	// src/main/scala/tilelink/Edges.scala:230:27
      watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
    end
    else begin
      a_first_counter <= (~a_first_done | a_first_counter - 1'h1) & a_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter <= (~d_first_done | d_first_counter - 1'h1) & d_first_counter;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      inflight <=
        (inflight | (_GEN_0 ? _a_set_T[303:0] : 304'h0))
        & ~(_GEN_23 ? _d_clr_T[303:0] : 304'h0);	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/tilelink/Monitor.scala:611:27, :623:34, :652:{25,70}, :653:28, :661:34, :675:{25,89}, :676:21, :702:{27,36,38}
      inflight_opcodes <=
        (inflight_opcodes | (_GEN_0 ? _a_opcodes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_23 ? _d_opcodes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:613:35, :627:33, :652:{25,70}, :656:{28,54}, :665:33, :675:{25,89}, :677:{21,76}, :703:{43,60,62}
      inflight_sizes <=
        (inflight_sizes | (_GEN_0 ? _a_sizes_set_T_1[1215:0] : 1216'h0))
        & ~(_GEN_23 ? _d_sizes_clr_T_5[1215:0] : 1216'h0);	// src/main/scala/tilelink/Monitor.scala:615:33, :629:31, :652:{25,70}, :657:{28,52}, :667:31, :675:{25,89}, :678:{21,74}, :704:{39,54,56}
      a_first_counter_1 <= (~a_first_done | a_first_counter_1 - 1'h1) & a_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      d_first_counter_1 <= (~d_first_done | d_first_counter_1 - 1'h1) & d_first_counter_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :231:28, :236:17, :237:15
      if (a_first_done | d_first_done)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= 32'h0;	// src/main/scala/tilelink/Monitor.scala:706:27
      else	// src/main/scala/tilelink/Monitor.scala:712:25
        watchdog <= watchdog + 32'h1;	// src/main/scala/tilelink/Monitor.scala:706:27, :711:26
    end
    if (a_first_done & ~a_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:396:18
      opcode <= io_in_a_bits_opcode;	// src/main/scala/tilelink/Monitor.scala:384:22
      param <= io_in_a_bits_param;	// src/main/scala/tilelink/Monitor.scala:385:22
      size <= io_in_a_bits_size;	// src/main/scala/tilelink/Monitor.scala:386:22
      source <= io_in_a_bits_source;	// src/main/scala/tilelink/Monitor.scala:387:22
      address <= io_in_a_bits_address;	// src/main/scala/tilelink/Monitor.scala:388:22
    end
    if (d_first_done & ~d_first_counter) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/Edges.scala:230:27, :232:25, src/main/scala/tilelink/Monitor.scala:549:18
      size_1 <= io_in_d_bits_size;	// src/main/scala/tilelink/Monitor.scala:537:22
      source_1 <= io_in_d_bits_source;	// src/main/scala/tilelink/Monitor.scala:538:22
    end
  end // always @(posedge)
  

























































































































 // ENABLE_INITIAL_REG_
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader (	// src/main/scala/util/PlusArg.scala:80:11
    .out (_plusarg_reader_out)
  );	// src/main/scala/util/PlusArg.scala:80:11
  plusarg_reader #(
    .DEFAULT(0),
    .FORMAT("tilelink_timeout=%d"),
    .WIDTH(32)
  ) plusarg_reader_1 (	// src/main/scala/util/PlusArg.scala:80:11
    .out (/* unused */)
  );	// src/main/scala/util/PlusArg.scala:80:11
endmodule

module TLROM(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [16:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  reg [63:0] casez_tmp;	// src/main/scala/devices/tilelink/BootROM.scala:53:47
  always @(*) begin
    casez (auto_in_a_bits_address[11:3])	// src/main/scala/devices/tilelink/BootROM.scala:51:34
      9'b000000000:
        casez_tmp = 64'h10041B7C105073;
      9'b000000001:
        casez_tmp = 64'hF140257301F41413;
      9'b000000010:
        casez_tmp = 64'h705859300000597;
      9'b000000011:
        casez_tmp = 64'h8402;
      9'b000000100:
        casez_tmp = 64'h0;
      9'b000000101:
        casez_tmp = 64'h0;
      9'b000000110:
        casez_tmp = 64'h0;
      9'b000000111:
        casez_tmp = 64'h0;
      9'b000001000:
        casez_tmp = 64'hF14025737C105073;
      9'b000001001:
        casez_tmp = 64'h385859300000597;
      9'b000001010:
        casez_tmp = 64'h1050007330405073;
      9'b000001011:
        casez_tmp = 64'hBFF5;
      9'b000001100:
        casez_tmp = 64'h0;
      9'b000001101:
        casez_tmp = 64'h0;
      9'b000001110:
        casez_tmp = 64'h0;
      9'b000001111:
        casez_tmp = 64'h0;
      9'b000010000:
        casez_tmp = 64'h2090000EDFE0DD0;
      9'b000010001:
        casez_tmp = 64'h2807000038000000;
      9'b000010010:
        casez_tmp = 64'h1100000028000000;
      9'b000010011:
        casez_tmp = 64'h10000000;
      9'b000010100:
        casez_tmp = 64'hF0060000DA010000;
      9'b000010101:
        casez_tmp = 64'h0;
      9'b000010110:
        casez_tmp = 64'h0;
      9'b000010111:
        casez_tmp = 64'h1000000;
      9'b000011000:
        casez_tmp = 64'h400000003000000;
      9'b000011001:
        casez_tmp = 64'h100000000000000;
      9'b000011010:
        casez_tmp = 64'h400000003000000;
      9'b000011011:
        casez_tmp = 64'h10000000F000000;
      9'b000011100:
        casez_tmp = 64'h2100000003000000;
      9'b000011101:
        casez_tmp = 64'h656572661B000000;
      9'b000011110:
        casez_tmp = 64'h6F722C7370696863;
      9'b000011111:
        casez_tmp = 64'h7069686374656B63;
      9'b000100000:
        casez_tmp = 64'h6E776F6E6B6E752D;
      9'b000100001:
        casez_tmp = 64'h7665642D;
      9'b000100010:
        casez_tmp = 64'h1D00000003000000;
      9'b000100011:
        casez_tmp = 64'h6565726626000000;
      9'b000100100:
        casez_tmp = 64'h6F722C7370696863;
      9'b000100101:
        casez_tmp = 64'h7069686374656B63;
      9'b000100110:
        casez_tmp = 64'h6E776F6E6B6E752D;
      9'b000100111:
        casez_tmp = 64'h100000000000000;
      9'b000101000:
        casez_tmp = 64'h73757063;
      9'b000101001:
        casez_tmp = 64'h400000003000000;
      9'b000101010:
        casez_tmp = 64'h100000000000000;
      9'b000101011:
        casez_tmp = 64'h400000003000000;
      9'b000101100:
        casez_tmp = 64'hF000000;
      9'b000101101:
        casez_tmp = 64'h400000003000000;
      9'b000101110:
        casez_tmp = 64'h40420F002C000000;
      9'b000101111:
        casez_tmp = 64'h4075706301000000;
      9'b000110000:
        casez_tmp = 64'h300000000000030;
      9'b000110001:
        casez_tmp = 64'h3F00000004000000;
      9'b000110010:
        casez_tmp = 64'h300000000000000;
      9'b000110011:
        casez_tmp = 64'h1B00000015000000;
      9'b000110100:
        casez_tmp = 64'h722C657669666973;
      9'b000110101:
        casez_tmp = 64'h72003074656B636F;
      9'b000110110:
        casez_tmp = 64'h76637369;
      9'b000110111:
        casez_tmp = 64'h400000003000000;
      9'b000111000:
        casez_tmp = 64'h400000004F000000;
      9'b000111001:
        casez_tmp = 64'h400000003000000;
      9'b000111010:
        casez_tmp = 64'h4000000062000000;
      9'b000111011:
        casez_tmp = 64'h400000003000000;
      9'b000111100:
        casez_tmp = 64'h1000006F000000;
      9'b000111101:
        casez_tmp = 64'h400000003000000;
      9'b000111110:
        casez_tmp = 64'h7570637C000000;
      9'b000111111:
        casez_tmp = 64'h400000003000000;
      9'b001000000:
        casez_tmp = 64'h100000088000000;
      9'b001000001:
        casez_tmp = 64'h400000003000000;
      9'b001000010:
        casez_tmp = 64'h40000000A7000000;
      9'b001000011:
        casez_tmp = 64'h400000003000000;
      9'b001000100:
        casez_tmp = 64'h40000000BA000000;
      9'b001000101:
        casez_tmp = 64'h400000003000000;
      9'b001000110:
        casez_tmp = 64'h100000C7000000;
      9'b001000111:
        casez_tmp = 64'h400000003000000;
      9'b001001000:
        casez_tmp = 64'h1000000D4000000;
      9'b001001001:
        casez_tmp = 64'h400000003000000;
      9'b001001010:
        casez_tmp = 64'hE5000000;
      9'b001001011:
        casez_tmp = 64'h2500000003000000;
      9'b001001100:
        casez_tmp = 64'h34367672E9000000;
      9'b001001101:
        casez_tmp = 64'h7363697A63616D69;
      9'b001001110:
        casez_tmp = 64'h636E6566697A5F72;
      9'b001001111:
        casez_tmp = 64'h6D7068697A5F6965;
      9'b001010000:
        casez_tmp = 64'h74656B636F72785F;
      9'b001010001:
        casez_tmp = 64'h300000000000000;
      9'b001010010:
        casez_tmp = 64'hF300000004000000;
      9'b001010011:
        casez_tmp = 64'h300000004000000;
      9'b001010100:
        casez_tmp = 64'h801000004000000;
      9'b001010101:
        casez_tmp = 64'h300000008000000;
      9'b001010110:
        casez_tmp = 64'h1901000005000000;
      9'b001010111:
        casez_tmp = 64'h79616B6F;
      9'b001011000:
        casez_tmp = 64'h400000003000000;
      9'b001011001:
        casez_tmp = 64'h40420F002C000000;
      9'b001011010:
        casez_tmp = 64'h65746E6901000000;
      9'b001011011:
        casez_tmp = 64'h6F632D7470757272;
      9'b001011100:
        casez_tmp = 64'h72656C6C6F72746E;
      9'b001011101:
        casez_tmp = 64'h300000000000000;
      9'b001011110:
        casez_tmp = 64'h2001000004000000;
      9'b001011111:
        casez_tmp = 64'h300000001000000;
      9'b001100000:
        casez_tmp = 64'h1B0000000F000000;
      9'b001100001:
        casez_tmp = 64'h70632C7663736972;
      9'b001100010:
        casez_tmp = 64'h63746E692D75;
      9'b001100011:
        casez_tmp = 64'h3000000;
      9'b001100100:
        casez_tmp = 64'h300000031010000;
      9'b001100101:
        casez_tmp = 64'h4601000004000000;
      9'b001100110:
        casez_tmp = 64'h200000002000000;
      9'b001100111:
        casez_tmp = 64'h200000002000000;
      9'b001101000:
        casez_tmp = 64'h6F6D656D01000000;
      9'b001101001:
        casez_tmp = 64'h3030303038407972;
      9'b001101010:
        casez_tmp = 64'h300000000303030;
      9'b001101011:
        casez_tmp = 64'h7C00000007000000;
      9'b001101100:
        casez_tmp = 64'h79726F6D656D;
      9'b001101101:
        casez_tmp = 64'h800000003000000;
      9'b001101110:
        casez_tmp = 64'h80E5000000;
      9'b001101111:
        casez_tmp = 64'h300000000000010;
      9'b001110000:
        casez_tmp = 64'h4601000004000000;
      9'b001110001:
        casez_tmp = 64'h200000001000000;
      9'b001110010:
        casez_tmp = 64'h636F7301000000;
      9'b001110011:
        casez_tmp = 64'h400000003000000;
      9'b001110100:
        casez_tmp = 64'h100000000000000;
      9'b001110101:
        casez_tmp = 64'h400000003000000;
      9'b001110110:
        casez_tmp = 64'h10000000F000000;
      9'b001110111:
        casez_tmp = 64'h2C00000003000000;
      9'b001111000:
        casez_tmp = 64'h656572661B000000;
      9'b001111001:
        casez_tmp = 64'h6F722C7370696863;
      9'b001111010:
        casez_tmp = 64'h7069686374656B63;
      9'b001111011:
        casez_tmp = 64'h6E776F6E6B6E752D;
      9'b001111100:
        casez_tmp = 64'h6D697300636F732D;
      9'b001111101:
        casez_tmp = 64'h7375622D656C70;
      9'b001111110:
        casez_tmp = 64'h3000000;
      9'b001111111:
        casez_tmp = 64'h10000004E010000;
      9'b010000000:
        casez_tmp = 64'h303240746E696C63;
      9'b010000001:
        casez_tmp = 64'h3030303030;
      9'b010000010:
        casez_tmp = 64'hD00000003000000;
      9'b010000011:
        casez_tmp = 64'h637369721B000000;
      9'b010000100:
        casez_tmp = 64'h30746E696C632C76;
      9'b010000101:
        casez_tmp = 64'h300000000000000;
      9'b010000110:
        casez_tmp = 64'h5501000010000000;
      9'b010000111:
        casez_tmp = 64'h300000002000000;
      9'b010001000:
        casez_tmp = 64'h700000002000000;
      9'b010001001:
        casez_tmp = 64'h800000003000000;
      9'b010001010:
        casez_tmp = 64'h2E5000000;
      9'b010001011:
        casez_tmp = 64'h300000000000100;
      9'b010001100:
        casez_tmp = 64'h6901000008000000;
      9'b010001101:
        casez_tmp = 64'h6C6F72746E6F63;
      9'b010001110:
        casez_tmp = 64'h100000002000000;
      9'b010001111:
        casez_tmp = 64'h6F632D6775626564;
      9'b010010000:
        casez_tmp = 64'h72656C6C6F72746E;
      9'b010010001:
        casez_tmp = 64'h300000000003040;
      9'b010010010:
        casez_tmp = 64'h1B00000021000000;
      9'b010010011:
        casez_tmp = 64'h642C657669666973;
      9'b010010100:
        casez_tmp = 64'h3331302D67756265;
      9'b010010101:
        casez_tmp = 64'h642C766373697200;
      9'b010010110:
        casez_tmp = 64'h3331302D67756265;
      9'b010010111:
        casez_tmp = 64'h300000000000000;
      9'b010011000:
        casez_tmp = 64'h7301000004000000;
      9'b010011001:
        casez_tmp = 64'h300000000696D64;
      9'b010011010:
        casez_tmp = 64'h5501000008000000;
      9'b010011011:
        casez_tmp = 64'hFFFF000002000000;
      9'b010011100:
        casez_tmp = 64'h800000003000000;
      9'b010011101:
        casez_tmp = 64'hE5000000;
      9'b010011110:
        casez_tmp = 64'h300000000100000;
      9'b010011111:
        casez_tmp = 64'h6901000008000000;
      9'b010100000:
        casez_tmp = 64'h6C6F72746E6F63;
      9'b010100001:
        casez_tmp = 64'h100000002000000;
      9'b010100010:
        casez_tmp = 64'h65642D726F727265;
      9'b010100011:
        casez_tmp = 64'h3030334065636976;
      9'b010100100:
        casez_tmp = 64'h300000000000030;
      9'b010100101:
        casez_tmp = 64'h1B0000000E000000;
      9'b010100110:
        casez_tmp = 64'h652C657669666973;
      9'b010100111:
        casez_tmp = 64'h30726F7272;
      9'b010101000:
        casez_tmp = 64'h800000003000000;
      9'b010101001:
        casez_tmp = 64'h300000E5000000;
      9'b010101010:
        casez_tmp = 64'h200000000100000;
      9'b010101011:
        casez_tmp = 64'h6574786501000000;
      9'b010101100:
        casez_tmp = 64'h746E692D6C616E72;
      9'b010101101:
        casez_tmp = 64'h73747075727265;
      9'b010101110:
        casez_tmp = 64'h400000003000000;
      9'b010101111:
        casez_tmp = 64'h300000080010000;
      9'b010110000:
        casez_tmp = 64'h800000003000000;
      9'b010110001:
        casez_tmp = 64'h100000091010000;
      9'b010110010:
        casez_tmp = 64'h200000002000000;
      9'b010110011:
        casez_tmp = 64'h65746E6901000000;
      9'b010110100:
        casez_tmp = 64'h6F632D7470757272;
      9'b010110101:
        casez_tmp = 64'h72656C6C6F72746E;
      9'b010110110:
        casez_tmp = 64'h3030303030306340;
      9'b010110111:
        casez_tmp = 64'h300000000000000;
      9'b010111000:
        casez_tmp = 64'h2001000004000000;
      9'b010111001:
        casez_tmp = 64'h300000001000000;
      9'b010111010:
        casez_tmp = 64'h1B0000000C000000;
      9'b010111011:
        casez_tmp = 64'h6C702C7663736972;
      9'b010111100:
        casez_tmp = 64'h300000000306369;
      9'b010111101:
        casez_tmp = 64'h3101000000000000;
      9'b010111110:
        casez_tmp = 64'h800000003000000;
      9'b010111111:
        casez_tmp = 64'h200000055010000;
      9'b011000000:
        casez_tmp = 64'h30000000B000000;
      9'b011000001:
        casez_tmp = 64'hE500000008000000;
      9'b011000010:
        casez_tmp = 64'h40000000C;
      9'b011000011:
        casez_tmp = 64'h800000003000000;
      9'b011000100:
        casez_tmp = 64'h746E6F6369010000;
      9'b011000101:
        casez_tmp = 64'h3000000006C6F72;
      9'b011000110:
        casez_tmp = 64'h9C01000004000000;
      9'b011000111:
        casez_tmp = 64'h300000003000000;
      9'b011001000:
        casez_tmp = 64'hAF01000004000000;
      9'b011001001:
        casez_tmp = 64'h300000002000000;
      9'b011001010:
        casez_tmp = 64'h4601000004000000;
      9'b011001011:
        casez_tmp = 64'h200000003000000;
      9'b011001100:
        casez_tmp = 64'h6F696D6D01000000;
      9'b011001101:
        casez_tmp = 64'h78612D74726F702D;
      9'b011001110:
        casez_tmp = 64'h3030303036403469;
      9'b011001111:
        casez_tmp = 64'h300000000303030;
      9'b011010000:
        casez_tmp = 64'h4000000;
      9'b011010001:
        casez_tmp = 64'h300000001000000;
      9'b011010010:
        casez_tmp = 64'hF00000004000000;
      9'b011010011:
        casez_tmp = 64'h300000001000000;
      9'b011010100:
        casez_tmp = 64'h1B0000000B000000;
      9'b011010101:
        casez_tmp = 64'h622D656C706D6973;
      9'b011010110:
        casez_tmp = 64'h300000000007375;
      9'b011010111:
        casez_tmp = 64'h4E0100000C000000;
      9'b011011000:
        casez_tmp = 64'h6000000060;
      9'b011011001:
        casez_tmp = 64'h200000000000020;
      9'b011011010:
        casez_tmp = 64'h406D6F7201000000;
      9'b011011011:
        casez_tmp = 64'h3030303031;
      9'b011011100:
        casez_tmp = 64'hC00000003000000;
      9'b011011101:
        casez_tmp = 64'h696669731B000000;
      9'b011011110:
        casez_tmp = 64'h306D6F722C6576;
      9'b011011111:
        casez_tmp = 64'h800000003000000;
      9'b011100000:
        casez_tmp = 64'h100E5000000;
      9'b011100001:
        casez_tmp = 64'h300000000000100;
      9'b011100010:
        casez_tmp = 64'h6901000004000000;
      9'b011100011:
        casez_tmp = 64'h2000000006D656D;
      9'b011100100:
        casez_tmp = 64'h7362757301000000;
      9'b011100101:
        casez_tmp = 64'h62705F6D65747379;
      9'b011100110:
        casez_tmp = 64'h6B636F6C635F7375;
      9'b011100111:
        casez_tmp = 64'h300000000000000;
      9'b011101000:
        casez_tmp = 64'hBA01000004000000;
      9'b011101001:
        casez_tmp = 64'h300000000000000;
      9'b011101010:
        casez_tmp = 64'h3F00000004000000;
      9'b011101011:
        casez_tmp = 64'h300000000E1F505;
      9'b011101100:
        casez_tmp = 64'hC701000015000000;
      9'b011101101:
        casez_tmp = 64'h6574737973627573;
      9'b011101110:
        casez_tmp = 64'h635F737562705F6D;
      9'b011101111:
        casez_tmp = 64'h6B636F6C;
      9'b011110000:
        casez_tmp = 64'hC00000003000000;
      9'b011110001:
        casez_tmp = 64'h657869661B000000;
      9'b011110010:
        casez_tmp = 64'h6B636F6C632D64;
      9'b011110011:
        casez_tmp = 64'h200000002000000;
      9'b011110100:
        casez_tmp = 64'h900000002000000;
      9'b011110101:
        casez_tmp = 64'h7373657264646123;
      9'b011110110:
        casez_tmp = 64'h2300736C6C65632D;
      9'b011110111:
        casez_tmp = 64'h6C65632D657A6973;
      9'b011111000:
        casez_tmp = 64'h61706D6F6300736C;
      9'b011111001:
        casez_tmp = 64'h6F6D00656C626974;
      9'b011111010:
        casez_tmp = 64'h656D6974006C6564;
      9'b011111011:
        casez_tmp = 64'h6572662D65736162;
      9'b011111100:
        casez_tmp = 64'h630079636E657571;
      9'b011111101:
        casez_tmp = 64'h6572662D6B636F6C;
      9'b011111110:
        casez_tmp = 64'h640079636E657571;
      9'b011111111:
        casez_tmp = 64'h622D65686361632D;
      9'b100000000:
        casez_tmp = 64'h7A69732D6B636F6C;
      9'b100000001:
        casez_tmp = 64'h686361632D640065;
      9'b100000010:
        casez_tmp = 64'h6400737465732D65;
      9'b100000011:
        casez_tmp = 64'h732D65686361632D;
      9'b100000100:
        casez_tmp = 64'h6976656400657A69;
      9'b100000101:
        casez_tmp = 64'h657079745F6563;
      9'b100000110:
        casez_tmp = 64'h6572617764726168;
      9'b100000111:
        casez_tmp = 64'h72622D636578652D;
      9'b100001000:
        casez_tmp = 64'h746E696F706B6165;
      9'b100001001:
        casez_tmp = 64'h6900746E756F632D;
      9'b100001010:
        casez_tmp = 64'h622D65686361632D;
      9'b100001011:
        casez_tmp = 64'h7A69732D6B636F6C;
      9'b100001100:
        casez_tmp = 64'h686361632D690065;
      9'b100001101:
        casez_tmp = 64'h6900737465732D65;
      9'b100001110:
        casez_tmp = 64'h732D65686361632D;
      9'b100001111:
        casez_tmp = 64'h7478656E00657A69;
      9'b100010000:
        casez_tmp = 64'h632D6C6576656C2D;
      9'b100010001:
        casez_tmp = 64'h6765720065686361;
      9'b100010010:
        casez_tmp = 64'h692C766373697200;
      9'b100010011:
        casez_tmp = 64'h7663736972006173;
      9'b100010100:
        casez_tmp = 64'h6E617267706D702C;
      9'b100010101:
        casez_tmp = 64'h79746972616C75;
      9'b100010110:
        casez_tmp = 64'h6D702C7663736972;
      9'b100010111:
        casez_tmp = 64'h736E6F6967657270;
      9'b100011000:
        casez_tmp = 64'h73757461747300;
      9'b100011001:
        casez_tmp = 64'h75727265746E6923;
      9'b100011010:
        casez_tmp = 64'h736C6C65632D7470;
      9'b100011011:
        casez_tmp = 64'h75727265746E6900;
      9'b100011100:
        casez_tmp = 64'h72746E6F632D7470;
      9'b100011101:
        casez_tmp = 64'h68700072656C6C6F;
      9'b100011110:
        casez_tmp = 64'h617200656C646E61;
      9'b100011111:
        casez_tmp = 64'h746E69007365676E;
      9'b100100000:
        casez_tmp = 64'h2D73747075727265;
      9'b100100001:
        casez_tmp = 64'h6465646E65747865;
      9'b100100010:
        casez_tmp = 64'h6D616E2D67657200;
      9'b100100011:
        casez_tmp = 64'h6775626564007365;
      9'b100100100:
        casez_tmp = 64'h6863617474612D;
      9'b100100101:
        casez_tmp = 64'h7075727265746E69;
      9'b100100110:
        casez_tmp = 64'h746E657261702D74;
      9'b100100111:
        casez_tmp = 64'h75727265746E6900;
      9'b100101000:
        casez_tmp = 64'h6373697200737470;
      9'b100101001:
        casez_tmp = 64'h72702D78616D2C76;
      9'b100101010:
        casez_tmp = 64'h7200797469726F69;
      9'b100101011:
        casez_tmp = 64'h65646E2C76637369;
      9'b100101100:
        casez_tmp = 64'h6B636F6C63230076;
      9'b100101101:
        casez_tmp = 64'h6300736C6C65632D;
      9'b100101110:
        casez_tmp = 64'h74756F2D6B636F6C;
      9'b100101111:
        casez_tmp = 64'h656D616E2D747570;
      9'b100110000:
        casez_tmp = 64'h73;
      9'b100110001:
        casez_tmp = 64'h0;
      9'b100110010:
        casez_tmp = 64'h0;
      9'b100110011:
        casez_tmp = 64'h0;
      9'b100110100:
        casez_tmp = 64'h0;
      9'b100110101:
        casez_tmp = 64'h0;
      9'b100110110:
        casez_tmp = 64'h0;
      9'b100110111:
        casez_tmp = 64'h0;
      9'b100111000:
        casez_tmp = 64'h0;
      9'b100111001:
        casez_tmp = 64'h0;
      9'b100111010:
        casez_tmp = 64'h0;
      9'b100111011:
        casez_tmp = 64'h0;
      9'b100111100:
        casez_tmp = 64'h0;
      9'b100111101:
        casez_tmp = 64'h0;
      9'b100111110:
        casez_tmp = 64'h0;
      9'b100111111:
        casez_tmp = 64'h0;
      9'b101000000:
        casez_tmp = 64'h0;
      9'b101000001:
        casez_tmp = 64'h0;
      9'b101000010:
        casez_tmp = 64'h0;
      9'b101000011:
        casez_tmp = 64'h0;
      9'b101000100:
        casez_tmp = 64'h0;
      9'b101000101:
        casez_tmp = 64'h0;
      9'b101000110:
        casez_tmp = 64'h0;
      9'b101000111:
        casez_tmp = 64'h0;
      9'b101001000:
        casez_tmp = 64'h0;
      9'b101001001:
        casez_tmp = 64'h0;
      9'b101001010:
        casez_tmp = 64'h0;
      9'b101001011:
        casez_tmp = 64'h0;
      9'b101001100:
        casez_tmp = 64'h0;
      9'b101001101:
        casez_tmp = 64'h0;
      9'b101001110:
        casez_tmp = 64'h0;
      9'b101001111:
        casez_tmp = 64'h0;
      9'b101010000:
        casez_tmp = 64'h0;
      9'b101010001:
        casez_tmp = 64'h0;
      9'b101010010:
        casez_tmp = 64'h0;
      9'b101010011:
        casez_tmp = 64'h0;
      9'b101010100:
        casez_tmp = 64'h0;
      9'b101010101:
        casez_tmp = 64'h0;
      9'b101010110:
        casez_tmp = 64'h0;
      9'b101010111:
        casez_tmp = 64'h0;
      9'b101011000:
        casez_tmp = 64'h0;
      9'b101011001:
        casez_tmp = 64'h0;
      9'b101011010:
        casez_tmp = 64'h0;
      9'b101011011:
        casez_tmp = 64'h0;
      9'b101011100:
        casez_tmp = 64'h0;
      9'b101011101:
        casez_tmp = 64'h0;
      9'b101011110:
        casez_tmp = 64'h0;
      9'b101011111:
        casez_tmp = 64'h0;
      9'b101100000:
        casez_tmp = 64'h0;
      9'b101100001:
        casez_tmp = 64'h0;
      9'b101100010:
        casez_tmp = 64'h0;
      9'b101100011:
        casez_tmp = 64'h0;
      9'b101100100:
        casez_tmp = 64'h0;
      9'b101100101:
        casez_tmp = 64'h0;
      9'b101100110:
        casez_tmp = 64'h0;
      9'b101100111:
        casez_tmp = 64'h0;
      9'b101101000:
        casez_tmp = 64'h0;
      9'b101101001:
        casez_tmp = 64'h0;
      9'b101101010:
        casez_tmp = 64'h0;
      9'b101101011:
        casez_tmp = 64'h0;
      9'b101101100:
        casez_tmp = 64'h0;
      9'b101101101:
        casez_tmp = 64'h0;
      9'b101101110:
        casez_tmp = 64'h0;
      9'b101101111:
        casez_tmp = 64'h0;
      9'b101110000:
        casez_tmp = 64'h0;
      9'b101110001:
        casez_tmp = 64'h0;
      9'b101110010:
        casez_tmp = 64'h0;
      9'b101110011:
        casez_tmp = 64'h0;
      9'b101110100:
        casez_tmp = 64'h0;
      9'b101110101:
        casez_tmp = 64'h0;
      9'b101110110:
        casez_tmp = 64'h0;
      9'b101110111:
        casez_tmp = 64'h0;
      9'b101111000:
        casez_tmp = 64'h0;
      9'b101111001:
        casez_tmp = 64'h0;
      9'b101111010:
        casez_tmp = 64'h0;
      9'b101111011:
        casez_tmp = 64'h0;
      9'b101111100:
        casez_tmp = 64'h0;
      9'b101111101:
        casez_tmp = 64'h0;
      9'b101111110:
        casez_tmp = 64'h0;
      9'b101111111:
        casez_tmp = 64'h0;
      9'b110000000:
        casez_tmp = 64'h0;
      9'b110000001:
        casez_tmp = 64'h0;
      9'b110000010:
        casez_tmp = 64'h0;
      9'b110000011:
        casez_tmp = 64'h0;
      9'b110000100:
        casez_tmp = 64'h0;
      9'b110000101:
        casez_tmp = 64'h0;
      9'b110000110:
        casez_tmp = 64'h0;
      9'b110000111:
        casez_tmp = 64'h0;
      9'b110001000:
        casez_tmp = 64'h0;
      9'b110001001:
        casez_tmp = 64'h0;
      9'b110001010:
        casez_tmp = 64'h0;
      9'b110001011:
        casez_tmp = 64'h0;
      9'b110001100:
        casez_tmp = 64'h0;
      9'b110001101:
        casez_tmp = 64'h0;
      9'b110001110:
        casez_tmp = 64'h0;
      9'b110001111:
        casez_tmp = 64'h0;
      9'b110010000:
        casez_tmp = 64'h0;
      9'b110010001:
        casez_tmp = 64'h0;
      9'b110010010:
        casez_tmp = 64'h0;
      9'b110010011:
        casez_tmp = 64'h0;
      9'b110010100:
        casez_tmp = 64'h0;
      9'b110010101:
        casez_tmp = 64'h0;
      9'b110010110:
        casez_tmp = 64'h0;
      9'b110010111:
        casez_tmp = 64'h0;
      9'b110011000:
        casez_tmp = 64'h0;
      9'b110011001:
        casez_tmp = 64'h0;
      9'b110011010:
        casez_tmp = 64'h0;
      9'b110011011:
        casez_tmp = 64'h0;
      9'b110011100:
        casez_tmp = 64'h0;
      9'b110011101:
        casez_tmp = 64'h0;
      9'b110011110:
        casez_tmp = 64'h0;
      9'b110011111:
        casez_tmp = 64'h0;
      9'b110100000:
        casez_tmp = 64'h0;
      9'b110100001:
        casez_tmp = 64'h0;
      9'b110100010:
        casez_tmp = 64'h0;
      9'b110100011:
        casez_tmp = 64'h0;
      9'b110100100:
        casez_tmp = 64'h0;
      9'b110100101:
        casez_tmp = 64'h0;
      9'b110100110:
        casez_tmp = 64'h0;
      9'b110100111:
        casez_tmp = 64'h0;
      9'b110101000:
        casez_tmp = 64'h0;
      9'b110101001:
        casez_tmp = 64'h0;
      9'b110101010:
        casez_tmp = 64'h0;
      9'b110101011:
        casez_tmp = 64'h0;
      9'b110101100:
        casez_tmp = 64'h0;
      9'b110101101:
        casez_tmp = 64'h0;
      9'b110101110:
        casez_tmp = 64'h0;
      9'b110101111:
        casez_tmp = 64'h0;
      9'b110110000:
        casez_tmp = 64'h0;
      9'b110110001:
        casez_tmp = 64'h0;
      9'b110110010:
        casez_tmp = 64'h0;
      9'b110110011:
        casez_tmp = 64'h0;
      9'b110110100:
        casez_tmp = 64'h0;
      9'b110110101:
        casez_tmp = 64'h0;
      9'b110110110:
        casez_tmp = 64'h0;
      9'b110110111:
        casez_tmp = 64'h0;
      9'b110111000:
        casez_tmp = 64'h0;
      9'b110111001:
        casez_tmp = 64'h0;
      9'b110111010:
        casez_tmp = 64'h0;
      9'b110111011:
        casez_tmp = 64'h0;
      9'b110111100:
        casez_tmp = 64'h0;
      9'b110111101:
        casez_tmp = 64'h0;
      9'b110111110:
        casez_tmp = 64'h0;
      9'b110111111:
        casez_tmp = 64'h0;
      9'b111000000:
        casez_tmp = 64'h0;
      9'b111000001:
        casez_tmp = 64'h0;
      9'b111000010:
        casez_tmp = 64'h0;
      9'b111000011:
        casez_tmp = 64'h0;
      9'b111000100:
        casez_tmp = 64'h0;
      9'b111000101:
        casez_tmp = 64'h0;
      9'b111000110:
        casez_tmp = 64'h0;
      9'b111000111:
        casez_tmp = 64'h0;
      9'b111001000:
        casez_tmp = 64'h0;
      9'b111001001:
        casez_tmp = 64'h0;
      9'b111001010:
        casez_tmp = 64'h0;
      9'b111001011:
        casez_tmp = 64'h0;
      9'b111001100:
        casez_tmp = 64'h0;
      9'b111001101:
        casez_tmp = 64'h0;
      9'b111001110:
        casez_tmp = 64'h0;
      9'b111001111:
        casez_tmp = 64'h0;
      9'b111010000:
        casez_tmp = 64'h0;
      9'b111010001:
        casez_tmp = 64'h0;
      9'b111010010:
        casez_tmp = 64'h0;
      9'b111010011:
        casez_tmp = 64'h0;
      9'b111010100:
        casez_tmp = 64'h0;
      9'b111010101:
        casez_tmp = 64'h0;
      9'b111010110:
        casez_tmp = 64'h0;
      9'b111010111:
        casez_tmp = 64'h0;
      9'b111011000:
        casez_tmp = 64'h0;
      9'b111011001:
        casez_tmp = 64'h0;
      9'b111011010:
        casez_tmp = 64'h0;
      9'b111011011:
        casez_tmp = 64'h0;
      9'b111011100:
        casez_tmp = 64'h0;
      9'b111011101:
        casez_tmp = 64'h0;
      9'b111011110:
        casez_tmp = 64'h0;
      9'b111011111:
        casez_tmp = 64'h0;
      9'b111100000:
        casez_tmp = 64'h0;
      9'b111100001:
        casez_tmp = 64'h0;
      9'b111100010:
        casez_tmp = 64'h0;
      9'b111100011:
        casez_tmp = 64'h0;
      9'b111100100:
        casez_tmp = 64'h0;
      9'b111100101:
        casez_tmp = 64'h0;
      9'b111100110:
        casez_tmp = 64'h0;
      9'b111100111:
        casez_tmp = 64'h0;
      9'b111101000:
        casez_tmp = 64'h0;
      9'b111101001:
        casez_tmp = 64'h0;
      9'b111101010:
        casez_tmp = 64'h0;
      9'b111101011:
        casez_tmp = 64'h0;
      9'b111101100:
        casez_tmp = 64'h0;
      9'b111101101:
        casez_tmp = 64'h0;
      9'b111101110:
        casez_tmp = 64'h0;
      9'b111101111:
        casez_tmp = 64'h0;
      9'b111110000:
        casez_tmp = 64'h0;
      9'b111110001:
        casez_tmp = 64'h0;
      9'b111110010:
        casez_tmp = 64'h0;
      9'b111110011:
        casez_tmp = 64'h0;
      9'b111110100:
        casez_tmp = 64'h0;
      9'b111110101:
        casez_tmp = 64'h0;
      9'b111110110:
        casez_tmp = 64'h0;
      9'b111110111:
        casez_tmp = 64'h0;
      9'b111111000:
        casez_tmp = 64'h0;
      9'b111111001:
        casez_tmp = 64'h0;
      9'b111111010:
        casez_tmp = 64'h0;
      9'b111111011:
        casez_tmp = 64'h0;
      9'b111111100:
        casez_tmp = 64'h0;
      9'b111111101:
        casez_tmp = 64'h0;
      9'b111111110:
        casez_tmp = 64'h0;
      default:
        casez_tmp = 64'h0;
    endcase	// src/main/scala/devices/tilelink/BootROM.scala:51:34
  end // always @(*)
  TLMonitor_35 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_in_d_ready),
    .io_in_a_valid        (auto_in_a_valid),
    .io_in_a_bits_opcode  (auto_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_in_a_bits_param),
    .io_in_a_bits_size    (auto_in_a_bits_size),
    .io_in_a_bits_source  (auto_in_a_bits_source),
    .io_in_a_bits_address (auto_in_a_bits_address),
    .io_in_a_bits_mask    (auto_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_in_a_bits_corrupt),
    .io_in_d_ready        (auto_in_d_ready),
    .io_in_d_valid        (auto_in_a_valid),
    .io_in_d_bits_size    (auto_in_a_bits_size),
    .io_in_d_bits_source  (auto_in_a_bits_source)
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  assign auto_in_a_ready = auto_in_d_ready;
  assign auto_in_d_valid = auto_in_a_valid;
  assign auto_in_d_bits_size = auto_in_a_bits_size;
  assign auto_in_d_bits_source = auto_in_a_bits_source;
  assign auto_in_d_bits_data = (|(auto_in_a_bits_address[15:12])) ? 64'h0 : casez_tmp;	// src/main/scala/devices/tilelink/BootROM.scala:52:64, :53:{47,53}
endmodule

module ClockSinkDomain_1(
  output        auto_bootrom_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bootrom_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_bootrom_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bootrom_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_bootrom_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_bootrom_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [16:0] auto_bootrom_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_bootrom_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_bootrom_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_bootrom_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_bootrom_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_bootrom_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_bootrom_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_bootrom_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_clock_in_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_clock_in_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  TLROM bootrom (	// src/main/scala/devices/tilelink/BootROM.scala:83:17
    .clock                  (auto_clock_in_clock),
    .reset                  (auto_clock_in_reset),
    .auto_in_a_ready        (auto_bootrom_in_a_ready),
    .auto_in_a_valid        (auto_bootrom_in_a_valid),
    .auto_in_a_bits_opcode  (auto_bootrom_in_a_bits_opcode),
    .auto_in_a_bits_param   (auto_bootrom_in_a_bits_param),
    .auto_in_a_bits_size    (auto_bootrom_in_a_bits_size),
    .auto_in_a_bits_source  (auto_bootrom_in_a_bits_source),
    .auto_in_a_bits_address (auto_bootrom_in_a_bits_address),
    .auto_in_a_bits_mask    (auto_bootrom_in_a_bits_mask),
    .auto_in_a_bits_corrupt (auto_bootrom_in_a_bits_corrupt),
    .auto_in_d_ready        (auto_bootrom_in_d_ready),
    .auto_in_d_valid        (auto_bootrom_in_d_valid),
    .auto_in_d_bits_size    (auto_bootrom_in_d_bits_size),
    .auto_in_d_bits_source  (auto_bootrom_in_d_bits_source),
    .auto_in_d_bits_data    (auto_bootrom_in_d_bits_data)
  );	// src/main/scala/devices/tilelink/BootROM.scala:83:17
endmodule

module ExampleRocketSystem(
  input         clock,
                reset,
                resetctrl_hartIsInReset_0,	// src/main/scala/devices/debug/Periphery.scala:113:25
                debug_clock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_reset,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output        debug_clockeddmi_dmi_req_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input         debug_clockeddmi_dmi_req_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [6:0]  debug_clockeddmi_dmi_req_bits_addr,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [31:0] debug_clockeddmi_dmi_req_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input  [1:0]  debug_clockeddmi_dmi_req_bits_op,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input         debug_clockeddmi_dmi_resp_ready,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output        debug_clockeddmi_dmi_resp_valid,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [31:0] debug_clockeddmi_dmi_resp_bits_data,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output [1:0]  debug_clockeddmi_dmi_resp_bits_resp,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input         debug_clockeddmi_dmiClock,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_clockeddmi_dmiReset,	// src/main/scala/devices/debug/Periphery.scala:122:19
  output        debug_ndreset,	// src/main/scala/devices/debug/Periphery.scala:122:19
                debug_dmactive,	// src/main/scala/devices/debug/Periphery.scala:122:19
  input         debug_dmactiveAck,	// src/main/scala/devices/debug/Periphery.scala:122:19
                mem_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0] mem_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mem_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0] mem_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mem_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mem_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mem_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [31:0] mem_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mem_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mem_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mem_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mem_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mem_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mem_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [63:0] mem_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mem_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mem_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0] mmio_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mmio_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [63:0] mmio_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
                mmio_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mmio_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mmio_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [30:0] mmio_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [7:0]  mmio_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [1:0]  mmio_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [2:0]  mmio_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output [3:0]  mmio_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        mmio_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [3:0]  mmio_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [63:0] mmio_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input  [1:0]  mmio_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  input         mmio_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1713:17
  output        l2_frontend_bus_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] l2_frontend_bus_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  l2_frontend_bus_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_aw_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_aw_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_aw_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_aw_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [63:0] l2_frontend_bus_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                l2_frontend_bus_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]  l2_frontend_bus_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  l2_frontend_bus_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] l2_frontend_bus_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  l2_frontend_bus_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  l2_frontend_bus_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_ar_bits_lock,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_ar_bits_cache,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  l2_frontend_bus_axi4_0_ar_bits_prot,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  l2_frontend_bus_axi4_0_ar_bits_qos,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         l2_frontend_bus_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [7:0]  l2_frontend_bus_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [63:0] l2_frontend_bus_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  l2_frontend_bus_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        l2_frontend_bus_axi4_0_r_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  interrupts	// src/main/scala/subsystem/InterruptBus.scala:75:22
);

  wire        _bootROMDomainWrapper_auto_bootrom_in_a_ready;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire        _bootROMDomainWrapper_auto_bootrom_in_d_valid;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [1:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_size;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [8:0]  _bootROMDomainWrapper_auto_bootrom_in_d_bits_source;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire [63:0] _bootROMDomainWrapper_auto_bootrom_in_d_bits_data;	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  wire        _intsource_2_auto_out_sync_0;	// src/main/scala/interrupts/Crossing.scala:28:31
  wire        _intsource_2_auto_out_sync_1;	// src/main/scala/interrupts/Crossing.scala:28:31
  wire        _intsource_1_auto_out_sync_0;	// src/main/scala/interrupts/Crossing.scala:28:31
  wire        _intsource_auto_out_sync_0;	// src/main/scala/interrupts/Crossing.scala:28:31
  wire        _intsource_auto_out_sync_1;	// src/main/scala/interrupts/Crossing.scala:28:31
  wire        _tlDM_auto_dmInner_dmInner_tl_in_a_ready;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire        _tlDM_auto_dmInner_dmInner_tl_in_d_valid;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [2:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [1:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_size;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [8:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_source;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire [63:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_data;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire        _tlDM_auto_dmOuter_intsource_out_sync_0;	// src/main/scala/devices/debug/Periphery.scala:85:26
  wire        _tileHartIdNexusNode_auto_out;	// src/main/scala/subsystem/HasTiles.scala:156:39
  wire        _clint_auto_int_out_0;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire        _clint_auto_int_out_1;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire        _clint_auto_in_a_ready;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire        _clint_auto_in_d_valid;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [2:0]  _clint_auto_in_d_bits_opcode;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [1:0]  _clint_auto_in_d_bits_size;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [8:0]  _clint_auto_in_d_bits_source;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire [63:0] _clint_auto_in_d_bits_data;	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  wire        _plicDomainWrapper_auto_plic_int_out_0;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire        _plicDomainWrapper_auto_plic_in_a_ready;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire        _plicDomainWrapper_auto_plic_in_d_valid;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [2:0]  _plicDomainWrapper_auto_plic_in_d_bits_opcode;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [1:0]  _plicDomainWrapper_auto_plic_in_d_bits_size;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [8:0]  _plicDomainWrapper_auto_plic_in_d_bits_source;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire [63:0] _plicDomainWrapper_auto_plic_in_d_bits_data;	// src/main/scala/devices/tilelink/Plic.scala:360:39
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_b_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_d_ready;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_e_valid;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink;	// src/main/scala/subsystem/HasTiles.scala:250:38
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [6:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [31:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [7:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [63:0]
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [31:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [2:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [4:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [1:0]  _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire [63:0] _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire
    _subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset;	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  wire        _subsystem_mbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _subsystem_mbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [2:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [6:0]  _subsystem_mbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire [63:0] _subsystem_mbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _subsystem_mbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [16:0] _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [11:0] _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [25:0] _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [8:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [27:0] _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [7:0]  _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_fixedClockNode_out_2_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_fixedClockNode_out_2_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_fixedClockNode_out_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_fixedClockNode_out_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire
    _subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire
    _subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_bus_xing_in_a_ready;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_bus_xing_in_d_valid;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [2:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [1:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_param;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [3:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [4:0]  _subsystem_cbus_auto_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_sink;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire [63:0] _subsystem_cbus_auto_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_auto_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_cbus_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [2:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [3:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [3:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [31:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [7:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire [63:0]
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire
    _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready;	// src/main/scala/diplomacy/LazyModule.scala:501:27
  wire        _subsystem_fbus_buffer_auto_in_a_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_in_d_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _subsystem_fbus_buffer_auto_in_d_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _subsystem_fbus_buffer_auto_in_d_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _subsystem_fbus_buffer_auto_in_d_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _subsystem_fbus_buffer_auto_in_d_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [1:0]  _subsystem_fbus_buffer_auto_in_d_bits_sink;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_in_d_bits_denied;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _subsystem_fbus_buffer_auto_in_d_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_out_a_valid;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _subsystem_fbus_buffer_auto_out_a_bits_opcode;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [2:0]  _subsystem_fbus_buffer_auto_out_a_bits_param;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _subsystem_fbus_buffer_auto_out_a_bits_size;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [3:0]  _subsystem_fbus_buffer_auto_out_a_bits_source;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [31:0] _subsystem_fbus_buffer_auto_out_a_bits_address;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [7:0]  _subsystem_fbus_buffer_auto_out_a_bits_mask;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire [63:0] _subsystem_fbus_buffer_auto_out_a_bits_data;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_out_a_bits_corrupt;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_fbus_buffer_auto_out_d_ready;	// src/main/scala/tilelink/Buffer.scala:69:28
  wire        _subsystem_pbus_clock;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_pbus_reset;	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]  _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0] _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [31:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [1:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [2:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [3:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [4:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [27:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [7:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire [63:0]
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_fixedClockNode_out_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _subsystem_sbus_auto_fixedClockNode_out_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire
    _subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset;	// src/main/scala/subsystem/SystemBus.scala:24:26
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset;	// src/main/scala/prci/ClockGroup.scala:82:81
  wire        _ibus_intsink_auto_out_0;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire        _ibus_intsink_auto_out_1;	// src/main/scala/interrupts/Crossing.scala:78:29
  wire        _ibus_int_bus_auto_int_out_0;	// src/main/scala/subsystem/InterruptBus.scala:14:27
  wire        _ibus_int_bus_auto_int_out_1;	// src/main/scala/subsystem/InterruptBus.scala:14:27
  reg  [6:0]  int_rtc_tick_c_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire        int_rtc_tick = int_rtc_tick_c_value == 7'h63;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
  always @(posedge _subsystem_pbus_clock) begin	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    if (_subsystem_pbus_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else if (int_rtc_tick)	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= 7'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    else	// src/main/scala/chisel3/util/Counter.scala:73:24
      int_rtc_tick_c_value <= int_rtc_tick_c_value + 7'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
  end // always @(posedge)
  
















 // ENABLE_INITIAL_REG_
  IntXbar ibus_int_bus (	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_int_in_0  (_ibus_intsink_auto_out_0),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_in_1  (_ibus_intsink_auto_out_1),	// src/main/scala/interrupts/Crossing.scala:78:29
    .auto_int_out_0 (_ibus_int_bus_auto_int_out_0),
    .auto_int_out_1 (_ibus_int_bus_auto_int_out_1)
  );	// src/main/scala/subsystem/InterruptBus.scala:14:27
  IntSyncAsyncCrossingSink ibus_intsink (	// src/main/scala/interrupts/Crossing.scala:78:29
    .clock          (_subsystem_sbus_auto_fixedClockNode_out_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_in_sync_0 (_intsource_2_auto_out_sync_0),	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_in_sync_1 (_intsource_2_auto_out_sync_1),	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_out_0     (_ibus_intsink_auto_out_0),
    .auto_out_1     (_ibus_intsink_auto_out_1)
  );	// src/main/scala/interrupts/Crossing.scala:78:29
  SimpleClockGroupSource dummyClockGroupSourceNode (	// src/main/scala/prci/ClockGroup.scala:82:81
    .clock                                  (clock),
    .reset                                  (reset),
    .auto_out_member_subsystem_sbus_5_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock),
    .auto_out_member_subsystem_sbus_5_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset),
    .auto_out_member_subsystem_sbus_4_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock),
    .auto_out_member_subsystem_sbus_4_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset),
    .auto_out_member_subsystem_sbus_3_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock),
    .auto_out_member_subsystem_sbus_3_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset),
    .auto_out_member_subsystem_sbus_2_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock),
    .auto_out_member_subsystem_sbus_2_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset),
    .auto_out_member_subsystem_sbus_1_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock),
    .auto_out_member_subsystem_sbus_1_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset),
    .auto_out_member_subsystem_sbus_0_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock),
    .auto_out_member_subsystem_sbus_0_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset)
  );	// src/main/scala/prci/ClockGroup.scala:82:81
  SystemBus subsystem_sbus (	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_ready
      (mmio_axi4_0_aw_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_valid
      (mmio_axi4_0_aw_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_id
      (mmio_axi4_0_aw_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_addr
      (mmio_axi4_0_aw_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_len
      (mmio_axi4_0_aw_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_size
      (mmio_axi4_0_aw_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_burst
      (mmio_axi4_0_aw_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_lock
      (mmio_axi4_0_aw_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_cache
      (mmio_axi4_0_aw_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_prot
      (mmio_axi4_0_aw_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_aw_bits_qos
      (mmio_axi4_0_aw_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_ready
      (mmio_axi4_0_w_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_valid
      (mmio_axi4_0_w_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_data
      (mmio_axi4_0_w_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_strb
      (mmio_axi4_0_w_bits_strb),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_w_bits_last
      (mmio_axi4_0_w_bits_last),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_ready
      (mmio_axi4_0_b_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_valid
      (mmio_axi4_0_b_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_id
      (mmio_axi4_0_b_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_b_bits_resp
      (mmio_axi4_0_b_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_ready
      (mmio_axi4_0_ar_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_valid
      (mmio_axi4_0_ar_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_id
      (mmio_axi4_0_ar_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_addr
      (mmio_axi4_0_ar_bits_addr),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_len
      (mmio_axi4_0_ar_bits_len),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_size
      (mmio_axi4_0_ar_bits_size),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_burst
      (mmio_axi4_0_ar_bits_burst),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_lock
      (mmio_axi4_0_ar_bits_lock),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_cache
      (mmio_axi4_0_ar_bits_cache),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_prot
      (mmio_axi4_0_ar_bits_prot),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_ar_bits_qos
      (mmio_axi4_0_ar_bits_qos),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_ready
      (mmio_axi4_0_r_ready),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_valid
      (mmio_axi4_0_r_valid),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_id
      (mmio_axi4_0_r_bits_id),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_data
      (mmio_axi4_0_r_bits_data),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_resp
      (mmio_axi4_0_r_bits_resp),
    .auto_coupler_to_port_named_mmio_port_axi4_axi4buf_out_r_bits_last
      (mmio_axi4_0_r_bits_last),
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address),
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready),
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data),
    .auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt),
    .auto_coupler_from_tile_tl_master_clock_xing_in_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_from_tile_tl_master_clock_xing_in_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_b_bits_address
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_opcode
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_size
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_sink
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_denied
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_data
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_d_bits_corrupt
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),
    .auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_valid
      (_subsystem_fbus_buffer_auto_out_a_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_opcode
      (_subsystem_fbus_buffer_auto_out_a_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_param
      (_subsystem_fbus_buffer_auto_out_a_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_size
      (_subsystem_fbus_buffer_auto_out_a_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_source
      (_subsystem_fbus_buffer_auto_out_a_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_address
      (_subsystem_fbus_buffer_auto_out_a_bits_address),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_mask
      (_subsystem_fbus_buffer_auto_out_a_bits_mask),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_data
      (_subsystem_fbus_buffer_auto_out_a_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_bits_corrupt
      (_subsystem_fbus_buffer_auto_out_a_bits_corrupt),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_ready
      (_subsystem_fbus_buffer_auto_out_d_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data),
    .auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_ready
      (_subsystem_cbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_valid
      (_subsystem_cbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_opcode
      (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_param
      (_subsystem_cbus_auto_bus_xing_in_d_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_size
      (_subsystem_cbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_source
      (_subsystem_cbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_sink
      (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_denied
      (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_data
      (_subsystem_cbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_bits_corrupt
      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_fixedClockNode_out_1_clock
      (_subsystem_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset
      (_subsystem_sbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock
      (_subsystem_sbus_auto_fixedClockNode_out_0_clock),
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_5_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_5_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_4_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_4_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_3_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_3_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_2_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_2_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_1_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_1_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_clock
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_clock),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_in_member_subsystem_sbus_0_reset
      (_dummyClockGroupSourceNode_auto_out_member_subsystem_sbus_0_reset),	// src/main/scala/prci/ClockGroup.scala:82:81
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock),
    .auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset),
    .auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock),
    .auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock),
    .auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset)
  );	// src/main/scala/subsystem/SystemBus.scala:24:26
  PeripheryBus subsystem_pbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_clock
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_subsystem_pbus_clock_groups_in_member_subsystem_pbus_0_reset
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .clock
      (_subsystem_pbus_clock),
    .reset
      (_subsystem_pbus_reset)
  );	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  TLBuffer_2 subsystem_fbus_buffer (	// src/main/scala/tilelink/Buffer.scala:69:28
    .clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_in_a_ready         (_subsystem_fbus_buffer_auto_in_a_ready),
    .auto_in_a_valid
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_opcode
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_param
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_size
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_source
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_address
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_mask
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_data
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_a_bits_corrupt
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_d_ready
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready),	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .auto_in_d_valid         (_subsystem_fbus_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_subsystem_fbus_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_subsystem_fbus_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_subsystem_fbus_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_subsystem_fbus_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_subsystem_fbus_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_subsystem_fbus_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_subsystem_fbus_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_subsystem_fbus_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_a_valid        (_subsystem_fbus_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_subsystem_fbus_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_subsystem_fbus_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_subsystem_fbus_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_subsystem_fbus_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_subsystem_fbus_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_subsystem_fbus_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_subsystem_fbus_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_subsystem_fbus_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_subsystem_fbus_buffer_auto_out_d_ready),
    .auto_out_d_valid
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_bus_named_subsystem_fbus_bus_xing_in_d_bits_corrupt)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );	// src/main/scala/tilelink/Buffer.scala:69:28
  TLInterconnectCoupler_5 subsystem_fbus_coupler_from_port_named_slave_port_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:501:27
    .clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_1_member_subsystem_fbus_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_axi4index_in_aw_ready      (l2_frontend_bus_axi4_0_aw_ready),
    .auto_axi4index_in_aw_valid      (l2_frontend_bus_axi4_0_aw_valid),
    .auto_axi4index_in_aw_bits_id    (l2_frontend_bus_axi4_0_aw_bits_id),
    .auto_axi4index_in_aw_bits_addr  (l2_frontend_bus_axi4_0_aw_bits_addr),
    .auto_axi4index_in_aw_bits_len   (l2_frontend_bus_axi4_0_aw_bits_len),
    .auto_axi4index_in_aw_bits_size  (l2_frontend_bus_axi4_0_aw_bits_size),
    .auto_axi4index_in_aw_bits_burst (l2_frontend_bus_axi4_0_aw_bits_burst),
    .auto_axi4index_in_w_ready       (l2_frontend_bus_axi4_0_w_ready),
    .auto_axi4index_in_w_valid       (l2_frontend_bus_axi4_0_w_valid),
    .auto_axi4index_in_w_bits_data   (l2_frontend_bus_axi4_0_w_bits_data),
    .auto_axi4index_in_w_bits_strb   (l2_frontend_bus_axi4_0_w_bits_strb),
    .auto_axi4index_in_w_bits_last   (l2_frontend_bus_axi4_0_w_bits_last),
    .auto_axi4index_in_b_ready       (l2_frontend_bus_axi4_0_b_ready),
    .auto_axi4index_in_b_valid       (l2_frontend_bus_axi4_0_b_valid),
    .auto_axi4index_in_b_bits_id     (l2_frontend_bus_axi4_0_b_bits_id),
    .auto_axi4index_in_b_bits_resp   (l2_frontend_bus_axi4_0_b_bits_resp),
    .auto_axi4index_in_ar_ready      (l2_frontend_bus_axi4_0_ar_ready),
    .auto_axi4index_in_ar_valid      (l2_frontend_bus_axi4_0_ar_valid),
    .auto_axi4index_in_ar_bits_id    (l2_frontend_bus_axi4_0_ar_bits_id),
    .auto_axi4index_in_ar_bits_addr  (l2_frontend_bus_axi4_0_ar_bits_addr),
    .auto_axi4index_in_ar_bits_len   (l2_frontend_bus_axi4_0_ar_bits_len),
    .auto_axi4index_in_ar_bits_size  (l2_frontend_bus_axi4_0_ar_bits_size),
    .auto_axi4index_in_ar_bits_burst (l2_frontend_bus_axi4_0_ar_bits_burst),
    .auto_axi4index_in_r_ready       (l2_frontend_bus_axi4_0_r_ready),
    .auto_axi4index_in_r_valid       (l2_frontend_bus_axi4_0_r_valid),
    .auto_axi4index_in_r_bits_id     (l2_frontend_bus_axi4_0_r_bits_id),
    .auto_axi4index_in_r_bits_data   (l2_frontend_bus_axi4_0_r_bits_data),
    .auto_axi4index_in_r_bits_resp   (l2_frontend_bus_axi4_0_r_bits_resp),
    .auto_axi4index_in_r_bits_last   (l2_frontend_bus_axi4_0_r_bits_last),
    .auto_tl_out_a_ready             (_subsystem_fbus_buffer_auto_in_a_ready),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_a_valid
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_d_ready
      (_subsystem_fbus_coupler_from_port_named_slave_port_axi4_auto_tl_out_d_ready),
    .auto_tl_out_d_valid             (_subsystem_fbus_buffer_auto_in_d_valid),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_opcode       (_subsystem_fbus_buffer_auto_in_d_bits_opcode),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_param        (_subsystem_fbus_buffer_auto_in_d_bits_param),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_size         (_subsystem_fbus_buffer_auto_in_d_bits_size),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_source       (_subsystem_fbus_buffer_auto_in_d_bits_source),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_sink         (_subsystem_fbus_buffer_auto_in_d_bits_sink),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_denied       (_subsystem_fbus_buffer_auto_in_d_bits_denied),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_data         (_subsystem_fbus_buffer_auto_in_d_bits_data),	// src/main/scala/tilelink/Buffer.scala:69:28
    .auto_tl_out_d_bits_corrupt      (_subsystem_fbus_buffer_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/Buffer.scala:69:28
  );	// src/main/scala/diplomacy/LazyModule.scala:501:27
  PeripheryBus_1 subsystem_cbus (	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_coupler_to_bootrom_fragmenter_out_a_ready
      (_bootROMDomainWrapper_auto_bootrom_in_a_ready),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_bootrom_fragmenter_out_d_valid
      (_bootROMDomainWrapper_auto_bootrom_in_d_valid),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data
      (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_coupler_to_debug_fragmenter_out_a_ready
      (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_coupler_to_debug_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_debug_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),
    .auto_coupler_to_debug_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_coupler_to_debug_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_coupler_to_debug_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_coupler_to_debug_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_coupler_to_debug_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_coupler_to_debug_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_debug_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_coupler_to_debug_fragmenter_out_d_valid
      (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_debug_fragmenter_out_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_coupler_to_clint_fragmenter_out_a_ready
      (_clint_auto_in_a_ready),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_coupler_to_clint_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),
    .auto_coupler_to_clint_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_clint_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_coupler_to_clint_fragmenter_out_d_valid
      (_clint_auto_in_d_valid),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_opcode
      (_clint_auto_in_d_bits_opcode),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_size
      (_clint_auto_in_d_bits_size),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_source
      (_clint_auto_in_d_bits_source),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_clint_fragmenter_out_d_bits_data
      (_clint_auto_in_d_bits_data),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_coupler_to_plic_fragmenter_out_a_ready
      (_plicDomainWrapper_auto_plic_in_a_ready),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_a_valid
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_coupler_to_plic_fragmenter_out_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_out_a_bits_param
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),
    .auto_coupler_to_plic_fragmenter_out_a_bits_size
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_out_a_bits_source
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_out_a_bits_address
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_out_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_out_a_bits_data
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_out_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),
    .auto_coupler_to_plic_fragmenter_out_d_ready
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_coupler_to_plic_fragmenter_out_d_valid
      (_plicDomainWrapper_auto_plic_in_d_valid),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_opcode
      (_plicDomainWrapper_auto_plic_in_d_bits_opcode),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_size
      (_plicDomainWrapper_auto_plic_in_d_bits_size),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_source
      (_plicDomainWrapper_auto_plic_in_d_bits_source),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_coupler_to_plic_fragmenter_out_d_bits_data
      (_plicDomainWrapper_auto_plic_in_d_bits_data),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_fixedClockNode_out_2_clock
      (_subsystem_cbus_auto_fixedClockNode_out_2_clock),
    .auto_fixedClockNode_out_2_reset
      (_subsystem_cbus_auto_fixedClockNode_out_2_reset),
    .auto_fixedClockNode_out_0_clock
      (_subsystem_cbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset
      (_subsystem_cbus_auto_fixedClockNode_out_0_reset),
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_in_member_subsystem_cbus_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_0_member_subsystem_cbus_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_clock),
    .auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset
      (_subsystem_cbus_auto_subsystem_cbus_clock_groups_out_member_subsystem_pbus_0_reset),
    .auto_bus_xing_in_a_ready
      (_subsystem_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_cbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_bus_xing_in_d_valid
      (_subsystem_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_subsystem_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param
      (_subsystem_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size
      (_subsystem_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_subsystem_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink
      (_subsystem_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied
      (_subsystem_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_subsystem_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_subsystem_cbus_auto_bus_xing_in_d_bits_corrupt),
    .clock
      (_subsystem_cbus_clock),
    .reset
      (_subsystem_cbus_reset)
  );	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  MemoryBus subsystem_mbus (	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready
      (mem_axi4_0_aw_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid
      (mem_axi4_0_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id
      (mem_axi4_0_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr
      (mem_axi4_0_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len
      (mem_axi4_0_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size
      (mem_axi4_0_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready
      (mem_axi4_0_w_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid
      (mem_axi4_0_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data
      (mem_axi4_0_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb
      (mem_axi4_0_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last
      (mem_axi4_0_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready
      (mem_axi4_0_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid
      (mem_axi4_0_b_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id
      (mem_axi4_0_b_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp
      (mem_axi4_0_b_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready
      (mem_axi4_0_ar_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid
      (mem_axi4_0_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id
      (mem_axi4_0_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr
      (mem_axi4_0_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len
      (mem_axi4_0_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size
      (mem_axi4_0_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready
      (mem_axi4_0_r_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid
      (mem_axi4_0_r_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id
      (mem_axi4_0_r_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data
      (mem_axi4_0_r_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp
      (mem_axi4_0_r_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last
      (mem_axi4_0_r_bits_last),
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_clock
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_subsystem_mbus_clock_groups_in_member_subsystem_mbus_0_reset
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_ready
      (_subsystem_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_opcode
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_param
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_size
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_source
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_address
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_mask
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_a_bits_data
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_d_ready
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_bus_xing_in_d_valid
      (_subsystem_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode
      (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_size
      (_subsystem_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source
      (_subsystem_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied
      (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data
      (_subsystem_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt
      (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt)
  );	// src/main/scala/subsystem/MemoryBus.scala:25:26
  CoherenceManagerWrapper subsystem_l2_wrapper (	// src/main/scala/subsystem/BankedL2Params.scala:47:31
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready
      (_subsystem_mbus_auto_bus_xing_in_a_ready),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready
      (_subsystem_l2_wrapper_auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid
      (_subsystem_mbus_auto_bus_xing_in_d_valid),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode
      (_subsystem_mbus_auto_bus_xing_in_d_bits_opcode),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size
      (_subsystem_mbus_auto_bus_xing_in_d_bits_size),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source
      (_subsystem_mbus_auto_bus_xing_in_d_bits_source),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied
      (_subsystem_mbus_auto_bus_xing_in_d_bits_denied),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data
      (_subsystem_mbus_auto_bus_xing_in_d_bits_data),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt
      (_subsystem_mbus_auto_bus_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/MemoryBus.scala:25:26
    .auto_coherent_jbar_in_a_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_a_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_mask
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_mask),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_a_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_a_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_b_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_b_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_b_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_address
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_c_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_opcode
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_param
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_size
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_source
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_address
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_data
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_c_bits_corrupt
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_c_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_d_ready
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_d_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_d_valid
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt
      (_subsystem_l2_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_coherent_jbar_in_e_valid
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_coherent_jbar_in_e_bits_sink
      (_subsystem_sbus_auto_coupler_to_bus_named_subsystem_l2_widget_out_e_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_1_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset
      (_subsystem_sbus_auto_subsystem_sbus_clock_groups_out_2_member_subsystem_l2_0_reset),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock),
    .auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset
      (_subsystem_l2_wrapper_auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset)
  );	// src/main/scala/subsystem/BankedL2Params.scala:47:31
  TilePRCIDomain tile_prci_domain (	// src/main/scala/subsystem/HasTiles.scala:250:38
    .auto_intsink_in_sync_0
      (_tlDM_auto_dmOuter_intsource_out_sync_0),	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_tile_reset_domain_tile_hartid_in        (_tileHartIdNexusNode_auto_out),	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_int_in_clock_xing_in_1_sync_0           (_intsource_1_auto_out_sync_0),	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_int_in_clock_xing_in_0_sync_0           (_intsource_auto_out_sync_0),	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_int_in_clock_xing_in_0_sync_1           (_intsource_auto_out_sync_1),	// src/main/scala/interrupts/Crossing.scala:28:31
    .auto_tl_master_clock_xing_out_a_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_a_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_a_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_valid),
    .auto_tl_master_clock_xing_out_a_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_opcode),
    .auto_tl_master_clock_xing_out_a_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_param),
    .auto_tl_master_clock_xing_out_a_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_size),
    .auto_tl_master_clock_xing_out_a_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_source),
    .auto_tl_master_clock_xing_out_a_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_address),
    .auto_tl_master_clock_xing_out_a_bits_mask
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_mask),
    .auto_tl_master_clock_xing_out_a_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_data),
    .auto_tl_master_clock_xing_out_a_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_b_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_b_ready),
    .auto_tl_master_clock_xing_out_b_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_b_bits_address
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_b_bits_address),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_ready
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_c_ready),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_c_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_valid),
    .auto_tl_master_clock_xing_out_c_bits_opcode
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_opcode),
    .auto_tl_master_clock_xing_out_c_bits_param
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_param),
    .auto_tl_master_clock_xing_out_c_bits_size
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_size),
    .auto_tl_master_clock_xing_out_c_bits_source
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_source),
    .auto_tl_master_clock_xing_out_c_bits_address
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_address),
    .auto_tl_master_clock_xing_out_c_bits_data
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_data),
    .auto_tl_master_clock_xing_out_c_bits_corrupt
      (_tile_prci_domain_auto_tl_master_clock_xing_out_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_d_ready
      (_tile_prci_domain_auto_tl_master_clock_xing_out_d_ready),
    .auto_tl_master_clock_xing_out_d_valid
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_valid),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_opcode
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_opcode),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_param
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_param),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_size
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_size),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_source
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_source),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_sink
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_sink),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_denied
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_denied),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_data
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_data),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_d_bits_corrupt
      (_subsystem_sbus_auto_coupler_from_tile_tl_master_clock_xing_in_d_bits_corrupt),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tl_master_clock_xing_out_e_valid
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_valid),
    .auto_tl_master_clock_xing_out_e_bits_sink
      (_tile_prci_domain_auto_tl_master_clock_xing_out_e_bits_sink),
    .auto_tap_clock_in_clock
      (_subsystem_sbus_auto_fixedClockNode_out_1_clock),	// src/main/scala/subsystem/SystemBus.scala:24:26
    .auto_tap_clock_in_reset
      (_subsystem_sbus_auto_fixedClockNode_out_1_reset)	// src/main/scala/subsystem/SystemBus.scala:24:26
  );	// src/main/scala/subsystem/HasTiles.scala:250:38
  ClockSinkDomain plicDomainWrapper (	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_plic_int_in_0          (_ibus_int_bus_auto_int_out_0),	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_plic_int_in_1          (_ibus_int_bus_auto_int_out_1),	// src/main/scala/subsystem/InterruptBus.scala:14:27
    .auto_plic_int_out_0         (_plicDomainWrapper_auto_plic_int_out_0),
    .auto_plic_in_a_ready        (_plicDomainWrapper_auto_plic_in_a_ready),
    .auto_plic_in_a_valid
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_d_ready
      (_subsystem_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_plic_in_d_valid        (_plicDomainWrapper_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode  (_plicDomainWrapper_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size    (_plicDomainWrapper_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source  (_plicDomainWrapper_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data    (_plicDomainWrapper_auto_plic_in_d_bits_data),
    .auto_clock_in_clock         (_subsystem_cbus_auto_fixedClockNode_out_0_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset         (_subsystem_cbus_auto_fixedClockNode_out_0_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  );	// src/main/scala/devices/tilelink/Plic.scala:360:39
  CLINT clint (	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .clock                  (_subsystem_cbus_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .reset                  (_subsystem_cbus_reset),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_int_out_0         (_clint_auto_int_out_0),
    .auto_int_out_1         (_clint_auto_int_out_1),
    .auto_in_a_ready        (_clint_auto_in_a_ready),
    .auto_in_a_valid
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_d_ready
      (_subsystem_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_in_d_valid        (_clint_auto_in_d_valid),
    .auto_in_d_bits_opcode  (_clint_auto_in_d_bits_opcode),
    .auto_in_d_bits_size    (_clint_auto_in_d_bits_size),
    .auto_in_d_bits_source  (_clint_auto_in_d_bits_source),
    .auto_in_d_bits_data    (_clint_auto_in_d_bits_data),
    .io_rtcTick             (int_rtc_tick)	// src/main/scala/chisel3/util/Counter.scala:73:24
  );	// src/main/scala/devices/tilelink/CLINT.scala:107:27
  BundleBridgeNexus_15 tileHartIdNexusNode (	// src/main/scala/subsystem/HasTiles.scala:156:39
    .auto_out (_tileHartIdNexusNode_auto_out)
  );	// src/main/scala/subsystem/HasTiles.scala:156:39
  TLDebugModule tlDM (	// src/main/scala/devices/debug/Periphery.scala:85:26
    .auto_dmInner_dmInner_tl_in_a_ready        (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_dmInner_tl_in_a_valid
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_data
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_d_ready
      (_subsystem_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_dmInner_dmInner_tl_in_d_valid        (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_dmInner_tl_in_d_bits_opcode
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_dmInner_tl_in_d_bits_size
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_dmInner_tl_in_d_bits_source
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_dmInner_tl_in_d_bits_data
      (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),
    .auto_dmOuter_intsource_out_sync_0         (_tlDM_auto_dmOuter_intsource_out_sync_0),
    .io_debug_clock                            (debug_clock),
    .io_debug_reset                            (debug_reset),
    .io_ctrl_ndreset                           (debug_ndreset),
    .io_ctrl_dmactive                          (debug_dmactive),
    .io_ctrl_dmactiveAck                       (debug_dmactiveAck),
    .io_dmi_dmi_req_ready                      (debug_clockeddmi_dmi_req_ready),
    .io_dmi_dmi_req_valid                      (debug_clockeddmi_dmi_req_valid),
    .io_dmi_dmi_req_bits_addr                  (debug_clockeddmi_dmi_req_bits_addr),
    .io_dmi_dmi_req_bits_data                  (debug_clockeddmi_dmi_req_bits_data),
    .io_dmi_dmi_req_bits_op                    (debug_clockeddmi_dmi_req_bits_op),
    .io_dmi_dmi_resp_ready                     (debug_clockeddmi_dmi_resp_ready),
    .io_dmi_dmi_resp_valid                     (debug_clockeddmi_dmi_resp_valid),
    .io_dmi_dmi_resp_bits_data                 (debug_clockeddmi_dmi_resp_bits_data),
    .io_dmi_dmi_resp_bits_resp                 (debug_clockeddmi_dmi_resp_bits_resp),
    .io_dmi_dmiClock                           (debug_clockeddmi_dmiClock),
    .io_dmi_dmiReset                           (debug_clockeddmi_dmiReset),
    .io_hartIsInReset_0                        (resetctrl_hartIsInReset_0)
  );	// src/main/scala/devices/debug/Periphery.scala:85:26
  IntSyncCrossingSource_5 intsource (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_clint_auto_int_out_0),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_in_1       (_clint_auto_int_out_1),	// src/main/scala/devices/tilelink/CLINT.scala:107:27
    .auto_out_sync_0 (_intsource_auto_out_sync_0),
    .auto_out_sync_1 (_intsource_auto_out_sync_1)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_1 intsource_1 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (_plicDomainWrapper_auto_plic_int_out_0),	// src/main/scala/devices/tilelink/Plic.scala:360:39
    .auto_out_sync_0 (_intsource_1_auto_out_sync_0)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  IntSyncCrossingSource_5 intsource_2 (	// src/main/scala/interrupts/Crossing.scala:28:31
    .clock           (clock),
    .reset           (reset),
    .auto_in_0       (interrupts[0]),	// src/main/scala/subsystem/InterruptBus.scala:77:97
    .auto_in_1       (interrupts[1]),	// src/main/scala/subsystem/InterruptBus.scala:77:97
    .auto_out_sync_0 (_intsource_2_auto_out_sync_0),
    .auto_out_sync_1 (_intsource_2_auto_out_sync_1)
  );	// src/main/scala/interrupts/Crossing.scala:28:31
  ClockSinkDomain_1 bootROMDomainWrapper (	// src/main/scala/devices/tilelink/BootROM.scala:72:42
    .auto_bootrom_in_a_ready        (_bootROMDomainWrapper_auto_bootrom_in_a_ready),
    .auto_bootrom_in_a_valid
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_opcode
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_opcode),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_param
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_param),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_size
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_source
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_address
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_mask
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_mask),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_a_bits_corrupt
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_corrupt),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_d_ready
      (_subsystem_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_bootrom_in_d_valid        (_bootROMDomainWrapper_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootROMDomainWrapper_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootROMDomainWrapper_auto_bootrom_in_d_bits_data),
    .auto_clock_in_clock            (_subsystem_cbus_auto_fixedClockNode_out_2_clock),	// src/main/scala/subsystem/PeripheryBus.scala:31:26
    .auto_clock_in_reset            (_subsystem_cbus_auto_fixedClockNode_out_2_reset)	// src/main/scala/subsystem/PeripheryBus.scala:31:26
  );	// src/main/scala/devices/tilelink/BootROM.scala:72:42
  assign mem_axi4_0_aw_bits_burst = 2'h1;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_aw_bits_lock = 1'h0;
  assign mem_axi4_0_aw_bits_cache = 4'h0;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_aw_bits_prot = 3'h2;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_aw_bits_qos = 4'h0;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_ar_bits_burst = 2'h1;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_ar_bits_lock = 1'h0;
  assign mem_axi4_0_ar_bits_cache = 4'h0;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_ar_bits_prot = 3'h2;	// src/main/scala/subsystem/MemoryBus.scala:25:26
  assign mem_axi4_0_ar_bits_qos = 4'h0;	// src/main/scala/subsystem/MemoryBus.scala:25:26
endmodule

// VCS coverage exclude_file
module mem_33554432x64(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [24:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [24:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:33554431];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _R0_en_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [24:0] _R0_addr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge R0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_en_d0 <= R0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_addr_d0 <= R0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[0])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[1])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[2])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[3])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[4])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[5])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[6])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[7])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  




















 // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module AXI4RAM(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeIn_ar_ready;	// src/main/scala/amba/axi4/SRAM.scala:117:31
  wire        nodeIn_aw_ready;	// src/main/scala/amba/axi4/SRAM.scala:92:32
  wire [63:0] _mem_ext_R0_data;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire        w_sel0 = auto_in_aw_bits_addr[31:28] == 4'h8;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  reg         w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  reg  [3:0]  w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  reg         w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  reg         r_sel1;	// src/main/scala/amba/axi4/SRAM.scala:73:25
  reg         w_sel1;	// src/main/scala/amba/axi4/SRAM.scala:74:25
  wire        _GEN = nodeIn_aw_ready & auto_in_aw_valid;	// src/main/scala/amba/axi4/SRAM.scala:92:32, src/main/scala/chisel3/util/Decoupled.scala:52:35
  assign nodeIn_aw_ready = auto_in_w_valid & (auto_in_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}
  reg         r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  reg  [3:0]  r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  reg         r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
  wire        ren = nodeIn_ar_ready & auto_in_ar_valid;	// src/main/scala/amba/axi4/SRAM.scala:117:31, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         rdata_REG;	// src/main/scala/util/package.scala:92:91
  reg  [7:0]  rdata_r_0;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_1;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_2;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_3;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_4;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_5;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_6;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_7;	// src/main/scala/util/package.scala:80:63
  assign nodeIn_ar_ready = auto_in_r_ready | ~r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}
  always @(posedge clock) begin
    if (reset) begin
      w_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:70:25
      r_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:99:25
    end
    else begin
      w_full <= _GEN | ~(auto_in_b_ready & w_full) & w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_full <= ren | ~(auto_in_r_ready & r_full) & r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35
    end
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_id <= auto_in_aw_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
      w_echo_real_last <= auto_in_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
    end
    r_sel1 <= auto_in_ar_bits_addr[31:28] == 4'h8;	// src/main/scala/amba/axi4/SRAM.scala:73:25, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    w_sel1 <= w_sel0;	// src/main/scala/amba/axi4/SRAM.scala:74:25, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (ren) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_id <= auto_in_ar_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
      r_echo_real_last <= auto_in_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
    end
    rdata_REG <= ren;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:92:91
    if (rdata_REG) begin	// src/main/scala/util/package.scala:92:91
      rdata_r_0 <= _mem_ext_R0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_1 <= _mem_ext_R0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_2 <= _mem_ext_R0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_3 <= _mem_ext_R0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_4 <= _mem_ext_R0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_5 <= _mem_ext_R0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_6 <= _mem_ext_R0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_7 <= _mem_ext_R0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
    end
  end // always @(posedge)
  


































 // ENABLE_INITIAL_REG_
  mem_33554432x64 mem_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (auto_in_ar_bits_addr[27:3]),	// src/main/scala/amba/axi4/SRAM.scala:65:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (auto_in_aw_bits_addr[27:3]),	// src/main/scala/amba/axi4/SRAM.scala:66:21
    .W0_en   (_GEN & w_sel0),	// src/main/scala/amba/axi4/SRAM.scala:86:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .W0_clk  (clock),
    .W0_data (auto_in_w_bits_data),
    .W0_mask (auto_in_w_bits_strb)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_aw_ready = nodeIn_aw_ready;	// src/main/scala/amba/axi4/SRAM.scala:92:32
  assign auto_in_w_ready = auto_in_aw_valid & (auto_in_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:50, :93:{32,47}
  assign auto_in_b_valid = w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  assign auto_in_b_bits_id = w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  assign auto_in_b_bits_resp = w_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:74:25, :96:26
  assign auto_in_b_bits_echo_real_last = w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  assign auto_in_ar_ready = nodeIn_ar_ready;	// src/main/scala/amba/axi4/SRAM.scala:117:31
  assign auto_in_r_valid = r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  assign auto_in_r_bits_id = r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  assign auto_in_r_bits_data =
    {rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r_7,
     rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r_6,
     rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r_5,
     rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r_4,
     rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r_3,
     rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r_2,
     rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r_1,
     rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r_0};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  assign auto_in_r_bits_resp = r_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:73:25, :120:26
  assign auto_in_r_bits_echo_real_last = r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
endmodule

module AXI4Xbar(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module Queue_86(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_echo_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_echo_real_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x32 ram_addr_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_addr),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_addr)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_echo_real_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_echo_real_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_88(
  input        clock,
               reset,
  output       io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0] io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0] io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input        io_enq_bits_echo_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
               io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0] io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0] io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output       io_deq_bits_echo_real_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_echo_real_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_echo_real_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module Queue_90(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [63:0] io_enq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_echo_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [63:0] io_deq_bits_data,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_resp,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_echo_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_bits_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_data_2x64 ram_data_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_data)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x2 ram_resp_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_resp),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_resp)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_echo_real_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_echo_real_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (1'h1)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module AXI4Buffer_1(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  Queue_86 nodeOut_aw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_in_aw_ready),
    .io_enq_valid               (auto_in_aw_valid),
    .io_enq_bits_id             (auto_in_aw_bits_id),
    .io_enq_bits_addr           (auto_in_aw_bits_addr),
    .io_enq_bits_echo_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready               (auto_out_aw_ready),
    .io_deq_valid               (auto_out_aw_valid),
    .io_deq_bits_id             (auto_out_aw_bits_id),
    .io_deq_bits_addr           (auto_out_aw_bits_addr),
    .io_deq_bits_echo_real_last (auto_out_aw_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_1 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (/* unused */)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_88 nodeIn_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_out_b_ready),
    .io_enq_valid               (auto_out_b_valid),
    .io_enq_bits_id             (auto_out_b_bits_id),
    .io_enq_bits_resp           (auto_out_b_bits_resp),
    .io_enq_bits_echo_real_last (auto_out_b_bits_echo_real_last),
    .io_deq_ready               (auto_in_b_ready),
    .io_deq_valid               (auto_in_b_valid),
    .io_deq_bits_id             (auto_in_b_bits_id),
    .io_deq_bits_resp           (auto_in_b_bits_resp),
    .io_deq_bits_echo_real_last (auto_in_b_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_86 nodeOut_ar_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_in_ar_ready),
    .io_enq_valid               (auto_in_ar_valid),
    .io_enq_bits_id             (auto_in_ar_bits_id),
    .io_enq_bits_addr           (auto_in_ar_bits_addr),
    .io_enq_bits_echo_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready               (auto_out_ar_ready),
    .io_deq_valid               (auto_out_ar_valid),
    .io_deq_bits_id             (auto_out_ar_bits_id),
    .io_deq_bits_addr           (auto_out_ar_bits_addr),
    .io_deq_bits_echo_real_last (auto_out_ar_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_90 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_out_r_ready),
    .io_enq_valid               (auto_out_r_valid),
    .io_enq_bits_id             (auto_out_r_bits_id),
    .io_enq_bits_data           (auto_out_r_bits_data),
    .io_enq_bits_resp           (auto_out_r_bits_resp),
    .io_enq_bits_echo_real_last (auto_out_r_bits_echo_real_last),
    .io_deq_ready               (auto_in_r_ready),
    .io_deq_valid               (auto_in_r_valid),
    .io_deq_bits_id             (auto_in_r_bits_id),
    .io_deq_bits_data           (auto_in_r_bits_data),
    .io_deq_bits_resp           (auto_in_r_bits_resp),
    .io_deq_bits_echo_real_last (auto_in_r_bits_echo_real_last),
    .io_deq_bits_last           (auto_in_r_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module Queue_91(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [31:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [31:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [1:0]  ram_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [31:0] ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [3:0]  ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_burst <= io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_len <= io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_addr <= io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  























 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_id = full ? ram_id : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_addr = full ? ram_addr : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_len = full ? ram_len : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_size = full ? ram_size : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_burst = full ? ram_burst : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module AXI4Fragmenter_1(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  wire        w_idle;	// src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire        in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35
  wire        _in_w_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _in_w_deq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         busy;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len = busy ? r_len : _deq_q_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _out_bits_addr_T = ~addr;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_2 = 10'h7 << _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         busy_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [31:0] r_addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _out_bits_addr_T_7 = ~addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_9 = 10'h7 << _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire        _in_aw_ready_T = w_idle | wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :163:52, :173:30
  wire        nodeOut_aw_valid = _deq_q_1_io_deq_valid & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign in_aw_ready = auto_out_aw_ready & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:52, :164:35
  wire        wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :165:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg  [8:0]  w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  wire [8:0]  w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :172:30, :173:30, :174:{23,35}
  wire        w_last = w_todo == 9'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  wire        _w_counter_T = auto_out_w_ready & nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  assign nodeOut_w_valid = _in_w_deq_q_io_deq_valid & (~w_idle | wbeats_valid);	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  














 // not def SYNTHESIS
  wire        nodeOut_b_ready = auto_in_b_ready | ~auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}
  reg  [1:0]  error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_2;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_3;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_4;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_5;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_6;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_7;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_8;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_9;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_10;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_11;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_12;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_13;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_14;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_15;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  casez_tmp;	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  always @(*) begin	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
      4'b0000:
        casez_tmp = error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0001:
        casez_tmp = error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0010:
        casez_tmp = error_2;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0011:
        casez_tmp = error_3;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0100:
        casez_tmp = error_4;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0101:
        casez_tmp = error_5;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0110:
        casez_tmp = error_6;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0111:
        casez_tmp = error_7;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1000:
        casez_tmp = error_8;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1001:
        casez_tmp = error_9;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1010:
        casez_tmp = error_10;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1011:
        casez_tmp = error_11;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1100:
        casez_tmp = error_12;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1101:
        casez_tmp = error_13;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1110:
        casez_tmp = error_14;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      default:
        casez_tmp = error_15;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
    endcase	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  end // always @(*)
  wire        _GEN = nodeOut_b_ready & auto_out_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [22:0] _wrapMask_T_1 =
    {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _inc_addr_T_1 = addr + {16'h0, 16'h1 << _deq_q_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _wrapMask_T_3 =
    {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [31:0] _inc_addr_T_3 = addr_1 + {16'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _GEN_0 = auto_out_ar_ready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  wire        _GEN_1 = in_aw_ready & _deq_q_1_io_deq_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  always @(posedge clock) begin
    if (reset) begin
      busy <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_2 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_3 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_4 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_5 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_6 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_7 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_8 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_9 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_10 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_11 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_12 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_13 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_14 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_15 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
    end
    else begin
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy <= |len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy_1 <= |len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      wbeats_latched <=
        ~(auto_out_aw_ready & nodeOut_aw_valid)
        & (wbeats_valid & w_idle | wbeats_latched);	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :159:{26,43,60}, :160:{26,43}, :163:35, :165:35, :173:30, src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_counter <= w_todo - {8'h0, _w_counter_T};	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (auto_out_b_bits_id == 4'h0 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= error_0 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h1 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= error_1 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h2 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= error_2 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h3 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= error_3 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h4 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= error_4 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h5 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= error_5 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h6 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= error_6 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h7 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= error_7 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h8 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= error_8 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h9 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= error_9 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hA & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= error_10 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hB & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= error_11 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hC & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= error_12 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hD & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= error_13 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hE & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= error_14 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if ((&auto_out_b_bits_id) & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= error_15 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (_deq_q_io_deq_bits_burst == 2'h0)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr <= _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr <=
          {17'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
          | ~{_mux_addr_T_1[31:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr <= _inc_addr_T_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len <= len - 8'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (_deq_q_1_io_deq_bits_burst == 2'h0)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_1_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr_1 <=
          {17'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
          | ~{_mux_addr_T_6[31:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr_1 <= _inc_addr_T_3;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len_1 <= len_1 - 8'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
  end // always @(posedge)
  









































 // ENABLE_INITIAL_REG_
  Queue_91 deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_ar_ready),
    .io_enq_valid      (auto_in_ar_valid),
    .io_enq_bits_id    (auto_in_ar_bits_id),
    .io_enq_bits_addr  (auto_in_ar_bits_addr),
    .io_enq_bits_len   (auto_in_ar_bits_len),
    .io_enq_bits_size  (auto_in_ar_bits_size),
    .io_enq_bits_burst (auto_in_ar_bits_burst),
    .io_deq_ready      (auto_out_ar_ready & ~(|len)),	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_ar_bits_id),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_91 deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_aw_ready),
    .io_enq_valid      (auto_in_aw_valid),
    .io_enq_bits_id    (auto_in_aw_bits_id),
    .io_enq_bits_addr  (auto_in_aw_bits_addr),
    .io_enq_bits_len   (auto_in_aw_bits_len),
    .io_enq_bits_size  (auto_in_aw_bits_size),
    .io_enq_bits_burst (auto_in_aw_bits_burst),
    .io_deq_ready      (in_aw_ready & ~(|len_1)),	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30, :164:35
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_aw_bits_id),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_34 in_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready & (~w_idle | wbeats_valid)),	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:37, :182:{33,51}
    .io_deq_valid     (_in_w_deq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (_in_w_deq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_valid = auto_out_b_valid & auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:203:33
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp | casez_tmp;	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_last = auto_out_r_bits_last & auto_out_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:194:41
  assign auto_out_aw_valid = nodeOut_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:163:35
  assign auto_out_aw_bits_addr =
    ~{_out_bits_addr_T_7[31:3], _out_bits_addr_T_7[2:0] | ~(_out_bits_addr_T_9[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_aw_bits_echo_real_last = ~(|len_1);	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27
  assign auto_out_w_valid = nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  assign auto_out_w_bits_last = w_last;	// src/main/scala/amba/axi4/Fragmenter.scala:175:27
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33
  assign auto_out_ar_valid = _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_addr =
    ~{_out_bits_addr_T[31:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_2[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_ar_bits_echo_real_last = ~(|len);	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module SimAXIMem(
  input         clock,
                reset,
  output        io_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  io_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] io_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  io_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  io_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [63:0] io_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                io_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [3:0]  io_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  io_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  io_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [31:0] io_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  io_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  io_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [3:0]  io_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [63:0] io_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  io_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_r_bits_last	// src/main/scala/diplomacy/Nodes.scala:1649:17
);

  wire        _axi4frag_auto_in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_w_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_ar_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [31:0] _axi4frag_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_r_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4buf_auto_in_aw_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_w_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_b_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_ar_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [63:0] _axi4buf_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_aw_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [31:0] _axi4buf_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_w_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [63:0] _axi4buf_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [7:0]  _axi4buf_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_b_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_ar_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [31:0] _axi4buf_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_r_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4xbar_auto_out_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [31:0] _axi4xbar_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _srams_auto_in_aw_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_w_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_b_valid;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [3:0]  _srams_auto_in_b_bits_id;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [1:0]  _srams_auto_in_b_bits_resp;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_b_bits_echo_real_last;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_ar_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_r_valid;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [3:0]  _srams_auto_in_r_bits_id;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [63:0] _srams_auto_in_r_bits_data;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [1:0]  _srams_auto_in_r_bits_resp;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_r_bits_echo_real_last;	// src/main/scala/system/SimAXIMem.scala:19:15
  AXI4RAM srams (	// src/main/scala/system/SimAXIMem.scala:19:15
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_ready               (_srams_auto_in_aw_ready),
    .auto_in_aw_valid               (_axi4buf_auto_out_aw_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_id             (_axi4buf_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_addr           (_axi4buf_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_echo_real_last (_axi4buf_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_ready                (_srams_auto_in_w_ready),
    .auto_in_w_valid                (_axi4buf_auto_out_w_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_bits_data            (_axi4buf_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_bits_strb            (_axi4buf_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_b_ready                (_axi4buf_auto_out_b_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_b_valid                (_srams_auto_in_b_valid),
    .auto_in_b_bits_id              (_srams_auto_in_b_bits_id),
    .auto_in_b_bits_resp            (_srams_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last  (_srams_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_srams_auto_in_ar_ready),
    .auto_in_ar_valid               (_axi4buf_auto_out_ar_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_id             (_axi4buf_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_addr           (_axi4buf_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_echo_real_last (_axi4buf_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_r_ready                (_axi4buf_auto_out_r_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_r_valid                (_srams_auto_in_r_valid),
    .auto_in_r_bits_id              (_srams_auto_in_r_bits_id),
    .auto_in_r_bits_data            (_srams_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_srams_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last  (_srams_auto_in_r_bits_echo_real_last)
  );	// src/main/scala/system/SimAXIMem.scala:19:15
  AXI4Xbar axi4xbar (	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_aw_ready       (io_axi4_0_aw_ready),
    .auto_in_aw_valid       (io_axi4_0_aw_valid),
    .auto_in_aw_bits_id     (io_axi4_0_aw_bits_id),
    .auto_in_aw_bits_addr   (io_axi4_0_aw_bits_addr),
    .auto_in_aw_bits_len    (io_axi4_0_aw_bits_len),
    .auto_in_aw_bits_size   (io_axi4_0_aw_bits_size),
    .auto_in_aw_bits_burst  (io_axi4_0_aw_bits_burst),
    .auto_in_w_ready        (io_axi4_0_w_ready),
    .auto_in_w_valid        (io_axi4_0_w_valid),
    .auto_in_w_bits_data    (io_axi4_0_w_bits_data),
    .auto_in_w_bits_strb    (io_axi4_0_w_bits_strb),
    .auto_in_w_bits_last    (io_axi4_0_w_bits_last),
    .auto_in_b_ready        (io_axi4_0_b_ready),
    .auto_in_b_valid        (io_axi4_0_b_valid),
    .auto_in_b_bits_id      (io_axi4_0_b_bits_id),
    .auto_in_b_bits_resp    (io_axi4_0_b_bits_resp),
    .auto_in_ar_ready       (io_axi4_0_ar_ready),
    .auto_in_ar_valid       (io_axi4_0_ar_valid),
    .auto_in_ar_bits_id     (io_axi4_0_ar_bits_id),
    .auto_in_ar_bits_addr   (io_axi4_0_ar_bits_addr),
    .auto_in_ar_bits_len    (io_axi4_0_ar_bits_len),
    .auto_in_ar_bits_size   (io_axi4_0_ar_bits_size),
    .auto_in_ar_bits_burst  (io_axi4_0_ar_bits_burst),
    .auto_in_r_ready        (io_axi4_0_r_ready),
    .auto_in_r_valid        (io_axi4_0_r_valid),
    .auto_in_r_bits_id      (io_axi4_0_r_bits_id),
    .auto_in_r_bits_data    (io_axi4_0_r_bits_data),
    .auto_in_r_bits_resp    (io_axi4_0_r_bits_resp),
    .auto_in_r_bits_last    (io_axi4_0_r_bits_last),
    .auto_out_aw_ready      (_axi4frag_auto_in_aw_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_aw_valid      (_axi4xbar_auto_out_aw_valid),
    .auto_out_aw_bits_id    (_axi4xbar_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr  (_axi4xbar_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len   (_axi4xbar_auto_out_aw_bits_len),
    .auto_out_aw_bits_size  (_axi4xbar_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst (_axi4xbar_auto_out_aw_bits_burst),
    .auto_out_w_ready       (_axi4frag_auto_in_w_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_w_valid       (_axi4xbar_auto_out_w_valid),
    .auto_out_w_bits_data   (_axi4xbar_auto_out_w_bits_data),
    .auto_out_w_bits_strb   (_axi4xbar_auto_out_w_bits_strb),
    .auto_out_w_bits_last   (_axi4xbar_auto_out_w_bits_last),
    .auto_out_b_ready       (_axi4xbar_auto_out_b_ready),
    .auto_out_b_valid       (_axi4frag_auto_in_b_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_id     (_axi4frag_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_resp   (_axi4frag_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_ready      (_axi4frag_auto_in_ar_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_valid      (_axi4xbar_auto_out_ar_valid),
    .auto_out_ar_bits_id    (_axi4xbar_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr  (_axi4xbar_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len   (_axi4xbar_auto_out_ar_bits_len),
    .auto_out_ar_bits_size  (_axi4xbar_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst (_axi4xbar_auto_out_ar_bits_burst),
    .auto_out_r_ready       (_axi4xbar_auto_out_r_ready),
    .auto_out_r_valid       (_axi4frag_auto_in_r_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_id     (_axi4frag_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_data   (_axi4frag_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_resp   (_axi4frag_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_last   (_axi4frag_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  );	// src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Buffer_1 axi4buf (	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4buf_auto_in_aw_ready),
    .auto_in_aw_valid                (_axi4frag_auto_out_aw_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_id              (_axi4frag_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_addr            (_axi4frag_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_real_last  (_axi4frag_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_ready                 (_axi4buf_auto_in_w_ready),
    .auto_in_w_valid                 (_axi4frag_auto_out_w_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_data             (_axi4frag_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_strb             (_axi4frag_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_last             (_axi4frag_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_ready                 (_axi4frag_auto_out_b_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_valid                 (_axi4buf_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4buf_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4buf_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last   (_axi4buf_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready                (_axi4buf_auto_in_ar_ready),
    .auto_in_ar_valid                (_axi4frag_auto_out_ar_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_id              (_axi4frag_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_addr            (_axi4frag_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_real_last  (_axi4frag_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_ready                 (_axi4frag_auto_out_r_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_valid                 (_axi4buf_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4buf_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4buf_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4buf_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last   (_axi4buf_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last             (_axi4buf_auto_in_r_bits_last),
    .auto_out_aw_ready               (_srams_auto_in_aw_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_aw_valid               (_axi4buf_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4buf_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4buf_auto_out_aw_bits_addr),
    .auto_out_aw_bits_echo_real_last (_axi4buf_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_srams_auto_in_w_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_w_valid                (_axi4buf_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4buf_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4buf_auto_out_w_bits_strb),
    .auto_out_b_ready                (_axi4buf_auto_out_b_ready),
    .auto_out_b_valid                (_srams_auto_in_b_valid),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_id              (_srams_auto_in_b_bits_id),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_resp            (_srams_auto_in_b_bits_resp),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_echo_real_last  (_srams_auto_in_b_bits_echo_real_last),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_ar_ready               (_srams_auto_in_ar_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_ar_valid               (_axi4buf_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4buf_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4buf_auto_out_ar_bits_addr),
    .auto_out_ar_bits_echo_real_last (_axi4buf_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4buf_auto_out_r_ready),
    .auto_out_r_valid                (_srams_auto_in_r_valid),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_id              (_srams_auto_in_r_bits_id),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_data            (_srams_auto_in_r_bits_data),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_resp            (_srams_auto_in_r_bits_resp),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_echo_real_last  (_srams_auto_in_r_bits_echo_real_last)	// src/main/scala/system/SimAXIMem.scala:19:15
  );	// src/main/scala/amba/axi4/Buffer.scala:63:29
  AXI4Fragmenter_1 axi4frag (	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_aw_valid                (_axi4xbar_auto_out_aw_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_id              (_axi4xbar_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_addr            (_axi4xbar_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_len             (_axi4xbar_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_size            (_axi4xbar_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_burst           (_axi4xbar_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_w_valid                 (_axi4xbar_auto_out_w_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_data             (_axi4xbar_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_strb             (_axi4xbar_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_last             (_axi4xbar_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_b_ready                 (_axi4xbar_auto_out_b_ready),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4frag_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_ar_valid                (_axi4xbar_auto_out_ar_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_id              (_axi4xbar_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_addr            (_axi4xbar_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_len             (_axi4xbar_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_size            (_axi4xbar_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_burst           (_axi4xbar_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_r_ready                 (_axi4xbar_auto_out_r_ready),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4frag_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_ready               (_axi4buf_auto_in_aw_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_axi4buf_auto_in_w_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_b_valid                (_axi4buf_auto_in_b_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_id              (_axi4buf_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_resp            (_axi4buf_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_echo_real_last  (_axi4buf_auto_in_b_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_ready               (_axi4buf_auto_in_ar_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready),
    .auto_out_r_valid                (_axi4buf_auto_in_r_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_id              (_axi4buf_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_data            (_axi4buf_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_resp            (_axi4buf_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_echo_real_last  (_axi4buf_auto_in_r_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_last            (_axi4buf_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Buffer.scala:63:29
  );	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
endmodule

// VCS coverage exclude_file
module mem_512x64(	// src/main/scala/util/DescribedSRAM.scala:17:26
  input  [8:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [8:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:511];	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg        _R0_en_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  reg [8:0]  _R0_addr_d0;	// src/main/scala/util/DescribedSRAM.scala:17:26
  always @(posedge R0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_en_d0 <= R0_en;	// src/main/scala/util/DescribedSRAM.scala:17:26
    _R0_addr_d0 <= R0_addr;	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[0])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[1])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[2])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[3])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[4])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[5])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[6])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26
    if (W0_en & W0_mask[7])	// src/main/scala/util/DescribedSRAM.scala:17:26
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26
  end // always @(posedge)
  




















 // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 64'bx;	// src/main/scala/util/DescribedSRAM.scala:17:26
endmodule

module AXI4RAM_1(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeIn_ar_ready;	// src/main/scala/amba/axi4/SRAM.scala:117:31
  wire        nodeIn_aw_ready;	// src/main/scala/amba/axi4/SRAM.scala:92:32
  wire [63:0] _mem_ext_R0_data;	// src/main/scala/util/DescribedSRAM.scala:17:26
  wire        w_sel0 = auto_in_aw_bits_addr[30:12] == 19'h60000;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
  reg         w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  reg  [3:0]  w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  reg         w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  reg         r_sel1;	// src/main/scala/amba/axi4/SRAM.scala:73:25
  reg         w_sel1;	// src/main/scala/amba/axi4/SRAM.scala:74:25
  wire        _GEN = nodeIn_aw_ready & auto_in_aw_valid;	// src/main/scala/amba/axi4/SRAM.scala:92:32, src/main/scala/chisel3/util/Decoupled.scala:52:35
  assign nodeIn_aw_ready = auto_in_w_valid & (auto_in_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:{32,47,50}
  reg         r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  reg  [3:0]  r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  reg         r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
  wire        ren = nodeIn_ar_ready & auto_in_ar_valid;	// src/main/scala/amba/axi4/SRAM.scala:117:31, src/main/scala/chisel3/util/Decoupled.scala:52:35
  reg         rdata_REG;	// src/main/scala/util/package.scala:92:91
  reg  [7:0]  rdata_r_0;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_1;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_2;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_3;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_4;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_5;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_6;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]  rdata_r_7;	// src/main/scala/util/package.scala:80:63
  assign nodeIn_ar_ready = auto_in_r_ready | ~r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :117:{31,34}
  always @(posedge clock) begin
    if (reset) begin
      w_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:70:25
      r_full <= 1'h0;	// src/main/scala/amba/axi4/SRAM.scala:99:25
    end
    else begin
      w_full <= _GEN | ~(auto_in_b_ready & w_full) & w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25, :76:{23,32}, :77:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_full <= ren | ~(auto_in_r_ready & r_full) & r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25, :103:{23,32}, :104:{23,32}, src/main/scala/chisel3/util/Decoupled.scala:52:35
    end
    if (_GEN) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_id <= auto_in_aw_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
      w_echo_real_last <= auto_in_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
    end
    r_sel1 <= auto_in_ar_bits_addr[30:12] == 19'h60000;	// src/main/scala/amba/axi4/SRAM.scala:73:25, src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    w_sel1 <= w_sel0;	// src/main/scala/amba/axi4/SRAM.scala:74:25, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    if (ren) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      r_id <= auto_in_ar_bits_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
      r_echo_real_last <= auto_in_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
    end
    rdata_REG <= ren;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/util/package.scala:92:91
    if (rdata_REG) begin	// src/main/scala/util/package.scala:92:91
      rdata_r_0 <= _mem_ext_R0_data[7:0];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_1 <= _mem_ext_R0_data[15:8];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_2 <= _mem_ext_R0_data[23:16];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_3 <= _mem_ext_R0_data[31:24];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_4 <= _mem_ext_R0_data[39:32];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_5 <= _mem_ext_R0_data[47:40];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_6 <= _mem_ext_R0_data[55:48];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
      rdata_r_7 <= _mem_ext_R0_data[63:56];	// src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:63
    end
  end // always @(posedge)
  


































 // ENABLE_INITIAL_REG_
  mem_512x64 mem_ext (	// src/main/scala/util/DescribedSRAM.scala:17:26
    .R0_addr (auto_in_ar_bits_addr[11:3]),	// src/main/scala/amba/axi4/SRAM.scala:65:21
    .R0_en   (ren),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (auto_in_aw_bits_addr[11:3]),	// src/main/scala/amba/axi4/SRAM.scala:66:21
    .W0_en   (_GEN & w_sel0),	// src/main/scala/amba/axi4/SRAM.scala:86:22, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Parameters.scala:137:{41,46,59}
    .W0_clk  (clock),
    .W0_data (auto_in_w_bits_data),
    .W0_mask (auto_in_w_bits_strb)
  );	// src/main/scala/util/DescribedSRAM.scala:17:26
  assign auto_in_aw_ready = nodeIn_aw_ready;	// src/main/scala/amba/axi4/SRAM.scala:92:32
  assign auto_in_w_ready = auto_in_aw_valid & (auto_in_b_ready | ~w_full);	// src/main/scala/amba/axi4/SRAM.scala:70:25, :92:50, :93:{32,47}
  assign auto_in_b_valid = w_full;	// src/main/scala/amba/axi4/SRAM.scala:70:25
  assign auto_in_b_bits_id = w_id;	// src/main/scala/amba/axi4/SRAM.scala:71:21
  assign auto_in_b_bits_resp = w_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:74:25, :96:26
  assign auto_in_b_bits_echo_real_last = w_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:72:21
  assign auto_in_ar_ready = nodeIn_ar_ready;	// src/main/scala/amba/axi4/SRAM.scala:117:31
  assign auto_in_r_valid = r_full;	// src/main/scala/amba/axi4/SRAM.scala:99:25
  assign auto_in_r_bits_id = r_id;	// src/main/scala/amba/axi4/SRAM.scala:100:21
  assign auto_in_r_bits_data =
    {rdata_REG ? _mem_ext_R0_data[63:56] : rdata_r_7,
     rdata_REG ? _mem_ext_R0_data[55:48] : rdata_r_6,
     rdata_REG ? _mem_ext_R0_data[47:40] : rdata_r_5,
     rdata_REG ? _mem_ext_R0_data[39:32] : rdata_r_4,
     rdata_REG ? _mem_ext_R0_data[31:24] : rdata_r_3,
     rdata_REG ? _mem_ext_R0_data[23:16] : rdata_r_2,
     rdata_REG ? _mem_ext_R0_data[15:8] : rdata_r_1,
     rdata_REG ? _mem_ext_R0_data[7:0] : rdata_r_0};	// src/main/scala/amba/axi4/SRAM.scala:121:26, src/main/scala/util/DescribedSRAM.scala:17:26, src/main/scala/util/package.scala:80:{42,63}, :92:91
  assign auto_in_r_bits_resp = r_sel1 ? 2'h0 : 2'h3;	// src/main/scala/amba/axi4/SRAM.scala:73:25, :120:26
  assign auto_in_r_bits_echo_real_last = r_echo_real_last;	// src/main/scala/amba/axi4/SRAM.scala:101:21
endmodule

module AXI4Xbar_1(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  assign auto_in_aw_ready = auto_out_aw_ready;
  assign auto_in_w_ready = auto_out_w_ready;
  assign auto_in_b_valid = auto_out_b_valid;
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp;
  assign auto_in_ar_ready = auto_out_ar_ready;
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_last = auto_out_r_bits_last;
  assign auto_out_aw_valid = auto_in_aw_valid;
  assign auto_out_aw_bits_id = auto_in_aw_bits_id;
  assign auto_out_aw_bits_addr = auto_in_aw_bits_addr;
  assign auto_out_aw_bits_len = auto_in_aw_bits_len;
  assign auto_out_aw_bits_size = auto_in_aw_bits_size;
  assign auto_out_aw_bits_burst = auto_in_aw_bits_burst;
  assign auto_out_w_valid = auto_in_w_valid;
  assign auto_out_w_bits_data = auto_in_w_bits_data;
  assign auto_out_w_bits_strb = auto_in_w_bits_strb;
  assign auto_out_w_bits_last = auto_in_w_bits_last;
  assign auto_out_b_ready = auto_in_b_ready;
  assign auto_out_ar_valid = auto_in_ar_valid;
  assign auto_out_ar_bits_id = auto_in_ar_bits_id;
  assign auto_out_ar_bits_addr = auto_in_ar_bits_addr;
  assign auto_out_ar_bits_len = auto_in_ar_bits_len;
  assign auto_out_ar_bits_size = auto_in_ar_bits_size;
  assign auto_out_ar_bits_burst = auto_in_ar_bits_burst;
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module Queue_96(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [30:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_bits_echo_real_last,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
                io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [30:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_bits_echo_real_last	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:278:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :279:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :278:33, :280:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :280:24, :304:19
  wire do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :279:25, :303:19
  always @(posedge clock) begin
    if (reset) begin
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    end
    else begin
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :294:{15,27}, :295:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27
    end
  end // always @(posedge)
  


















 // ENABLE_INITIAL_REG_
  ram_2x4 ram_id_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_id),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_id)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_addr_2x31 ram_addr_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_addr),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_addr)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  ram_2x1 ram_echo_real_last_ext (	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_deq_bits_echo_real_last),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:280:24, :304:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:279:25, :303:19
endmodule

module AXI4Buffer_2(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  Queue_96 nodeOut_aw_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_in_aw_ready),
    .io_enq_valid               (auto_in_aw_valid),
    .io_enq_bits_id             (auto_in_aw_bits_id),
    .io_enq_bits_addr           (auto_in_aw_bits_addr),
    .io_enq_bits_echo_real_last (auto_in_aw_bits_echo_real_last),
    .io_deq_ready               (auto_out_aw_ready),
    .io_deq_valid               (auto_out_aw_valid),
    .io_deq_bits_id             (auto_out_aw_bits_id),
    .io_deq_bits_addr           (auto_out_aw_bits_addr),
    .io_deq_bits_echo_real_last (auto_out_aw_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_1 nodeOut_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready),
    .io_deq_valid     (auto_out_w_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (/* unused */)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_88 nodeIn_b_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_out_b_ready),
    .io_enq_valid               (auto_out_b_valid),
    .io_enq_bits_id             (auto_out_b_bits_id),
    .io_enq_bits_resp           (auto_out_b_bits_resp),
    .io_enq_bits_echo_real_last (auto_out_b_bits_echo_real_last),
    .io_deq_ready               (auto_in_b_ready),
    .io_deq_valid               (auto_in_b_valid),
    .io_deq_bits_id             (auto_in_b_bits_id),
    .io_deq_bits_resp           (auto_in_b_bits_resp),
    .io_deq_bits_echo_real_last (auto_in_b_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_96 nodeOut_ar_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_in_ar_ready),
    .io_enq_valid               (auto_in_ar_valid),
    .io_enq_bits_id             (auto_in_ar_bits_id),
    .io_enq_bits_addr           (auto_in_ar_bits_addr),
    .io_enq_bits_echo_real_last (auto_in_ar_bits_echo_real_last),
    .io_deq_ready               (auto_out_ar_ready),
    .io_deq_valid               (auto_out_ar_valid),
    .io_deq_bits_id             (auto_out_ar_bits_id),
    .io_deq_bits_addr           (auto_out_ar_bits_addr),
    .io_deq_bits_echo_real_last (auto_out_ar_bits_echo_real_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_90 nodeIn_r_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (auto_out_r_ready),
    .io_enq_valid               (auto_out_r_valid),
    .io_enq_bits_id             (auto_out_r_bits_id),
    .io_enq_bits_data           (auto_out_r_bits_data),
    .io_enq_bits_resp           (auto_out_r_bits_resp),
    .io_enq_bits_echo_real_last (auto_out_r_bits_echo_real_last),
    .io_deq_ready               (auto_in_r_ready),
    .io_deq_valid               (auto_in_r_valid),
    .io_deq_bits_id             (auto_in_r_bits_id),
    .io_deq_bits_data           (auto_in_r_bits_data),
    .io_deq_bits_resp           (auto_in_r_bits_resp),
    .io_deq_bits_echo_real_last (auto_in_r_bits_echo_real_last),
    .io_deq_bits_last           (auto_in_r_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
endmodule

module Queue_101(
  input         clock,
                reset,
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [3:0]  io_enq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [30:0] io_enq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [7:0]  io_enq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [2:0]  io_enq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input  [1:0]  io_enq_bits_burst,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [3:0]  io_deq_bits_id,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [30:0] io_deq_bits_addr,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [7:0]  io_deq_bits_len,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [2:0]  io_deq_bits_size,	// src/main/scala/chisel3/util/Decoupled.scala:273:14
  output [1:0]  io_deq_bits_burst	// src/main/scala/chisel3/util/Decoupled.scala:273:14
);

  reg  [1:0]  ram_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [2:0]  ram_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [7:0]  ram_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [30:0] ram_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg  [3:0]  ram_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
  reg         full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
  wire        io_deq_valid_0 = io_enq_valid | full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :303:16, :315:{24,39}
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :279:28, :281:27, :304:19, :316:17, :319:{26,35}
  always @(posedge clock) begin
    if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :281:27, :316:17, :319:{26,35}
      ram_burst <= io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_size <= io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_len <= io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_addr <= io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
      ram_id <= io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95
    end
    if (reset)
      full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:277:27
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :282:27, :294:{15,27}, :295:16, :303:16, :315:{24,39}, :316:17, :318:14, :319:{26,35}
      full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :277:27, :281:27, :316:17, :319:{26,35}
  end // always @(posedge)
  























 // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:277:27, :304:19
  assign io_deq_valid = io_deq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:303:16, :315:{24,39}
  assign io_deq_bits_id = full ? ram_id : io_enq_bits_id;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_addr = full ? ram_addr : io_enq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_len = full ? ram_len : io_enq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_size = full ? ram_size : io_enq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
  assign io_deq_bits_burst = full ? ram_burst : io_enq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:274:95, :277:27, :311:17, :316:17, :317:19
endmodule

module AXI4Fragmenter_2(
  input         clock,
                reset,
  output        auto_in_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_in_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [30:0] auto_in_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_in_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_aw_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_b_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [30:0] auto_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_out_ar_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_out_r_bits_echo_real_last,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_out_r_bits_last	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire        nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  wire        w_idle;	// src/main/scala/amba/axi4/Fragmenter.scala:173:30
  wire        in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35
  wire        _in_w_deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _in_w_deq_q_io_deq_bits_last;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_1_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _deq_q_1_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_1_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_1_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _deq_q_io_deq_bits_addr;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [7:0]  _deq_q_io_deq_bits_len;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [2:0]  _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [1:0]  _deq_q_io_deq_bits_burst;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg         busy;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [30:0] r_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len = busy ? r_len : _deq_q_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] addr = busy ? r_addr : _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _out_bits_addr_T = ~addr;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_2 = 10'h7 << _deq_q_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         busy_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
  reg  [30:0] r_addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25
  reg  [7:0]  r_len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25
  wire [7:0]  len_1 = busy_1 ? r_len_1 : _deq_q_1_io_deq_bits_len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :66:25, :68:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] addr_1 = busy_1 ? r_addr_1 : _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :65:25, :69:23, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _out_bits_addr_T_7 = ~addr_1;	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :126:28
  wire [9:0]  _out_bits_addr_T_9 = 10'h7 << _deq_q_1_io_deq_bits_size;	// src/main/scala/chisel3/util/Decoupled.scala:376:21, src/main/scala/util/package.scala:235:71
  reg         wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
  wire        _in_aw_ready_T = w_idle | wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :163:52, :173:30
  wire        nodeOut_aw_valid = _deq_q_1_io_deq_valid & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:{35,52}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign in_aw_ready = auto_out_aw_ready & _in_aw_ready_T;	// src/main/scala/amba/axi4/Fragmenter.scala:163:52, :164:35
  wire        wbeats_valid = _deq_q_1_io_deq_valid & ~wbeats_latched;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :165:{35,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  reg  [8:0]  w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
  assign w_idle = w_counter == 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :173:30
  wire [8:0]  w_todo = w_idle ? {8'h0, wbeats_valid} : w_counter;	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :172:30, :173:30, :174:{23,35}
  wire        w_last = w_todo == 9'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:174:23, :175:27
  wire        _w_counter_T = auto_out_w_ready & nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  assign nodeOut_w_valid = _in_w_deq_q_io_deq_valid & (~w_idle | wbeats_valid);	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:{33,37,51}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  














 // not def SYNTHESIS
  wire        nodeOut_b_ready = auto_in_b_ready | ~auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:204:{33,36}
  reg  [1:0]  error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_2;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_3;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_4;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_5;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_6;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_7;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_8;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_9;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_10;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_11;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_12;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_13;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_14;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  error_15;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
  reg  [1:0]  casez_tmp;	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  always @(*) begin	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
    casez (auto_out_b_bits_id)	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
      4'b0000:
        casez_tmp = error_0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0001:
        casez_tmp = error_1;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0010:
        casez_tmp = error_2;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0011:
        casez_tmp = error_3;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0100:
        casez_tmp = error_4;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0101:
        casez_tmp = error_5;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0110:
        casez_tmp = error_6;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b0111:
        casez_tmp = error_7;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1000:
        casez_tmp = error_8;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1001:
        casez_tmp = error_9;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1010:
        casez_tmp = error_10;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1011:
        casez_tmp = error_11;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1100:
        casez_tmp = error_12;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1101:
        casez_tmp = error_13;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      4'b1110:
        casez_tmp = error_14;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
      default:
        casez_tmp = error_15;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :208:41
    endcase	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  end // always @(*)
  wire        _GEN = nodeOut_b_ready & auto_out_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire [22:0] _wrapMask_T_1 =
    {7'h0, _deq_q_io_deq_bits_len, 8'hFF} << _deq_q_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _mux_addr_T_1 = ~_deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _inc_addr_T_1 = addr + {15'h0, 16'h1 << _deq_q_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [22:0] _wrapMask_T_3 =
    {7'h0, _deq_q_1_io_deq_bits_len, 8'hFF} << _deq_q_1_io_deq_bits_size;	// src/main/scala/amba/axi4/Bundles.scala:33:21, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _mux_addr_T_6 = ~_deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:108:49, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire [30:0] _inc_addr_T_3 = addr_1 + {15'h0, 16'h1 << _deq_q_1_io_deq_bits_size};	// src/main/scala/amba/axi4/Fragmenter.scala:69:23, :104:{29,38}, src/main/scala/chisel3/util/Decoupled.scala:376:21
  wire        _GEN_0 = auto_out_ar_ready & _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  wire        _GEN_1 = in_aw_ready & _deq_q_1_io_deq_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:164:35, src/main/scala/chisel3/util/Decoupled.scala:52:35, :376:21
  always @(posedge clock) begin
    if (reset) begin
      busy <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      busy_1 <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29
      wbeats_latched <= 1'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:156:35
      w_counter <= 9'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:172:30
      error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_2 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_3 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_4 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_5 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_6 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_7 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_8 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_9 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_10 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_11 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_12 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_13 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_14 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
      error_15 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
    end
    else begin
      if (_GEN_0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy <= |len;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      if (_GEN_1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        busy_1 <= |len_1;	// src/main/scala/amba/axi4/Fragmenter.scala:64:29, :68:23, :114:27
      wbeats_latched <=
        ~(auto_out_aw_ready & nodeOut_aw_valid)
        & (wbeats_valid & w_idle | wbeats_latched);	// src/main/scala/amba/axi4/Fragmenter.scala:156:35, :159:{26,43,60}, :160:{26,43}, :163:35, :165:35, :173:30, src/main/scala/chisel3/util/Decoupled.scala:52:35
      w_counter <= w_todo - {8'h0, _w_counter_T};	// src/main/scala/amba/axi4/Fragmenter.scala:172:30, :174:23, :176:27, src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (auto_out_b_bits_id == 4'h0 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_0 <= error_0 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h1 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_1 <= error_1 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h2 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_2 <= error_2 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h3 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_3 <= error_3 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h4 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_4 <= error_4 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h5 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_5 <= error_5 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h6 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_6 <= error_6 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h7 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_7 <= error_7 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h8 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_8 <= error_8 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'h9 & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_9 <= error_9 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hA & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_10 <= error_10 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hB & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_11 <= error_11 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hC & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_12 <= error_12 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hD & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_13 <= error_13 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if (auto_out_b_bits_id == 4'hE & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_14 <= error_14 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
      if ((&auto_out_b_bits_id) & _GEN) begin	// src/main/scala/amba/axi4/Fragmenter.scala:209:63, :210:19, src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (auto_out_b_bits_echo_real_last)	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= 2'h0;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26
        else	// src/main/scala/diplomacy/LazyModule.scala:374:18
          error_15 <= error_15 | auto_out_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:207:26, :210:64
      end
    end
    if (_GEN_0) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (_deq_q_io_deq_bits_burst == 2'h0)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr <= _deq_q_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr <=
          {16'h0, _inc_addr_T_1[14:0] & _wrapMask_T_1[22:8]}
          | ~{_mux_addr_T_1[30:15], _mux_addr_T_1[14:0] | _wrapMask_T_1[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr <= _inc_addr_T_1;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len <= len - 8'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
    if (_GEN_1) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
      if (_deq_q_1_io_deq_bits_burst == 2'h0)	// src/main/scala/amba/axi4/Fragmenter.scala:96:34, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr_1 <= _deq_q_1_io_deq_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, src/main/scala/chisel3/util/Decoupled.scala:376:21
      else if (_deq_q_1_io_deq_bits_burst == 2'h2)	// src/main/scala/amba/axi4/Fragmenter.scala:107:28, src/main/scala/chisel3/util/Decoupled.scala:376:21
        r_addr_1 <=
          {16'h0, _inc_addr_T_3[14:0] & _wrapMask_T_3[22:8]}
          | ~{_mux_addr_T_6[30:15], _mux_addr_T_6[14:0] | _wrapMask_T_3[22:8]};	// src/main/scala/amba/axi4/Bundles.scala:33:{21,30}, src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29, :108:{33,45,47,49,62}
      else	// src/main/scala/amba/axi4/Fragmenter.scala:107:28
        r_addr_1 <= _inc_addr_T_3;	// src/main/scala/amba/axi4/Fragmenter.scala:65:25, :104:29
      r_len_1 <= len_1 - 8'h1;	// src/main/scala/amba/axi4/Fragmenter.scala:66:25, :68:23, :131:25
    end
  end // always @(posedge)
  









































 // ENABLE_INITIAL_REG_
  Queue_101 deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_ar_ready),
    .io_enq_valid      (auto_in_ar_valid),
    .io_enq_bits_id    (auto_in_ar_bits_id),
    .io_enq_bits_addr  (auto_in_ar_bits_addr),
    .io_enq_bits_len   (auto_in_ar_bits_len),
    .io_enq_bits_size  (auto_in_ar_bits_size),
    .io_enq_bits_burst (auto_in_ar_bits_burst),
    .io_deq_ready      (auto_out_ar_ready & ~(|len)),	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30
    .io_deq_valid      (_deq_q_io_deq_valid),
    .io_deq_bits_id    (auto_out_ar_bits_id),
    .io_deq_bits_addr  (_deq_q_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_101 deq_q_1 (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock             (clock),
    .reset             (reset),
    .io_enq_ready      (auto_in_aw_ready),
    .io_enq_valid      (auto_in_aw_valid),
    .io_enq_bits_id    (auto_in_aw_bits_id),
    .io_enq_bits_addr  (auto_in_aw_bits_addr),
    .io_enq_bits_len   (auto_in_aw_bits_len),
    .io_enq_bits_size  (auto_in_aw_bits_size),
    .io_enq_bits_burst (auto_in_aw_bits_burst),
    .io_deq_ready      (in_aw_ready & ~(|len_1)),	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27, :115:30, :164:35
    .io_deq_valid      (_deq_q_1_io_deq_valid),
    .io_deq_bits_id    (auto_out_aw_bits_id),
    .io_deq_bits_addr  (_deq_q_1_io_deq_bits_addr),
    .io_deq_bits_len   (_deq_q_1_io_deq_bits_len),
    .io_deq_bits_size  (_deq_q_1_io_deq_bits_size),
    .io_deq_bits_burst (_deq_q_1_io_deq_bits_burst)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  Queue_34 in_w_deq_q (	// src/main/scala/chisel3/util/Decoupled.scala:376:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (auto_in_w_ready),
    .io_enq_valid     (auto_in_w_valid),
    .io_enq_bits_data (auto_in_w_bits_data),
    .io_enq_bits_strb (auto_in_w_bits_strb),
    .io_enq_bits_last (auto_in_w_bits_last),
    .io_deq_ready     (auto_out_w_ready & (~w_idle | wbeats_valid)),	// src/main/scala/amba/axi4/Fragmenter.scala:165:35, :173:30, :181:37, :182:{33,51}
    .io_deq_valid     (_in_w_deq_q_io_deq_valid),
    .io_deq_bits_data (auto_out_w_bits_data),
    .io_deq_bits_strb (auto_out_w_bits_strb),
    .io_deq_bits_last (_in_w_deq_q_io_deq_bits_last)
  );	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_in_b_valid = auto_out_b_valid & auto_out_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:203:33
  assign auto_in_b_bits_id = auto_out_b_bits_id;
  assign auto_in_b_bits_resp = auto_out_b_bits_resp | casez_tmp;	// src/main/scala/amba/axi4/Fragmenter.scala:208:41
  assign auto_in_r_valid = auto_out_r_valid;
  assign auto_in_r_bits_id = auto_out_r_bits_id;
  assign auto_in_r_bits_data = auto_out_r_bits_data;
  assign auto_in_r_bits_resp = auto_out_r_bits_resp;
  assign auto_in_r_bits_last = auto_out_r_bits_last & auto_out_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:194:41
  assign auto_out_aw_valid = nodeOut_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:163:35
  assign auto_out_aw_bits_addr =
    ~{_out_bits_addr_T_7[30:3], _out_bits_addr_T_7[2:0] | ~(_out_bits_addr_T_9[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_aw_bits_echo_real_last = ~(|len_1);	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27
  assign auto_out_w_valid = nodeOut_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:181:33
  assign auto_out_w_bits_last = w_last;	// src/main/scala/amba/axi4/Fragmenter.scala:175:27
  assign auto_out_b_ready = nodeOut_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:204:33
  assign auto_out_ar_valid = _deq_q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:376:21
  assign auto_out_ar_bits_addr =
    ~{_out_bits_addr_T[30:3], _out_bits_addr_T[2:0] | ~(_out_bits_addr_T_2[2:0])};	// src/main/scala/amba/axi4/Fragmenter.scala:126:{26,28,34}, src/main/scala/util/package.scala:235:{46,71,76}
  assign auto_out_ar_bits_echo_real_last = ~(|len);	// src/main/scala/amba/axi4/Fragmenter.scala:68:23, :114:27
  assign auto_out_r_ready = auto_in_r_ready;
endmodule

module SimAXIMem_1(
  input         clock,
                reset,
  output        io_axi4_0_aw_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_aw_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  io_axi4_0_aw_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [30:0] io_axi4_0_aw_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_aw_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  io_axi4_0_aw_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  io_axi4_0_aw_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_w_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_w_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [63:0] io_axi4_0_w_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_w_bits_strb,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_w_bits_last,	// src/main/scala/diplomacy/Nodes.scala:1649:17
                io_axi4_0_b_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_b_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [3:0]  io_axi4_0_b_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  io_axi4_0_b_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_ar_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_ar_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [3:0]  io_axi4_0_ar_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [30:0] io_axi4_0_ar_bits_addr,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [7:0]  io_axi4_0_ar_bits_len,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [2:0]  io_axi4_0_ar_bits_size,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input  [1:0]  io_axi4_0_ar_bits_burst,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  input         io_axi4_0_r_ready,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_r_valid,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [3:0]  io_axi4_0_r_bits_id,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [63:0] io_axi4_0_r_bits_data,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output [1:0]  io_axi4_0_r_bits_resp,	// src/main/scala/diplomacy/Nodes.scala:1649:17
  output        io_axi4_0_r_bits_last	// src/main/scala/diplomacy/Nodes.scala:1649:17
);

  wire        _axi4frag_auto_in_aw_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_w_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_b_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_ar_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [1:0]  _axi4frag_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [30:0] _axi4frag_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [63:0] _axi4frag_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [7:0]  _axi4frag_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_b_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_valid;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [3:0]  _axi4frag_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire [30:0] _axi4frag_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4frag_auto_out_r_ready;	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  wire        _axi4buf_auto_in_aw_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_w_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_b_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_b_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_b_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_b_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_ar_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_in_r_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [63:0] _axi4buf_auto_in_r_bits_data;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [1:0]  _axi4buf_auto_in_r_bits_resp;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_in_r_bits_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_aw_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [30:0] _axi4buf_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_aw_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_w_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [63:0] _axi4buf_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [7:0]  _axi4buf_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_b_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_ar_valid;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [3:0]  _axi4buf_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire [30:0] _axi4buf_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_ar_bits_echo_real_last;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4buf_auto_out_r_ready;	// src/main/scala/amba/axi4/Buffer.scala:63:29
  wire        _axi4xbar_auto_out_aw_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_aw_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [30:0] _axi4xbar_auto_out_aw_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_aw_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_aw_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_aw_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_w_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [63:0] _axi4xbar_auto_out_w_bits_data;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_w_bits_strb;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_w_bits_last;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_b_ready;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_ar_valid;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [3:0]  _axi4xbar_auto_out_ar_bits_id;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [30:0] _axi4xbar_auto_out_ar_bits_addr;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [7:0]  _axi4xbar_auto_out_ar_bits_len;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [2:0]  _axi4xbar_auto_out_ar_bits_size;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire [1:0]  _axi4xbar_auto_out_ar_bits_burst;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _axi4xbar_auto_out_r_ready;	// src/main/scala/amba/axi4/Xbar.scala:230:30
  wire        _srams_auto_in_aw_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_w_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_b_valid;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [3:0]  _srams_auto_in_b_bits_id;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [1:0]  _srams_auto_in_b_bits_resp;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_b_bits_echo_real_last;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_ar_ready;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_r_valid;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [3:0]  _srams_auto_in_r_bits_id;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [63:0] _srams_auto_in_r_bits_data;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire [1:0]  _srams_auto_in_r_bits_resp;	// src/main/scala/system/SimAXIMem.scala:19:15
  wire        _srams_auto_in_r_bits_echo_real_last;	// src/main/scala/system/SimAXIMem.scala:19:15
  AXI4RAM_1 srams (	// src/main/scala/system/SimAXIMem.scala:19:15
    .clock                          (clock),
    .reset                          (reset),
    .auto_in_aw_ready               (_srams_auto_in_aw_ready),
    .auto_in_aw_valid               (_axi4buf_auto_out_aw_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_id             (_axi4buf_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_addr           (_axi4buf_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_aw_bits_echo_real_last (_axi4buf_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_ready                (_srams_auto_in_w_ready),
    .auto_in_w_valid                (_axi4buf_auto_out_w_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_bits_data            (_axi4buf_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_w_bits_strb            (_axi4buf_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_b_ready                (_axi4buf_auto_out_b_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_b_valid                (_srams_auto_in_b_valid),
    .auto_in_b_bits_id              (_srams_auto_in_b_bits_id),
    .auto_in_b_bits_resp            (_srams_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last  (_srams_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready               (_srams_auto_in_ar_ready),
    .auto_in_ar_valid               (_axi4buf_auto_out_ar_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_id             (_axi4buf_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_addr           (_axi4buf_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_ar_bits_echo_real_last (_axi4buf_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_r_ready                (_axi4buf_auto_out_r_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_in_r_valid                (_srams_auto_in_r_valid),
    .auto_in_r_bits_id              (_srams_auto_in_r_bits_id),
    .auto_in_r_bits_data            (_srams_auto_in_r_bits_data),
    .auto_in_r_bits_resp            (_srams_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last  (_srams_auto_in_r_bits_echo_real_last)
  );	// src/main/scala/system/SimAXIMem.scala:19:15
  AXI4Xbar_1 axi4xbar (	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .clock                  (clock),
    .reset                  (reset),
    .auto_in_aw_ready       (io_axi4_0_aw_ready),
    .auto_in_aw_valid       (io_axi4_0_aw_valid),
    .auto_in_aw_bits_id     (io_axi4_0_aw_bits_id),
    .auto_in_aw_bits_addr   (io_axi4_0_aw_bits_addr),
    .auto_in_aw_bits_len    (io_axi4_0_aw_bits_len),
    .auto_in_aw_bits_size   (io_axi4_0_aw_bits_size),
    .auto_in_aw_bits_burst  (io_axi4_0_aw_bits_burst),
    .auto_in_w_ready        (io_axi4_0_w_ready),
    .auto_in_w_valid        (io_axi4_0_w_valid),
    .auto_in_w_bits_data    (io_axi4_0_w_bits_data),
    .auto_in_w_bits_strb    (io_axi4_0_w_bits_strb),
    .auto_in_w_bits_last    (io_axi4_0_w_bits_last),
    .auto_in_b_ready        (io_axi4_0_b_ready),
    .auto_in_b_valid        (io_axi4_0_b_valid),
    .auto_in_b_bits_id      (io_axi4_0_b_bits_id),
    .auto_in_b_bits_resp    (io_axi4_0_b_bits_resp),
    .auto_in_ar_ready       (io_axi4_0_ar_ready),
    .auto_in_ar_valid       (io_axi4_0_ar_valid),
    .auto_in_ar_bits_id     (io_axi4_0_ar_bits_id),
    .auto_in_ar_bits_addr   (io_axi4_0_ar_bits_addr),
    .auto_in_ar_bits_len    (io_axi4_0_ar_bits_len),
    .auto_in_ar_bits_size   (io_axi4_0_ar_bits_size),
    .auto_in_ar_bits_burst  (io_axi4_0_ar_bits_burst),
    .auto_in_r_ready        (io_axi4_0_r_ready),
    .auto_in_r_valid        (io_axi4_0_r_valid),
    .auto_in_r_bits_id      (io_axi4_0_r_bits_id),
    .auto_in_r_bits_data    (io_axi4_0_r_bits_data),
    .auto_in_r_bits_resp    (io_axi4_0_r_bits_resp),
    .auto_in_r_bits_last    (io_axi4_0_r_bits_last),
    .auto_out_aw_ready      (_axi4frag_auto_in_aw_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_aw_valid      (_axi4xbar_auto_out_aw_valid),
    .auto_out_aw_bits_id    (_axi4xbar_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr  (_axi4xbar_auto_out_aw_bits_addr),
    .auto_out_aw_bits_len   (_axi4xbar_auto_out_aw_bits_len),
    .auto_out_aw_bits_size  (_axi4xbar_auto_out_aw_bits_size),
    .auto_out_aw_bits_burst (_axi4xbar_auto_out_aw_bits_burst),
    .auto_out_w_ready       (_axi4frag_auto_in_w_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_w_valid       (_axi4xbar_auto_out_w_valid),
    .auto_out_w_bits_data   (_axi4xbar_auto_out_w_bits_data),
    .auto_out_w_bits_strb   (_axi4xbar_auto_out_w_bits_strb),
    .auto_out_w_bits_last   (_axi4xbar_auto_out_w_bits_last),
    .auto_out_b_ready       (_axi4xbar_auto_out_b_ready),
    .auto_out_b_valid       (_axi4frag_auto_in_b_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_id     (_axi4frag_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_b_bits_resp   (_axi4frag_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_ready      (_axi4frag_auto_in_ar_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_ar_valid      (_axi4xbar_auto_out_ar_valid),
    .auto_out_ar_bits_id    (_axi4xbar_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr  (_axi4xbar_auto_out_ar_bits_addr),
    .auto_out_ar_bits_len   (_axi4xbar_auto_out_ar_bits_len),
    .auto_out_ar_bits_size  (_axi4xbar_auto_out_ar_bits_size),
    .auto_out_ar_bits_burst (_axi4xbar_auto_out_ar_bits_burst),
    .auto_out_r_ready       (_axi4xbar_auto_out_r_ready),
    .auto_out_r_valid       (_axi4frag_auto_in_r_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_id     (_axi4frag_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_data   (_axi4frag_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_resp   (_axi4frag_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_out_r_bits_last   (_axi4frag_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
  );	// src/main/scala/amba/axi4/Xbar.scala:230:30
  AXI4Buffer_2 axi4buf (	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4buf_auto_in_aw_ready),
    .auto_in_aw_valid                (_axi4frag_auto_out_aw_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_id              (_axi4frag_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_addr            (_axi4frag_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_aw_bits_echo_real_last  (_axi4frag_auto_out_aw_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_ready                 (_axi4buf_auto_in_w_ready),
    .auto_in_w_valid                 (_axi4frag_auto_out_w_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_data             (_axi4frag_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_strb             (_axi4frag_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_w_bits_last             (_axi4frag_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_ready                 (_axi4frag_auto_out_b_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_b_valid                 (_axi4buf_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4buf_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4buf_auto_in_b_bits_resp),
    .auto_in_b_bits_echo_real_last   (_axi4buf_auto_in_b_bits_echo_real_last),
    .auto_in_ar_ready                (_axi4buf_auto_in_ar_ready),
    .auto_in_ar_valid                (_axi4frag_auto_out_ar_valid),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_id              (_axi4frag_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_addr            (_axi4frag_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_ar_bits_echo_real_last  (_axi4frag_auto_out_ar_bits_echo_real_last),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_ready                 (_axi4frag_auto_out_r_ready),	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .auto_in_r_valid                 (_axi4buf_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4buf_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4buf_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4buf_auto_in_r_bits_resp),
    .auto_in_r_bits_echo_real_last   (_axi4buf_auto_in_r_bits_echo_real_last),
    .auto_in_r_bits_last             (_axi4buf_auto_in_r_bits_last),
    .auto_out_aw_ready               (_srams_auto_in_aw_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_aw_valid               (_axi4buf_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4buf_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4buf_auto_out_aw_bits_addr),
    .auto_out_aw_bits_echo_real_last (_axi4buf_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_srams_auto_in_w_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_w_valid                (_axi4buf_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4buf_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4buf_auto_out_w_bits_strb),
    .auto_out_b_ready                (_axi4buf_auto_out_b_ready),
    .auto_out_b_valid                (_srams_auto_in_b_valid),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_id              (_srams_auto_in_b_bits_id),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_resp            (_srams_auto_in_b_bits_resp),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_b_bits_echo_real_last  (_srams_auto_in_b_bits_echo_real_last),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_ar_ready               (_srams_auto_in_ar_ready),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_ar_valid               (_axi4buf_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4buf_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4buf_auto_out_ar_bits_addr),
    .auto_out_ar_bits_echo_real_last (_axi4buf_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4buf_auto_out_r_ready),
    .auto_out_r_valid                (_srams_auto_in_r_valid),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_id              (_srams_auto_in_r_bits_id),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_data            (_srams_auto_in_r_bits_data),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_resp            (_srams_auto_in_r_bits_resp),	// src/main/scala/system/SimAXIMem.scala:19:15
    .auto_out_r_bits_echo_real_last  (_srams_auto_in_r_bits_echo_real_last)	// src/main/scala/system/SimAXIMem.scala:19:15
  );	// src/main/scala/amba/axi4/Buffer.scala:63:29
  AXI4Fragmenter_2 axi4frag (	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
    .clock                           (clock),
    .reset                           (reset),
    .auto_in_aw_ready                (_axi4frag_auto_in_aw_ready),
    .auto_in_aw_valid                (_axi4xbar_auto_out_aw_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_id              (_axi4xbar_auto_out_aw_bits_id),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_addr            (_axi4xbar_auto_out_aw_bits_addr),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_len             (_axi4xbar_auto_out_aw_bits_len),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_size            (_axi4xbar_auto_out_aw_bits_size),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_aw_bits_burst           (_axi4xbar_auto_out_aw_bits_burst),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_ready                 (_axi4frag_auto_in_w_ready),
    .auto_in_w_valid                 (_axi4xbar_auto_out_w_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_data             (_axi4xbar_auto_out_w_bits_data),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_strb             (_axi4xbar_auto_out_w_bits_strb),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_w_bits_last             (_axi4xbar_auto_out_w_bits_last),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_b_ready                 (_axi4xbar_auto_out_b_ready),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_b_valid                 (_axi4frag_auto_in_b_valid),
    .auto_in_b_bits_id               (_axi4frag_auto_in_b_bits_id),
    .auto_in_b_bits_resp             (_axi4frag_auto_in_b_bits_resp),
    .auto_in_ar_ready                (_axi4frag_auto_in_ar_ready),
    .auto_in_ar_valid                (_axi4xbar_auto_out_ar_valid),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_id              (_axi4xbar_auto_out_ar_bits_id),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_addr            (_axi4xbar_auto_out_ar_bits_addr),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_len             (_axi4xbar_auto_out_ar_bits_len),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_size            (_axi4xbar_auto_out_ar_bits_size),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_ar_bits_burst           (_axi4xbar_auto_out_ar_bits_burst),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_r_ready                 (_axi4xbar_auto_out_r_ready),	// src/main/scala/amba/axi4/Xbar.scala:230:30
    .auto_in_r_valid                 (_axi4frag_auto_in_r_valid),
    .auto_in_r_bits_id               (_axi4frag_auto_in_r_bits_id),
    .auto_in_r_bits_data             (_axi4frag_auto_in_r_bits_data),
    .auto_in_r_bits_resp             (_axi4frag_auto_in_r_bits_resp),
    .auto_in_r_bits_last             (_axi4frag_auto_in_r_bits_last),
    .auto_out_aw_ready               (_axi4buf_auto_in_aw_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_aw_valid               (_axi4frag_auto_out_aw_valid),
    .auto_out_aw_bits_id             (_axi4frag_auto_out_aw_bits_id),
    .auto_out_aw_bits_addr           (_axi4frag_auto_out_aw_bits_addr),
    .auto_out_aw_bits_echo_real_last (_axi4frag_auto_out_aw_bits_echo_real_last),
    .auto_out_w_ready                (_axi4buf_auto_in_w_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_w_valid                (_axi4frag_auto_out_w_valid),
    .auto_out_w_bits_data            (_axi4frag_auto_out_w_bits_data),
    .auto_out_w_bits_strb            (_axi4frag_auto_out_w_bits_strb),
    .auto_out_w_bits_last            (_axi4frag_auto_out_w_bits_last),
    .auto_out_b_ready                (_axi4frag_auto_out_b_ready),
    .auto_out_b_valid                (_axi4buf_auto_in_b_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_id              (_axi4buf_auto_in_b_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_resp            (_axi4buf_auto_in_b_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_b_bits_echo_real_last  (_axi4buf_auto_in_b_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_ready               (_axi4buf_auto_in_ar_ready),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_ar_valid               (_axi4frag_auto_out_ar_valid),
    .auto_out_ar_bits_id             (_axi4frag_auto_out_ar_bits_id),
    .auto_out_ar_bits_addr           (_axi4frag_auto_out_ar_bits_addr),
    .auto_out_ar_bits_echo_real_last (_axi4frag_auto_out_ar_bits_echo_real_last),
    .auto_out_r_ready                (_axi4frag_auto_out_r_ready),
    .auto_out_r_valid                (_axi4buf_auto_in_r_valid),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_id              (_axi4buf_auto_in_r_bits_id),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_data            (_axi4buf_auto_in_r_bits_data),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_resp            (_axi4buf_auto_in_r_bits_resp),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_echo_real_last  (_axi4buf_auto_in_r_bits_echo_real_last),	// src/main/scala/amba/axi4/Buffer.scala:63:29
    .auto_out_r_bits_last            (_axi4buf_auto_in_r_bits_last)	// src/main/scala/amba/axi4/Buffer.scala:63:29
  );	// src/main/scala/amba/axi4/Fragmenter.scala:220:30
endmodule

module ResetSynchronizerShiftReg_w1_d3_i0(
  input  clock,
         reset,
         io_d,	// src/main/scala/util/ShiftReg.scala:36:14
  output io_q	// src/main/scala/util/ShiftReg.scala:36:14
);

  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0 output_chain (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_d),
    .io_q  (io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
endmodule

// external module EICG_wrapper

// external module SimDTM

module TestHarness(
  input  clock,
         reset,
  output io_success	// src/main/scala/system/TestHarness.scala:12:14
);

  wire        _SimDTM_debug_req_valid;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire [6:0]  _SimDTM_debug_req_bits_addr;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire [31:0] _SimDTM_debug_req_bits_data;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire [1:0]  _SimDTM_debug_req_bits_op;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire        _SimDTM_debug_resp_ready;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire [31:0] _SimDTM_exit;	// src/main/scala/devices/debug/Periphery.scala:258:25
  wire        _gated_clock_debug_clock_gate_out;	// src/main/scala/util/ClockGate.scala:36:20
  wire        _dmactiveAck_dmactiveAck_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  wire        _debug_reset_syncd_debug_reset_sync_io_q;	// src/main/scala/util/ShiftReg.scala:45:23
  wire        _mmio_mem_io_axi4_0_aw_ready;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mmio_mem_io_axi4_0_w_ready;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mmio_mem_io_axi4_0_b_valid;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire [3:0]  _mmio_mem_io_axi4_0_b_bits_id;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire [1:0]  _mmio_mem_io_axi4_0_b_bits_resp;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mmio_mem_io_axi4_0_ar_ready;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mmio_mem_io_axi4_0_r_valid;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire [3:0]  _mmio_mem_io_axi4_0_r_bits_id;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire [63:0] _mmio_mem_io_axi4_0_r_bits_data;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire [1:0]  _mmio_mem_io_axi4_0_r_bits_resp;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mmio_mem_io_axi4_0_r_bits_last;	// src/main/scala/system/SimAXIMem.scala:38:13
  wire        _mem_io_axi4_0_aw_ready;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _mem_io_axi4_0_w_ready;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _mem_io_axi4_0_b_valid;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire [3:0]  _mem_io_axi4_0_b_bits_id;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire [1:0]  _mem_io_axi4_0_b_bits_resp;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _mem_io_axi4_0_ar_ready;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _mem_io_axi4_0_r_valid;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire [3:0]  _mem_io_axi4_0_r_bits_id;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire [63:0] _mem_io_axi4_0_r_bits_data;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire [1:0]  _mem_io_axi4_0_r_bits_resp;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _mem_io_axi4_0_r_bits_last;	// src/main/scala/system/SimAXIMem.scala:47:13
  wire        _ldut_reset_reg_io_q;	// src/main/scala/util/AsyncResetReg.scala:86:21
  wire        _ldut_debug_clockeddmi_dmi_req_ready;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_debug_clockeddmi_dmi_resp_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [31:0] _ldut_debug_clockeddmi_dmi_resp_bits_data;	// src/main/scala/system/TestHarness.scala:17:19
  wire [1:0]  _ldut_debug_clockeddmi_dmi_resp_bits_resp;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_debug_ndreset;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_debug_dmactive;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_aw_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [3:0]  _ldut_mem_axi4_0_aw_bits_id;	// src/main/scala/system/TestHarness.scala:17:19
  wire [31:0] _ldut_mem_axi4_0_aw_bits_addr;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mem_axi4_0_aw_bits_len;	// src/main/scala/system/TestHarness.scala:17:19
  wire [2:0]  _ldut_mem_axi4_0_aw_bits_size;	// src/main/scala/system/TestHarness.scala:17:19
  wire [1:0]  _ldut_mem_axi4_0_aw_bits_burst;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_w_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [63:0] _ldut_mem_axi4_0_w_bits_data;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mem_axi4_0_w_bits_strb;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_w_bits_last;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_b_ready;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_ar_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [3:0]  _ldut_mem_axi4_0_ar_bits_id;	// src/main/scala/system/TestHarness.scala:17:19
  wire [31:0] _ldut_mem_axi4_0_ar_bits_addr;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mem_axi4_0_ar_bits_len;	// src/main/scala/system/TestHarness.scala:17:19
  wire [2:0]  _ldut_mem_axi4_0_ar_bits_size;	// src/main/scala/system/TestHarness.scala:17:19
  wire [1:0]  _ldut_mem_axi4_0_ar_bits_burst;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mem_axi4_0_r_ready;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_aw_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [3:0]  _ldut_mmio_axi4_0_aw_bits_id;	// src/main/scala/system/TestHarness.scala:17:19
  wire [30:0] _ldut_mmio_axi4_0_aw_bits_addr;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mmio_axi4_0_aw_bits_len;	// src/main/scala/system/TestHarness.scala:17:19
  wire [2:0]  _ldut_mmio_axi4_0_aw_bits_size;	// src/main/scala/system/TestHarness.scala:17:19
  wire [1:0]  _ldut_mmio_axi4_0_aw_bits_burst;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_w_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [63:0] _ldut_mmio_axi4_0_w_bits_data;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mmio_axi4_0_w_bits_strb;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_w_bits_last;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_b_ready;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_ar_valid;	// src/main/scala/system/TestHarness.scala:17:19
  wire [3:0]  _ldut_mmio_axi4_0_ar_bits_id;	// src/main/scala/system/TestHarness.scala:17:19
  wire [30:0] _ldut_mmio_axi4_0_ar_bits_addr;	// src/main/scala/system/TestHarness.scala:17:19
  wire [7:0]  _ldut_mmio_axi4_0_ar_bits_len;	// src/main/scala/system/TestHarness.scala:17:19
  wire [2:0]  _ldut_mmio_axi4_0_ar_bits_size;	// src/main/scala/system/TestHarness.scala:17:19
  wire [1:0]  _ldut_mmio_axi4_0_ar_bits_burst;	// src/main/scala/system/TestHarness.scala:17:19
  wire        _ldut_mmio_axi4_0_r_ready;	// src/main/scala/system/TestHarness.scala:17:19
  wire        debug_reset = ~_debug_reset_syncd_debug_reset_sync_io_q;	// src/main/scala/devices/debug/Periphery.scala:287:40, src/main/scala/util/ShiftReg.scala:45:23
  reg         clock_en;	// src/main/scala/devices/debug/Periphery.scala:295:29
  









 // not def SYNTHESIS
  always @(posedge clock or posedge debug_reset) begin	// src/main/scala/devices/debug/Periphery.scala:287:40
    if (debug_reset)	// src/main/scala/devices/debug/Periphery.scala:287:40
      clock_en <= 1'h1;	// src/main/scala/devices/debug/Periphery.scala:295:29
    else
      clock_en <= _dmactiveAck_dmactiveAck_io_q;	// src/main/scala/devices/debug/Periphery.scala:295:29, src/main/scala/util/ShiftReg.scala:45:23
  end // always @(posedge, posedge)
  


















 // ENABLE_INITIAL_REG_
  ExampleRocketSystem ldut (	// src/main/scala/system/TestHarness.scala:17:19
    .clock                                (clock),
    .reset                                (reset | _ldut_reset_reg_io_q),	// src/main/scala/system/TestHarness.scala:20:30, src/main/scala/util/AsyncResetReg.scala:86:21
    .resetctrl_hartIsInReset_0            (reset),
    .debug_clock                          (_gated_clock_debug_clock_gate_out),	// src/main/scala/util/ClockGate.scala:36:20
    .debug_reset                          (debug_reset),	// src/main/scala/devices/debug/Periphery.scala:287:40
    .debug_clockeddmi_dmi_req_ready       (_ldut_debug_clockeddmi_dmi_req_ready),
    .debug_clockeddmi_dmi_req_valid       (_SimDTM_debug_req_valid),	// src/main/scala/devices/debug/Periphery.scala:258:25
    .debug_clockeddmi_dmi_req_bits_addr   (_SimDTM_debug_req_bits_addr),	// src/main/scala/devices/debug/Periphery.scala:258:25
    .debug_clockeddmi_dmi_req_bits_data   (_SimDTM_debug_req_bits_data),	// src/main/scala/devices/debug/Periphery.scala:258:25
    .debug_clockeddmi_dmi_req_bits_op     (_SimDTM_debug_req_bits_op),	// src/main/scala/devices/debug/Periphery.scala:258:25
    .debug_clockeddmi_dmi_resp_ready      (_SimDTM_debug_resp_ready),	// src/main/scala/devices/debug/Periphery.scala:258:25
    .debug_clockeddmi_dmi_resp_valid      (_ldut_debug_clockeddmi_dmi_resp_valid),
    .debug_clockeddmi_dmi_resp_bits_data  (_ldut_debug_clockeddmi_dmi_resp_bits_data),
    .debug_clockeddmi_dmi_resp_bits_resp  (_ldut_debug_clockeddmi_dmi_resp_bits_resp),
    .debug_clockeddmi_dmiClock            (clock),
    .debug_clockeddmi_dmiReset            (reset),
    .debug_ndreset                        (_ldut_debug_ndreset),
    .debug_dmactive                       (_ldut_debug_dmactive),
    .debug_dmactiveAck                    (_dmactiveAck_dmactiveAck_io_q),	// src/main/scala/util/ShiftReg.scala:45:23
    .mem_axi4_0_aw_ready                  (_mem_io_axi4_0_aw_ready),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_aw_valid                  (_ldut_mem_axi4_0_aw_valid),
    .mem_axi4_0_aw_bits_id                (_ldut_mem_axi4_0_aw_bits_id),
    .mem_axi4_0_aw_bits_addr              (_ldut_mem_axi4_0_aw_bits_addr),
    .mem_axi4_0_aw_bits_len               (_ldut_mem_axi4_0_aw_bits_len),
    .mem_axi4_0_aw_bits_size              (_ldut_mem_axi4_0_aw_bits_size),
    .mem_axi4_0_aw_bits_burst             (_ldut_mem_axi4_0_aw_bits_burst),
    .mem_axi4_0_aw_bits_lock              (/* unused */),
    .mem_axi4_0_aw_bits_cache             (/* unused */),
    .mem_axi4_0_aw_bits_prot              (/* unused */),
    .mem_axi4_0_aw_bits_qos               (/* unused */),
    .mem_axi4_0_w_ready                   (_mem_io_axi4_0_w_ready),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_w_valid                   (_ldut_mem_axi4_0_w_valid),
    .mem_axi4_0_w_bits_data               (_ldut_mem_axi4_0_w_bits_data),
    .mem_axi4_0_w_bits_strb               (_ldut_mem_axi4_0_w_bits_strb),
    .mem_axi4_0_w_bits_last               (_ldut_mem_axi4_0_w_bits_last),
    .mem_axi4_0_b_ready                   (_ldut_mem_axi4_0_b_ready),
    .mem_axi4_0_b_valid                   (_mem_io_axi4_0_b_valid),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_b_bits_id                 (_mem_io_axi4_0_b_bits_id),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_b_bits_resp               (_mem_io_axi4_0_b_bits_resp),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_ar_ready                  (_mem_io_axi4_0_ar_ready),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_ar_valid                  (_ldut_mem_axi4_0_ar_valid),
    .mem_axi4_0_ar_bits_id                (_ldut_mem_axi4_0_ar_bits_id),
    .mem_axi4_0_ar_bits_addr              (_ldut_mem_axi4_0_ar_bits_addr),
    .mem_axi4_0_ar_bits_len               (_ldut_mem_axi4_0_ar_bits_len),
    .mem_axi4_0_ar_bits_size              (_ldut_mem_axi4_0_ar_bits_size),
    .mem_axi4_0_ar_bits_burst             (_ldut_mem_axi4_0_ar_bits_burst),
    .mem_axi4_0_ar_bits_lock              (/* unused */),
    .mem_axi4_0_ar_bits_cache             (/* unused */),
    .mem_axi4_0_ar_bits_prot              (/* unused */),
    .mem_axi4_0_ar_bits_qos               (/* unused */),
    .mem_axi4_0_r_ready                   (_ldut_mem_axi4_0_r_ready),
    .mem_axi4_0_r_valid                   (_mem_io_axi4_0_r_valid),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_r_bits_id                 (_mem_io_axi4_0_r_bits_id),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_r_bits_data               (_mem_io_axi4_0_r_bits_data),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_r_bits_resp               (_mem_io_axi4_0_r_bits_resp),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mem_axi4_0_r_bits_last               (_mem_io_axi4_0_r_bits_last),	// src/main/scala/system/SimAXIMem.scala:47:13
    .mmio_axi4_0_aw_ready                 (_mmio_mem_io_axi4_0_aw_ready),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_aw_valid                 (_ldut_mmio_axi4_0_aw_valid),
    .mmio_axi4_0_aw_bits_id               (_ldut_mmio_axi4_0_aw_bits_id),
    .mmio_axi4_0_aw_bits_addr             (_ldut_mmio_axi4_0_aw_bits_addr),
    .mmio_axi4_0_aw_bits_len              (_ldut_mmio_axi4_0_aw_bits_len),
    .mmio_axi4_0_aw_bits_size             (_ldut_mmio_axi4_0_aw_bits_size),
    .mmio_axi4_0_aw_bits_burst            (_ldut_mmio_axi4_0_aw_bits_burst),
    .mmio_axi4_0_aw_bits_lock             (/* unused */),
    .mmio_axi4_0_aw_bits_cache            (/* unused */),
    .mmio_axi4_0_aw_bits_prot             (/* unused */),
    .mmio_axi4_0_aw_bits_qos              (/* unused */),
    .mmio_axi4_0_w_ready                  (_mmio_mem_io_axi4_0_w_ready),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_w_valid                  (_ldut_mmio_axi4_0_w_valid),
    .mmio_axi4_0_w_bits_data              (_ldut_mmio_axi4_0_w_bits_data),
    .mmio_axi4_0_w_bits_strb              (_ldut_mmio_axi4_0_w_bits_strb),
    .mmio_axi4_0_w_bits_last              (_ldut_mmio_axi4_0_w_bits_last),
    .mmio_axi4_0_b_ready                  (_ldut_mmio_axi4_0_b_ready),
    .mmio_axi4_0_b_valid                  (_mmio_mem_io_axi4_0_b_valid),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_b_bits_id                (_mmio_mem_io_axi4_0_b_bits_id),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_b_bits_resp              (_mmio_mem_io_axi4_0_b_bits_resp),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_ar_ready                 (_mmio_mem_io_axi4_0_ar_ready),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_ar_valid                 (_ldut_mmio_axi4_0_ar_valid),
    .mmio_axi4_0_ar_bits_id               (_ldut_mmio_axi4_0_ar_bits_id),
    .mmio_axi4_0_ar_bits_addr             (_ldut_mmio_axi4_0_ar_bits_addr),
    .mmio_axi4_0_ar_bits_len              (_ldut_mmio_axi4_0_ar_bits_len),
    .mmio_axi4_0_ar_bits_size             (_ldut_mmio_axi4_0_ar_bits_size),
    .mmio_axi4_0_ar_bits_burst            (_ldut_mmio_axi4_0_ar_bits_burst),
    .mmio_axi4_0_ar_bits_lock             (/* unused */),
    .mmio_axi4_0_ar_bits_cache            (/* unused */),
    .mmio_axi4_0_ar_bits_prot             (/* unused */),
    .mmio_axi4_0_ar_bits_qos              (/* unused */),
    .mmio_axi4_0_r_ready                  (_ldut_mmio_axi4_0_r_ready),
    .mmio_axi4_0_r_valid                  (_mmio_mem_io_axi4_0_r_valid),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_r_bits_id                (_mmio_mem_io_axi4_0_r_bits_id),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_r_bits_data              (_mmio_mem_io_axi4_0_r_bits_data),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_r_bits_resp              (_mmio_mem_io_axi4_0_r_bits_resp),	// src/main/scala/system/SimAXIMem.scala:38:13
    .mmio_axi4_0_r_bits_last              (_mmio_mem_io_axi4_0_r_bits_last),	// src/main/scala/system/SimAXIMem.scala:38:13
    .l2_frontend_bus_axi4_0_aw_ready      (/* unused */),
    .l2_frontend_bus_axi4_0_aw_valid      (1'h0),
    .l2_frontend_bus_axi4_0_aw_bits_id    (8'h0),
    .l2_frontend_bus_axi4_0_aw_bits_addr  (32'h0),
    .l2_frontend_bus_axi4_0_aw_bits_len   (8'h0),
    .l2_frontend_bus_axi4_0_aw_bits_size  (3'h0),
    .l2_frontend_bus_axi4_0_aw_bits_burst (2'h0),
    .l2_frontend_bus_axi4_0_aw_bits_lock  (1'h0),
    .l2_frontend_bus_axi4_0_aw_bits_cache (4'h0),
    .l2_frontend_bus_axi4_0_aw_bits_prot  (3'h0),
    .l2_frontend_bus_axi4_0_aw_bits_qos   (4'h0),
    .l2_frontend_bus_axi4_0_w_ready       (/* unused */),
    .l2_frontend_bus_axi4_0_w_valid       (1'h0),
    .l2_frontend_bus_axi4_0_w_bits_data   (64'h0),
    .l2_frontend_bus_axi4_0_w_bits_strb   (8'h0),
    .l2_frontend_bus_axi4_0_w_bits_last   (1'h0),
    .l2_frontend_bus_axi4_0_b_ready       (1'h0),
    .l2_frontend_bus_axi4_0_b_valid       (/* unused */),
    .l2_frontend_bus_axi4_0_b_bits_id     (/* unused */),
    .l2_frontend_bus_axi4_0_b_bits_resp   (/* unused */),
    .l2_frontend_bus_axi4_0_ar_ready      (/* unused */),
    .l2_frontend_bus_axi4_0_ar_valid      (1'h0),
    .l2_frontend_bus_axi4_0_ar_bits_id    (8'h0),
    .l2_frontend_bus_axi4_0_ar_bits_addr  (32'h0),
    .l2_frontend_bus_axi4_0_ar_bits_len   (8'h0),
    .l2_frontend_bus_axi4_0_ar_bits_size  (3'h0),
    .l2_frontend_bus_axi4_0_ar_bits_burst (2'h0),
    .l2_frontend_bus_axi4_0_ar_bits_lock  (1'h0),
    .l2_frontend_bus_axi4_0_ar_bits_cache (4'h0),
    .l2_frontend_bus_axi4_0_ar_bits_prot  (3'h0),
    .l2_frontend_bus_axi4_0_ar_bits_qos   (4'h0),
    .l2_frontend_bus_axi4_0_r_ready       (1'h0),
    .l2_frontend_bus_axi4_0_r_valid       (/* unused */),
    .l2_frontend_bus_axi4_0_r_bits_id     (/* unused */),
    .l2_frontend_bus_axi4_0_r_bits_data   (/* unused */),
    .l2_frontend_bus_axi4_0_r_bits_resp   (/* unused */),
    .l2_frontend_bus_axi4_0_r_bits_last   (/* unused */),
    .interrupts                           (2'h0)
  );	// src/main/scala/system/TestHarness.scala:17:19
  AsyncResetRegVec_w1_i0 ldut_reset_reg (	// src/main/scala/util/AsyncResetReg.scala:86:21
    .clock (clock),
    .reset (reset),
    .io_d  (_ldut_debug_ndreset),	// src/main/scala/system/TestHarness.scala:17:19
    .io_q  (_ldut_reset_reg_io_q)
  );	// src/main/scala/util/AsyncResetReg.scala:86:21
  SimAXIMem mem (	// src/main/scala/system/SimAXIMem.scala:47:13
    .clock                   (clock),
    .reset                   (reset),
    .io_axi4_0_aw_ready      (_mem_io_axi4_0_aw_ready),
    .io_axi4_0_aw_valid      (_ldut_mem_axi4_0_aw_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_id    (_ldut_mem_axi4_0_aw_bits_id),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_addr  (_ldut_mem_axi4_0_aw_bits_addr),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_len   (_ldut_mem_axi4_0_aw_bits_len),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_size  (_ldut_mem_axi4_0_aw_bits_size),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_burst (_ldut_mem_axi4_0_aw_bits_burst),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_ready       (_mem_io_axi4_0_w_ready),
    .io_axi4_0_w_valid       (_ldut_mem_axi4_0_w_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_data   (_ldut_mem_axi4_0_w_bits_data),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_strb   (_ldut_mem_axi4_0_w_bits_strb),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_last   (_ldut_mem_axi4_0_w_bits_last),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_b_ready       (_ldut_mem_axi4_0_b_ready),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_b_valid       (_mem_io_axi4_0_b_valid),
    .io_axi4_0_b_bits_id     (_mem_io_axi4_0_b_bits_id),
    .io_axi4_0_b_bits_resp   (_mem_io_axi4_0_b_bits_resp),
    .io_axi4_0_ar_ready      (_mem_io_axi4_0_ar_ready),
    .io_axi4_0_ar_valid      (_ldut_mem_axi4_0_ar_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_id    (_ldut_mem_axi4_0_ar_bits_id),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_addr  (_ldut_mem_axi4_0_ar_bits_addr),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_len   (_ldut_mem_axi4_0_ar_bits_len),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_size  (_ldut_mem_axi4_0_ar_bits_size),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_burst (_ldut_mem_axi4_0_ar_bits_burst),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_r_ready       (_ldut_mem_axi4_0_r_ready),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_r_valid       (_mem_io_axi4_0_r_valid),
    .io_axi4_0_r_bits_id     (_mem_io_axi4_0_r_bits_id),
    .io_axi4_0_r_bits_data   (_mem_io_axi4_0_r_bits_data),
    .io_axi4_0_r_bits_resp   (_mem_io_axi4_0_r_bits_resp),
    .io_axi4_0_r_bits_last   (_mem_io_axi4_0_r_bits_last)
  );	// src/main/scala/system/SimAXIMem.scala:47:13
  SimAXIMem_1 mmio_mem (	// src/main/scala/system/SimAXIMem.scala:38:13
    .clock                   (clock),
    .reset                   (reset),
    .io_axi4_0_aw_ready      (_mmio_mem_io_axi4_0_aw_ready),
    .io_axi4_0_aw_valid      (_ldut_mmio_axi4_0_aw_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_id    (_ldut_mmio_axi4_0_aw_bits_id),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_addr  (_ldut_mmio_axi4_0_aw_bits_addr),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_len   (_ldut_mmio_axi4_0_aw_bits_len),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_size  (_ldut_mmio_axi4_0_aw_bits_size),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_aw_bits_burst (_ldut_mmio_axi4_0_aw_bits_burst),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_ready       (_mmio_mem_io_axi4_0_w_ready),
    .io_axi4_0_w_valid       (_ldut_mmio_axi4_0_w_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_data   (_ldut_mmio_axi4_0_w_bits_data),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_strb   (_ldut_mmio_axi4_0_w_bits_strb),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_w_bits_last   (_ldut_mmio_axi4_0_w_bits_last),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_b_ready       (_ldut_mmio_axi4_0_b_ready),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_b_valid       (_mmio_mem_io_axi4_0_b_valid),
    .io_axi4_0_b_bits_id     (_mmio_mem_io_axi4_0_b_bits_id),
    .io_axi4_0_b_bits_resp   (_mmio_mem_io_axi4_0_b_bits_resp),
    .io_axi4_0_ar_ready      (_mmio_mem_io_axi4_0_ar_ready),
    .io_axi4_0_ar_valid      (_ldut_mmio_axi4_0_ar_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_id    (_ldut_mmio_axi4_0_ar_bits_id),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_addr  (_ldut_mmio_axi4_0_ar_bits_addr),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_len   (_ldut_mmio_axi4_0_ar_bits_len),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_size  (_ldut_mmio_axi4_0_ar_bits_size),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_ar_bits_burst (_ldut_mmio_axi4_0_ar_bits_burst),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_r_ready       (_ldut_mmio_axi4_0_r_ready),	// src/main/scala/system/TestHarness.scala:17:19
    .io_axi4_0_r_valid       (_mmio_mem_io_axi4_0_r_valid),
    .io_axi4_0_r_bits_id     (_mmio_mem_io_axi4_0_r_bits_id),
    .io_axi4_0_r_bits_data   (_mmio_mem_io_axi4_0_r_bits_data),
    .io_axi4_0_r_bits_resp   (_mmio_mem_io_axi4_0_r_bits_resp),
    .io_axi4_0_r_bits_last   (_mmio_mem_io_axi4_0_r_bits_last)
  );	// src/main/scala/system/SimAXIMem.scala:38:13
  AsyncResetSynchronizerShiftReg_w1_d3_i0 debug_reset_syncd_debug_reset_sync (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (1'h1),
    .io_q  (_debug_reset_syncd_debug_reset_sync_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  ResetSynchronizerShiftReg_w1_d3_i0 dmactiveAck_dmactiveAck (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (debug_reset),	// src/main/scala/devices/debug/Periphery.scala:287:40
    .io_d  (_ldut_debug_dmactive),	// src/main/scala/system/TestHarness.scala:17:19
    .io_q  (_dmactiveAck_dmactiveAck_io_q)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  EICG_wrapper gated_clock_debug_clock_gate (	// src/main/scala/util/ClockGate.scala:36:20
    .in      (clock),
    .test_en (1'h0),
    .en      (clock_en),	// src/main/scala/devices/debug/Periphery.scala:295:29
    .out     (_gated_clock_debug_clock_gate_out)
  );	// src/main/scala/util/ClockGate.scala:36:20
  SimDTM SimDTM (	// src/main/scala/devices/debug/Periphery.scala:258:25
    .clk                  (clock),
    .reset                (reset),
    .debug_req_ready      (_ldut_debug_clockeddmi_dmi_req_ready),	// src/main/scala/system/TestHarness.scala:17:19
    .debug_req_valid      (_SimDTM_debug_req_valid),
    .debug_req_bits_addr  (_SimDTM_debug_req_bits_addr),
    .debug_req_bits_data  (_SimDTM_debug_req_bits_data),
    .debug_req_bits_op    (_SimDTM_debug_req_bits_op),
    .debug_resp_ready     (_SimDTM_debug_resp_ready),
    .debug_resp_valid     (_ldut_debug_clockeddmi_dmi_resp_valid),	// src/main/scala/system/TestHarness.scala:17:19
    .debug_resp_bits_data (_ldut_debug_clockeddmi_dmi_resp_bits_data),	// src/main/scala/system/TestHarness.scala:17:19
    .debug_resp_bits_resp (_ldut_debug_clockeddmi_dmi_resp_bits_resp),	// src/main/scala/system/TestHarness.scala:17:19
    .exit                 (_SimDTM_exit)
  );	// src/main/scala/devices/debug/Periphery.scala:258:25
  assign io_success = _SimDTM_exit == 32'h1;	// src/main/scala/devices/debug/Periphery.scala:199:26, :258:25
endmodule


// ----- 8< ----- FILE "./plusarg_reader.v" ----- 8< -----

// See LICENSE.SiFive for license details.

//VCS coverage exclude_file

// No default parameter values are intended, nor does IEEE 1800-2012 require them (clause A.2.4 param_assignment),
// but Incisive demands them. These default values should never be used.
module plusarg_reader #(
   parameter FORMAT="borked=%d",
   parameter WIDTH=1,
   parameter [WIDTH-1:0] DEFAULT=0
) (
   output [WIDTH-1:0] out
);


assign out = DEFAULT;









endmodule