<html lang="en">
<head>
<title>s390 Mnemonics - Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using as">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="s390-Syntax.html#s390-Syntax" title="s390 Syntax">
<link rel="prev" href="s390-Register.html#s390-Register" title="s390 Register">
<link rel="next" href="s390-Operands.html#s390-Operands" title="s390 Operands">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
This file documents the GNU Assembler "as".

Copyright (C) 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
2000, 2001, 2002, 2006, 2007, 2008, 2009, 2010 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled ``GNU Free Documentation License''.

-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
<link rel="stylesheet" type="text/css" href="../cs.css">
</head>
<body>
<div class="node">
<a name="s390-Mnemonics"></a>
<p>
Next:&nbsp;<a rel="next" accesskey="n" href="s390-Operands.html#s390-Operands">s390 Operands</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="s390-Register.html#s390-Register">s390 Register</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="s390-Syntax.html#s390-Syntax">s390 Syntax</a>
<hr>
</div>

<h5 class="subsubsection">9.31.3.2 Instruction Mnemonics</h5>

<p><a name="index-instruction-mnemonics_002c-s390-1536"></a><a name="index-s390-instruction-mnemonics-1537"></a>
All instructions documented in the Principles of Operation are supported
with the mnemonic and order of operands as described. 
The instruction mnemonic identifies the instruction format
(<a href="s390-Formats.html#s390-Formats">s390 Formats</a>) and the specific operation code for the instruction. 
For example, the &lsquo;<samp><span class="samp">lr</span></samp>&rsquo; mnemonic denotes the instruction format &lsquo;<samp><span class="samp">RR</span></samp>&rsquo;
with the operation code &lsquo;<samp><span class="samp">0x18</span></samp>&rsquo;.

   <p>The definition of the various mnemonics follows a scheme, where the first
character usually hint at the type of the instruction:

<pre class="display">
     <p><table summary=""><tr align="left"><td valign="top">a </td><td valign="top">add instruction, for example &lsquo;<samp><span class="samp">al</span></samp>&rsquo; for add logical 32-bit
     <br></td></tr><tr align="left"><td valign="top">b </td><td valign="top">branch instruction, for example &lsquo;<samp><span class="samp">bc</span></samp>&rsquo; for branch on condition
     <br></td></tr><tr align="left"><td valign="top">c </td><td valign="top">compare or convert instruction, for example &lsquo;<samp><span class="samp">cr</span></samp>&rsquo; for compare
     register 32-bit
     <br></td></tr><tr align="left"><td valign="top">d </td><td valign="top">divide instruction, for example &lsquo;<samp><span class="samp">dlr</span></samp>&rsquo; devide logical register
     64-bit to 32-bit
     <br></td></tr><tr align="left"><td valign="top">i </td><td valign="top">insert instruction, for example &lsquo;<samp><span class="samp">ic</span></samp>&rsquo; insert character
     <br></td></tr><tr align="left"><td valign="top">l </td><td valign="top">load instruction, for example &lsquo;<samp><span class="samp">ltr</span></samp>&rsquo; load and test register
     <br></td></tr><tr align="left"><td valign="top">mv </td><td valign="top">move instruction, for example &lsquo;<samp><span class="samp">mvc</span></samp>&rsquo; move character
     <br></td></tr><tr align="left"><td valign="top">m </td><td valign="top">multiply instruction, for example &lsquo;<samp><span class="samp">mh</span></samp>&rsquo; multiply halfword
     <br></td></tr><tr align="left"><td valign="top">n </td><td valign="top">and instruction, for example &lsquo;<samp><span class="samp">ni</span></samp>&rsquo; and immediate
     <br></td></tr><tr align="left"><td valign="top">o </td><td valign="top">or instruction, for example &lsquo;<samp><span class="samp">oc</span></samp>&rsquo; or character
     <br></td></tr><tr align="left"><td valign="top">sla, sll </td><td valign="top">shift left single instruction
     <br></td></tr><tr align="left"><td valign="top">sra, srl </td><td valign="top">shift right single instruction
     <br></td></tr><tr align="left"><td valign="top">st </td><td valign="top">store instruction, for example &lsquo;<samp><span class="samp">stm</span></samp>&rsquo; store multiple
     <br></td></tr><tr align="left"><td valign="top">s </td><td valign="top">subtract instruction, for example &lsquo;<samp><span class="samp">slr</span></samp>&rsquo; subtract
     logical 32-bit
     <br></td></tr><tr align="left"><td valign="top">t </td><td valign="top">test or translate instruction, of example &lsquo;<samp><span class="samp">tm</span></samp>&rsquo; test under mask
     <br></td></tr><tr align="left"><td valign="top">x </td><td valign="top">exclusive or instruction, for example &lsquo;<samp><span class="samp">xc</span></samp>&rsquo; exclusive or
     character
     <br></td></tr></table>
</pre>
   <p>Certain characters at the end of the mnemonic may describe a property
of the instruction:

<pre class="display">
     <p><table summary=""><tr align="left"><td valign="top">c </td><td valign="top">the instruction uses a 8-bit character operand
     <br></td></tr><tr align="left"><td valign="top">f </td><td valign="top">the instruction extends a 32-bit operand to 64 bit
     <br></td></tr><tr align="left"><td valign="top">g </td><td valign="top">the operands are treated as 64-bit values
     <br></td></tr><tr align="left"><td valign="top">h </td><td valign="top">the operand uses a 16-bit halfword operand
     <br></td></tr><tr align="left"><td valign="top">i </td><td valign="top">the instruction uses an immediate operand
     <br></td></tr><tr align="left"><td valign="top">l </td><td valign="top">the instruction uses unsigned, logical operands
     <br></td></tr><tr align="left"><td valign="top">m </td><td valign="top">the instruction uses a mask or operates on multiple values
     <br></td></tr><tr align="left"><td valign="top">r </td><td valign="top">if r is the last character, the instruction operates on registers
     <br></td></tr><tr align="left"><td valign="top">y </td><td valign="top">the instruction uses 20-bit displacements
     <br></td></tr></table>
</pre>
   <p>There are many exceptions to the scheme outlined in the above lists, in
particular for the priviledged instructions. For non-priviledged
instruction it works quite well, for example the instruction &lsquo;<samp><span class="samp">clgfr</span></samp>&rsquo;
c: compare instruction, l: unsigned operands, g: 64-bit operands,
f: 32- to 64-bit extension, r: register operands. The instruction compares
an 64-bit value in a register with the zero extended 32-bit value from
a second register. 
For a complete list of all mnemonics see appendix B in the Principles
of Operation.

   </body></html>

