

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_512_512_53_s'
================================================================
* Date:           Tue Jul 19 06:13:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.167 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:489]   --->   Operation 11 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fsmState_load = load i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 12 'load' 'fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_4"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_16 = load i64 %prevWord_keep_V_7"   --->   Operation 14 'load' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %fsmState_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 15 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer3, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln508 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:508]   --->   Operation 17 'br' 'br_ln508' <Predicate = (!fsmState_load)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer3_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'txEng_tcpPkgBuffer3_read' <Predicate = (!fsmState_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %txEng_tcpPkgBuffer3_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_load = load i1 %rs_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 22 'load' 'rs_firstWord_load' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln512 = br i1 %rs_firstWord_load, void, void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 23 'br' 'br_ln512' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %txEng_tcpPkgBuffer3_read"   --->   Operation 24 'trunc' 'trunc_ln674' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_491_i = partselect i12 @_ssdm_op_PartSelect.i12.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 512, i32 523"   --->   Operation 25 'partselect' 'p_Result_491_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_492_i = partselect i52 @_ssdm_op_PartSelect.i52.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 524, i32 575"   --->   Operation 26 'partselect' 'p_Result_492_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%sendWord_last_V = icmp_eq  i52 %p_Result_492_i, i52 0"   --->   Operation 27 'icmp' 'sendWord_last_V' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln531 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:531]   --->   Operation 28 'br' 'br_ln531' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln535)   --->   "%sendWord_last_V_3 = phi i1 %sendWord_last_V, void, i1 0, void"   --->   Operation 29 'phi' 'sendWord_last_V_3' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln533 = store i512 %currWord_data_V, i512 %prevWord_data_V_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 30 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln533 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_7" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 31 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln535)   --->   "%xor_ln535 = xor i1 %currWord_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 32 'xor' 'xor_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln535 = or i1 %sendWord_last_V_3, i1 %xor_ln535" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 33 'or' 'or_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln535 = br i1 %or_ln535, void, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 34 'br' 'br_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln541 = store i1 1, i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:541]   --->   Operation 35 'store' 'store_ln541' <Predicate = (!fsmState_load & tmp_i & !or_ln535)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln542 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:542]   --->   Operation 36 'br' 'br_ln542' <Predicate = (!fsmState_load & tmp_i & !or_ln535)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln557 = store i1 0, i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:557]   --->   Operation 37 'store' 'store_ln557' <Predicate = (fsmState_load)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln558 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:558]   --->   Operation 38 'br' 'br_ln558' <Predicate = (fsmState_load)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rs_firstWord_flag_0_i = phi i1 0, void, i1 1, void, i1 1, void %._crit_edge4.i, i1 0, void"   --->   Operation 39 'phi' 'rs_firstWord_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rs_firstWord_new_0_i = phi i1 0, void, i1 1, void, i1 %currWord_last_V, void %._crit_edge4.i, i1 0, void"   --->   Operation 40 'phi' 'rs_firstWord_new_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rs_firstWord_flag_0_i, void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit, void %mergeST.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln534 = store i1 %rs_firstWord_new_0_i, i1 %rs_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:534]   --->   Operation 42 'store' 'store_ln534' <Predicate = (rs_firstWord_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (rs_firstWord_flag_0_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 44 'partselect' 'p_Result_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_490_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 45 'partselect' 'p_Result_490_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_97_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i12.i52.i96.i416, i1 %sendWord_last_V, i12 %p_Result_491_i, i52 %p_Result_490_i, i96 %trunc_ln674, i416 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'bitconcatenate' 'tmp_97_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln174_68 = zext i577 %tmp_97_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'zext' 'zext_ln174_68' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i1024 %zext_ln174_68" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_i_266 = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 49 'partselect' 'p_Result_i_266' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_488_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 50 'partselect' 'p_Result_488_i' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i13.i52.i96.i416, i13 4096, i52 %p_Result_488_i, i96 0, i416 %p_Result_i_266" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'bitconcatenate' 'or_ln' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'zext' 'zext_ln174' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (fsmState_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.17ns
The critical path consists of the following:
	fifo read on port 'txEng_tcpPkgBuffer3' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [29]  (1.17 ns)
	'icmp' operation ('sendWord.last.V') [41]  (0.981 ns)
	multiplexor before 'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [47]  (0.387 ns)
	'phi' operation ('sendWord.last.V') with incoming values : ('sendWord.last.V') [47]  (0 ns)
	'or' operation ('or_ln535', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535) [51]  (0.122 ns)
	multiplexor before 'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0.387 ns)
	'phi' operation ('currWord.last.V') with incoming values : ('currWord.last.V', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [66]  (0 ns)
	'store' operation ('store_ln534', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:534) of variable 'currWord.last.V' on static variable 'rs_firstWord' [69]  (0 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 1.17ns
The critical path consists of the following:
	fifo write on port 'txEng_tcpPkgBuffer4' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [61]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
