This is a simplified RV32I implementation using TL-Verilog as showed by the mini-workshop offered by [Steve Hoover](https://www.linkedin.com/in/steve-hoover-a44b607/) of [Redwood EDA, LLC](https://redwoodeda.com), [Linux Foundation](https://www.linuxfoundation.org/), and [RISC-V International](https://riscv.org)

Be sure to check out the official repository: https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core

