

================================================================
== Vivado HLS Report for 'dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0'
================================================================
* Date:           Fri Jun 27 00:21:53 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.723 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       86|       87| 0.492 us | 0.498 us |   81|   81| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       86|       86|         7|          1|          1|    81|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str109)" [firmware/nnet_utils/nnet_dense_resource.h:106]   --->   Operation 9 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.02>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%in_index_0_i27 = phi i32 [ 0, %hls_label_4_begin ], [ %select_ln154, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 11 'phi' 'in_index_0_i27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w_index26 = phi i7 [ 0, %hls_label_4_begin ], [ %w_index, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]"   --->   Operation 12 'phi' 'w_index26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i7 %w_index26 to i64" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 13 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%outidx5_addr = getelementptr [81 x i2]* @outidx5, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 14 'getelementptr' 'outidx5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 15 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 81> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [81 x i10]* @w2_V, i64 0, i64 %zext_ln139" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 16 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 17 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 81> <ROM>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%w_index = add i7 1, %w_index26" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 18 'add' 'w_index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i27, 1" [firmware/nnet_utils/nnet_dense_resource.h:153]   --->   Operation 19 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.47ns)   --->   "%icmp_ln154 = icmp sgt i32 %in_index, 26" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 20 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln135 = icmp eq i7 %w_index26, -48" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 21 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 22 'br' <Predicate = (icmp_ln135)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.72>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx5_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:139]   --->   Operation 23 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 81> <ROM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %in_index_0_i27 to i5" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 24 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 25 'load' 'kernel_data_V_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_1453_load = load i16* @kernel_data_V_1453, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 26 'load' 'kernel_data_V_1453_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_2454_load = load i16* @kernel_data_V_2454, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 27 'load' 'kernel_data_V_2454_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_data_V_3455_load = load i16* @kernel_data_V_3455, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 28 'load' 'kernel_data_V_3455_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_4456_load = load i16* @kernel_data_V_4456, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 29 'load' 'kernel_data_V_4456_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_data_V_5457_load = load i16* @kernel_data_V_5457, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 30 'load' 'kernel_data_V_5457_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_6458_load = load i16* @kernel_data_V_6458, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 31 'load' 'kernel_data_V_6458_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_data_V_7459_load = load i16* @kernel_data_V_7459, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 32 'load' 'kernel_data_V_7459_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 33 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_data_V_9_load = load i16* @kernel_data_V_9, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 34 'load' 'kernel_data_V_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_10_load = load i16* @kernel_data_V_10, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 35 'load' 'kernel_data_V_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_data_V_11_load = load i16* @kernel_data_V_11, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 36 'load' 'kernel_data_V_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_12_load = load i16* @kernel_data_V_12, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 37 'load' 'kernel_data_V_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%kernel_data_V_13_load = load i16* @kernel_data_V_13, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 38 'load' 'kernel_data_V_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_14_load = load i16* @kernel_data_V_14, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 39 'load' 'kernel_data_V_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_data_V_15_load = load i16* @kernel_data_V_15, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 40 'load' 'kernel_data_V_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_16_load = load i16* @kernel_data_V_16, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 41 'load' 'kernel_data_V_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%kernel_data_V_17_load = load i16* @kernel_data_V_17, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 42 'load' 'kernel_data_V_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_18_load = load i16* @kernel_data_V_18, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 43 'load' 'kernel_data_V_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_data_V_19_load = load i16* @kernel_data_V_19, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 44 'load' 'kernel_data_V_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_20_load = load i16* @kernel_data_V_20, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 45 'load' 'kernel_data_V_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_21_load = load i16* @kernel_data_V_21, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 46 'load' 'kernel_data_V_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_22_load = load i16* @kernel_data_V_22, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 47 'load' 'kernel_data_V_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_data_V_23_load = load i16* @kernel_data_V_23, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 48 'load' 'kernel_data_V_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_24_load = load i16* @kernel_data_V_24, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 49 'load' 'kernel_data_V_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_data_V_25_load = load i16* @kernel_data_V_25, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 50 'load' 'kernel_data_V_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_26_load = load i16* @kernel_data_V_26, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 51 'load' 'kernel_data_V_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.20ns)   --->   "%tmp = call i16 @_ssdm_op_Mux.ap_auto.27i16.i5(i16 %kernel_data_V_0_load, i16 %kernel_data_V_1453_load, i16 %kernel_data_V_2454_load, i16 %kernel_data_V_3455_load, i16 %kernel_data_V_4456_load, i16 %kernel_data_V_5457_load, i16 %kernel_data_V_6458_load, i16 %kernel_data_V_7459_load, i16 %kernel_data_V_8_load, i16 %kernel_data_V_9_load, i16 %kernel_data_V_10_load, i16 %kernel_data_V_11_load, i16 %kernel_data_V_12_load, i16 %kernel_data_V_13_load, i16 %kernel_data_V_14_load, i16 %kernel_data_V_15_load, i16 %kernel_data_V_16_load, i16 %kernel_data_V_17_load, i16 %kernel_data_V_18_load, i16 %kernel_data_V_19_load, i16 %kernel_data_V_20_load, i16 %kernel_data_V_21_load, i16 %kernel_data_V_22_load, i16 %kernel_data_V_23_load, i16 %kernel_data_V_24_load, i16 %kernel_data_V_25_load, i16 %kernel_data_V_26_load, i5 %trunc_ln145)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 52 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (3.25ns)   --->   "%w2_V_load = load i10* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 53 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP_BRAM">   --->   Core 55 'ROM_nP_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 81> <ROM>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:154]   --->   Operation 54 'select' 'select_ln154' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.89>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 55 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 56 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 57 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.89>
ST_5 : Operation 58 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 59 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.85>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%acc_0_V_019 = phi i16 [ 0, %hls_label_4_begin ], [ %acc_0_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 60 'phi' 'acc_0_V_019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%acc_1_V_018 = phi i16 [ 0, %hls_label_4_begin ], [ %acc_1_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 61 'phi' 'acc_1_V_018' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%acc_2_V_017 = phi i16 [ 0, %hls_label_4_begin ], [ %acc_2_V_1, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 62 'phi' 'acc_2_V_017' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 63 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.77ns)   --->   "%tmp_9 = call i16 @_ssdm_op_Mux.ap_auto.3i16.i2(i16 %acc_0_V_019, i16 %acc_1_V_018, i16 %acc_2_V_017, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 64 'mux' 'tmp_9' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_9, %trunc_ln3" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 65 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.61>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %hls_label_4_begin ], [ false, %ReuseLoop_end ], [ true, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]"   --->   Operation 66 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%res_0_V_write_assign25 = phi i16 [ 0, %hls_label_4_begin ], [ %p_0_01_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 67 'phi' 'res_0_V_write_assign25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%res_1_V_write_assign23 = phi i16 [ 0, %hls_label_4_begin ], [ %p_0_13_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 68 'phi' 'res_1_V_write_assign23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%res_2_V_write_assign21 = phi i16 [ 0, %hls_label_4_begin ], [ %p_0_25_i, %ReuseLoop_end ], [ 0, %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit" ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 69 'phi' 'res_2_V_write_assign21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %do_init, label %hls_label_4_end, label %ReuseLoop_begin"   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([81 x i10]* @w2_V, [1 x i8]* @p_str20, [12 x i8]* @p_str56, [1 x i8]* @p_str20, i32 -1, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20)" [firmware/nnet_utils/nnet_dense_resource.h:107]   --->   Operation 71 'specmemcore' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str109, i32 %tmp_i)" [firmware/nnet_utils/nnet_dense_resource.h:108]   --->   Operation 72 'specregionend' 'empty_216' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 73 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 74 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_85_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 75 'specregionbegin' 'tmp_85_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str20) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:136]   --->   Operation 76 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch2.i [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch1.i
  ]" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 77 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 78 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 78 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 79 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:145]   --->   Operation 79 'br' <Predicate = (out_index != 0 & out_index != 1)> <Delay = 1.76>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%acc_2_V_1 = phi i16 [ %acc_0_V, %branch2.i ], [ %acc_2_V_017, %branch1.i ], [ %acc_2_V_017, %ReuseLoop_begin ]"   --->   Operation 80 'phi' 'acc_2_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%acc_1_V_1 = phi i16 [ %acc_1_V_018, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %acc_1_V_018, %ReuseLoop_begin ]"   --->   Operation 81 'phi' 'acc_1_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%acc_0_V_1 = phi i16 [ %acc_0_V_019, %branch2.i ], [ %acc_0_V_019, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 82 'phi' 'acc_0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_0_25_i = phi i16 [ %acc_0_V, %branch2.i ], [ %res_2_V_write_assign21, %branch1.i ], [ %res_2_V_write_assign21, %ReuseLoop_begin ]"   --->   Operation 83 'phi' 'p_0_25_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%p_0_13_i = phi i16 [ %res_1_V_write_assign23, %branch2.i ], [ %acc_0_V, %branch1.i ], [ %res_1_V_write_assign23, %ReuseLoop_begin ]"   --->   Operation 84 'phi' 'p_0_13_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_0_01_i = phi i16 [ %res_0_V_write_assign25, %branch2.i ], [ %res_0_V_write_assign25, %branch1.i ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 85 'phi' 'p_0_01_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_85_i)" [firmware/nnet_utils/nnet_dense_resource.h:158]   --->   Operation 86 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81)"   --->   Operation 87 'speclooptripcount' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln135, label %"dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2_mult>.0.0.0.0.exit", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:135]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i16, i16, i16 } undef, i16 %p_0_01_i, 0" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 89 'insertvalue' 'mrv_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i16, i16, i16 } %mrv_i, i16 %p_0_13_i, 1" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 90 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i16, i16, i16 } %mrv_1_i, i16 %p_0_25_i, 2" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 91 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16 } %mrv_2_i)" [firmware/nnet_utils/nnet_dense_resource.h:166]   --->   Operation 92 'return' <Predicate = (icmp_ln135)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_1453]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_2454]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_3455]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_4456]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_5457]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_6458]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_7459]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (specregionbegin  ) [ 001111111]
br_ln135                (br               ) [ 011111111]
in_index_0_i27          (phi              ) [ 001100000]
w_index26               (phi              ) [ 001000000]
zext_ln139              (zext             ) [ 000000000]
outidx5_addr            (getelementptr    ) [ 001100000]
w2_V_addr               (getelementptr    ) [ 001100000]
w_index                 (add              ) [ 011111111]
in_index                (add              ) [ 001100000]
icmp_ln154              (icmp             ) [ 001100000]
icmp_ln135              (icmp             ) [ 001111111]
br_ln0                  (br               ) [ 011111111]
out_index               (load             ) [ 001011111]
trunc_ln145             (trunc            ) [ 000000000]
kernel_data_V_0_load    (load             ) [ 000000000]
kernel_data_V_1453_load (load             ) [ 000000000]
kernel_data_V_2454_load (load             ) [ 000000000]
kernel_data_V_3455_load (load             ) [ 000000000]
kernel_data_V_4456_load (load             ) [ 000000000]
kernel_data_V_5457_load (load             ) [ 000000000]
kernel_data_V_6458_load (load             ) [ 000000000]
kernel_data_V_7459_load (load             ) [ 000000000]
kernel_data_V_8_load    (load             ) [ 000000000]
kernel_data_V_9_load    (load             ) [ 000000000]
kernel_data_V_10_load   (load             ) [ 000000000]
kernel_data_V_11_load   (load             ) [ 000000000]
kernel_data_V_12_load   (load             ) [ 000000000]
kernel_data_V_13_load   (load             ) [ 000000000]
kernel_data_V_14_load   (load             ) [ 000000000]
kernel_data_V_15_load   (load             ) [ 000000000]
kernel_data_V_16_load   (load             ) [ 000000000]
kernel_data_V_17_load   (load             ) [ 000000000]
kernel_data_V_18_load   (load             ) [ 000000000]
kernel_data_V_19_load   (load             ) [ 000000000]
kernel_data_V_20_load   (load             ) [ 000000000]
kernel_data_V_21_load   (load             ) [ 000000000]
kernel_data_V_22_load   (load             ) [ 000000000]
kernel_data_V_23_load   (load             ) [ 000000000]
kernel_data_V_24_load   (load             ) [ 000000000]
kernel_data_V_25_load   (load             ) [ 000000000]
kernel_data_V_26_load   (load             ) [ 000000000]
tmp                     (mux              ) [ 001010000]
w2_V_load               (load             ) [ 001010000]
select_ln154            (select           ) [ 011011111]
sext_ln1116             (sext             ) [ 001001100]
sext_ln1118             (sext             ) [ 001001100]
r_V                     (mul              ) [ 001000010]
acc_0_V_019             (phi              ) [ 001111111]
acc_1_V_018             (phi              ) [ 001111111]
acc_2_V_017             (phi              ) [ 001111111]
trunc_ln3               (partselect       ) [ 000000000]
tmp_9                   (mux              ) [ 000000000]
acc_0_V                 (add              ) [ 001000001]
do_init                 (phi              ) [ 001111111]
res_0_V_write_assign25  (phi              ) [ 001111111]
res_1_V_write_assign23  (phi              ) [ 001111111]
res_2_V_write_assign21  (phi              ) [ 001111111]
br_ln0                  (br               ) [ 000000000]
specmemcore_ln107       (specmemcore      ) [ 000000000]
empty_216               (specregionend    ) [ 000000000]
br_ln135                (br               ) [ 000000000]
specloopname_ln135      (specloopname     ) [ 000000000]
tmp_85_i                (specregionbegin  ) [ 000000000]
specpipeline_ln136      (specpipeline     ) [ 000000000]
switch_ln145            (switch           ) [ 000000000]
br_ln145                (br               ) [ 000000000]
br_ln145                (br               ) [ 000000000]
acc_2_V_1               (phi              ) [ 011111111]
acc_1_V_1               (phi              ) [ 011111111]
acc_0_V_1               (phi              ) [ 011111111]
p_0_25_i                (phi              ) [ 011000001]
p_0_13_i                (phi              ) [ 011000001]
p_0_01_i                (phi              ) [ 011000001]
empty                   (specregionend    ) [ 000000000]
empty_215               (speclooptripcount) [ 000000000]
br_ln135                (br               ) [ 011111111]
mrv_i                   (insertvalue      ) [ 000000000]
mrv_1_i                 (insertvalue      ) [ 000000000]
mrv_2_i                 (insertvalue      ) [ 000000000]
return_ln166            (return           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_1453">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1453"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_2454">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2454"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_3455">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3455"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_4456">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4456"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_5457">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5457"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6458">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6458"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7459">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7459"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_16">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_18">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_19">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_19"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_20">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_21">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_21"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_22">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_24">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_25">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_25"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_26">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w2_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.27i16.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i16.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="6"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="outidx5_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="7" slack="0"/>
<pin id="122" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx5_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="w2_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="in_index_0_i27_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i27 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="in_index_0_i27_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i27/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="w_index26_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="1"/>
<pin id="161" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_index26 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="w_index26_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="4" bw="1" slack="0"/>
<pin id="169" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="6" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index26/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="acc_0_V_019_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_019 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="acc_0_V_019_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="6"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="16" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="1" slack="5"/>
<pin id="183" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_019/7 "/>
</bind>
</comp>

<comp id="188" class="1005" name="acc_1_V_018_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="1"/>
<pin id="190" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_018 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_1_V_018_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="6"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="1" slack="5"/>
<pin id="198" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_018/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="acc_2_V_017_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_017 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="acc_2_V_017_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="6"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="16" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="4" bw="1" slack="5"/>
<pin id="213" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_017/7 "/>
</bind>
</comp>

<comp id="218" class="1005" name="do_init_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="6"/>
<pin id="220" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="do_init_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="7"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="1" slack="6"/>
<pin id="228" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/8 "/>
</bind>
</comp>

<comp id="233" class="1005" name="res_0_V_write_assign25_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="6"/>
<pin id="235" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign25 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="res_0_V_write_assign25_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="7"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="16" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="4" bw="1" slack="6"/>
<pin id="243" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign25/8 "/>
</bind>
</comp>

<comp id="247" class="1005" name="res_1_V_write_assign23_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="6"/>
<pin id="249" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign23 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="res_1_V_write_assign23_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="7"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="4" bw="1" slack="6"/>
<pin id="257" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign23/8 "/>
</bind>
</comp>

<comp id="261" class="1005" name="res_2_V_write_assign21_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="6"/>
<pin id="263" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign21 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="res_2_V_write_assign21_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="7"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="16" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="4" bw="1" slack="6"/>
<pin id="271" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign21/8 "/>
</bind>
</comp>

<comp id="275" class="1005" name="acc_2_V_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V_1 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="acc_2_V_1_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="16" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="4" bw="16" slack="1"/>
<pin id="285" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2_V_1/8 "/>
</bind>
</comp>

<comp id="290" class="1005" name="acc_1_V_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="acc_1_V_1_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="16" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="4" bw="16" slack="1"/>
<pin id="300" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_1_V_1/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="acc_0_V_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="acc_0_V_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="16" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="16" slack="1"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="6" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_V_1/8 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_0_25_i_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_25_i (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_0_25_i_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="16" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="16" slack="0"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_25_i/8 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_0_13_i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_13_i (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_0_13_i_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="16" slack="1"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="16" slack="0"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_13_i/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_0_01_i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_0_01_i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_0_01_i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="16" slack="1"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_01_i/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln139_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="w_index_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="in_index_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln154_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="6" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln135_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="7" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln145_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="kernel_data_V_0_load_load_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_0_load/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="kernel_data_V_1453_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1453_load/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="kernel_data_V_2454_load_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2454_load/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="kernel_data_V_3455_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3455_load/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="kernel_data_V_4456_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4456_load/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="kernel_data_V_5457_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5457_load/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="kernel_data_V_6458_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_6458_load/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="kernel_data_V_7459_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="16" slack="0"/>
<pin id="429" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7459_load/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="kernel_data_V_8_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="kernel_data_V_9_load_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_9_load/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="kernel_data_V_10_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_10_load/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="kernel_data_V_11_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_11_load/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="kernel_data_V_12_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_12_load/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="kernel_data_V_13_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_13_load/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="kernel_data_V_14_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_14_load/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="kernel_data_V_15_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_15_load/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="kernel_data_V_16_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_16_load/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="kernel_data_V_17_load_load_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_17_load/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="kernel_data_V_18_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_18_load/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="kernel_data_V_19_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_19_load/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="kernel_data_V_20_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="16" slack="0"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_20_load/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="kernel_data_V_21_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_21_load/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="kernel_data_V_22_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_22_load/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="kernel_data_V_23_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_23_load/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="kernel_data_V_24_load_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_24_load/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="kernel_data_V_25_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_25_load/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="kernel_data_V_26_load_load_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="16" slack="0"/>
<pin id="505" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_26_load/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="16" slack="0"/>
<pin id="510" dir="0" index="2" bw="16" slack="0"/>
<pin id="511" dir="0" index="3" bw="16" slack="0"/>
<pin id="512" dir="0" index="4" bw="16" slack="0"/>
<pin id="513" dir="0" index="5" bw="16" slack="0"/>
<pin id="514" dir="0" index="6" bw="16" slack="0"/>
<pin id="515" dir="0" index="7" bw="16" slack="0"/>
<pin id="516" dir="0" index="8" bw="16" slack="0"/>
<pin id="517" dir="0" index="9" bw="16" slack="0"/>
<pin id="518" dir="0" index="10" bw="16" slack="0"/>
<pin id="519" dir="0" index="11" bw="16" slack="0"/>
<pin id="520" dir="0" index="12" bw="16" slack="0"/>
<pin id="521" dir="0" index="13" bw="16" slack="0"/>
<pin id="522" dir="0" index="14" bw="16" slack="0"/>
<pin id="523" dir="0" index="15" bw="16" slack="0"/>
<pin id="524" dir="0" index="16" bw="16" slack="0"/>
<pin id="525" dir="0" index="17" bw="16" slack="0"/>
<pin id="526" dir="0" index="18" bw="16" slack="0"/>
<pin id="527" dir="0" index="19" bw="16" slack="0"/>
<pin id="528" dir="0" index="20" bw="16" slack="0"/>
<pin id="529" dir="0" index="21" bw="16" slack="0"/>
<pin id="530" dir="0" index="22" bw="16" slack="0"/>
<pin id="531" dir="0" index="23" bw="16" slack="0"/>
<pin id="532" dir="0" index="24" bw="16" slack="0"/>
<pin id="533" dir="0" index="25" bw="16" slack="0"/>
<pin id="534" dir="0" index="26" bw="16" slack="0"/>
<pin id="535" dir="0" index="27" bw="16" slack="0"/>
<pin id="536" dir="0" index="28" bw="5" slack="0"/>
<pin id="537" dir="1" index="29" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln154_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="32" slack="1"/>
<pin id="571" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln154/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln1116_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln1118_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="1"/>
<pin id="578" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="26" slack="1"/>
<pin id="582" dir="0" index="2" bw="5" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="0" index="3" bw="16" slack="0"/>
<pin id="593" dir="0" index="4" bw="2" slack="4"/>
<pin id="594" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="acc_0_V_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mrv_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="48" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="mrv_1_i_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="48" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="0"/>
<pin id="614" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="mrv_2_i_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="48" slack="0"/>
<pin id="619" dir="0" index="1" bw="16" slack="0"/>
<pin id="620" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/8 "/>
</bind>
</comp>

<comp id="623" class="1004" name="return_ln166_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="48" slack="0"/>
<pin id="625" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln166/8 "/>
</bind>
</comp>

<comp id="627" class="1007" name="grp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="633" class="1005" name="outidx5_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="7" slack="1"/>
<pin id="635" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outidx5_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="w2_V_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="1"/>
<pin id="640" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="w_index_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="648" class="1005" name="in_index_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln154_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln154 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln135_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="662" class="1005" name="out_index_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="2" slack="4"/>
<pin id="664" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="1"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="672" class="1005" name="w2_V_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="677" class="1005" name="select_ln154_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln154 "/>
</bind>
</comp>

<comp id="682" class="1005" name="sext_ln1116_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="26" slack="1"/>
<pin id="684" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln1118_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="26" slack="1"/>
<pin id="689" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="692" class="1005" name="r_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="26" slack="1"/>
<pin id="694" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="acc_0_V_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="66" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="62" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="158"><net_src comp="148" pin="6"/><net_sink comp="144" pin=0"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="163" pin=4"/></net>

<net id="176"><net_src comp="78" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="173" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="187"><net_src comp="177" pin="6"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="188" pin="1"/><net_sink comp="192" pin=4"/></net>

<net id="202"><net_src comp="192" pin="6"/><net_sink comp="188" pin=0"/></net>

<net id="206"><net_src comp="78" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="217"><net_src comp="207" pin="6"/><net_sink comp="203" pin=0"/></net>

<net id="221"><net_src comp="88" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="90" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="218" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="236"><net_src comp="78" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="250"><net_src comp="78" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="251" pin=4"/></net>

<net id="264"><net_src comp="78" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="265" pin=4"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="287"><net_src comp="203" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="203" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="289"><net_src comp="279" pin="6"/><net_sink comp="275" pin=0"/></net>

<net id="293"><net_src comp="290" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="302"><net_src comp="188" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="188" pin="1"/><net_sink comp="294" pin=4"/></net>

<net id="304"><net_src comp="294" pin="6"/><net_sink comp="290" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="317"><net_src comp="173" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="173" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="309" pin="6"/><net_sink comp="305" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="332"><net_src comp="265" pin="6"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="265" pin="6"/><net_sink comp="324" pin=4"/></net>

<net id="334"><net_src comp="324" pin="6"/><net_sink comp="320" pin=0"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="347"><net_src comp="251" pin="6"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="251" pin="6"/><net_sink comp="339" pin=4"/></net>

<net id="349"><net_src comp="339" pin="6"/><net_sink comp="335" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="362"><net_src comp="237" pin="6"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="237" pin="6"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="354" pin="6"/><net_sink comp="350" pin=0"/></net>

<net id="368"><net_src comp="163" pin="6"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="375"><net_src comp="68" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="163" pin="6"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="148" pin="6"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="163" pin="6"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="144" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="2" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="6" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="8" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="10" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="12" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="16" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="22" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="30" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="32" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="38" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="40" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="44" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="46" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="52" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="538"><net_src comp="76" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="539"><net_src comp="399" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="540"><net_src comp="403" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="541"><net_src comp="407" pin="1"/><net_sink comp="507" pin=3"/></net>

<net id="542"><net_src comp="411" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="543"><net_src comp="415" pin="1"/><net_sink comp="507" pin=5"/></net>

<net id="544"><net_src comp="419" pin="1"/><net_sink comp="507" pin=6"/></net>

<net id="545"><net_src comp="423" pin="1"/><net_sink comp="507" pin=7"/></net>

<net id="546"><net_src comp="427" pin="1"/><net_sink comp="507" pin=8"/></net>

<net id="547"><net_src comp="431" pin="1"/><net_sink comp="507" pin=9"/></net>

<net id="548"><net_src comp="435" pin="1"/><net_sink comp="507" pin=10"/></net>

<net id="549"><net_src comp="439" pin="1"/><net_sink comp="507" pin=11"/></net>

<net id="550"><net_src comp="443" pin="1"/><net_sink comp="507" pin=12"/></net>

<net id="551"><net_src comp="447" pin="1"/><net_sink comp="507" pin=13"/></net>

<net id="552"><net_src comp="451" pin="1"/><net_sink comp="507" pin=14"/></net>

<net id="553"><net_src comp="455" pin="1"/><net_sink comp="507" pin=15"/></net>

<net id="554"><net_src comp="459" pin="1"/><net_sink comp="507" pin=16"/></net>

<net id="555"><net_src comp="463" pin="1"/><net_sink comp="507" pin=17"/></net>

<net id="556"><net_src comp="467" pin="1"/><net_sink comp="507" pin=18"/></net>

<net id="557"><net_src comp="471" pin="1"/><net_sink comp="507" pin=19"/></net>

<net id="558"><net_src comp="475" pin="1"/><net_sink comp="507" pin=20"/></net>

<net id="559"><net_src comp="479" pin="1"/><net_sink comp="507" pin=21"/></net>

<net id="560"><net_src comp="483" pin="1"/><net_sink comp="507" pin=22"/></net>

<net id="561"><net_src comp="487" pin="1"/><net_sink comp="507" pin=23"/></net>

<net id="562"><net_src comp="491" pin="1"/><net_sink comp="507" pin=24"/></net>

<net id="563"><net_src comp="495" pin="1"/><net_sink comp="507" pin=25"/></net>

<net id="564"><net_src comp="499" pin="1"/><net_sink comp="507" pin=26"/></net>

<net id="565"><net_src comp="503" pin="1"/><net_sink comp="507" pin=27"/></net>

<net id="566"><net_src comp="395" pin="1"/><net_sink comp="507" pin=28"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="585"><net_src comp="80" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="82" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="84" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="595"><net_src comp="86" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="177" pin="6"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="192" pin="6"/><net_sink comp="588" pin=2"/></net>

<net id="598"><net_src comp="207" pin="6"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="588" pin="5"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="579" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="116" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="354" pin="6"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="339" pin="6"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="324" pin="6"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="576" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="573" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="118" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="641"><net_src comp="131" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="646"><net_src comp="371" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="651"><net_src comp="377" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="656"><net_src comp="383" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="661"><net_src comp="389" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="125" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="588" pin=4"/></net>

<net id="670"><net_src comp="507" pin="29"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="675"><net_src comp="138" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="680"><net_src comp="567" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="685"><net_src comp="573" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="690"><net_src comp="576" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="695"><net_src comp="627" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="700"><net_src comp="599" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="354" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : outidx5 | {2 3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_0 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_1453 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_2454 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_3455 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_4456 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_5457 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_6458 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_7459 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_8 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_9 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_10 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_11 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_12 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_13 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_14 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_15 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_16 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_17 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_18 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_19 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_20 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_21 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_22 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_23 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_24 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_25 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : kernel_data_V_26 | {3 }
	Port: dense_resource_rf_gt_nin_rem0<ap_fixed,ap_fixed,config2_mult>.0.0.0.0 : w2_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln139 : 1
		outidx5_addr : 2
		out_index : 3
		w2_V_addr : 2
		w2_V_load : 3
		w_index : 1
		in_index : 1
		icmp_ln154 : 2
		icmp_ln135 : 1
	State 3
		tmp : 1
	State 4
		r_V : 1
	State 5
	State 6
	State 7
		tmp_9 : 1
		acc_0_V : 2
	State 8
		br_ln0 : 1
		acc_2_V_1 : 1
		acc_1_V_1 : 1
		acc_0_V_1 : 1
		p_0_25_i : 1
		p_0_13_i : 1
		p_0_01_i : 1
		empty : 1
		mrv_i : 2
		mrv_1_i : 3
		mrv_2_i : 4
		return_ln166 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    w_index_fu_371   |    0    |    0    |    15   |
|    add   |   in_index_fu_377   |    0    |    0    |    39   |
|          |    acc_0_V_fu_599   |    0    |    0    |    23   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln154_fu_567 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mux   |      tmp_fu_507     |    0    |    0    |    15   |
|          |     tmp_9_fu_588    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln154_fu_383  |    0    |    0    |    18   |
|          |  icmp_ln135_fu_389  |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_627     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  zext_ln139_fu_365  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln145_fu_395 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln1116_fu_573 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_576 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln3_fu_579  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     mrv_i_fu_605    |    0    |    0    |    0    |
|insertvalue|    mrv_1_i_fu_611   |    0    |    0    |    0    |
|          |    mrv_2_i_fu_617   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  return  | return_ln166_fu_623 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   168   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      acc_0_V_019_reg_173     |   16   |
|       acc_0_V_1_reg_305      |   16   |
|        acc_0_V_reg_697       |   16   |
|      acc_1_V_018_reg_188     |   16   |
|       acc_1_V_1_reg_290      |   16   |
|      acc_2_V_017_reg_203     |   16   |
|       acc_2_V_1_reg_275      |   16   |
|        do_init_reg_218       |    1   |
|      icmp_ln135_reg_658      |    1   |
|      icmp_ln154_reg_653      |    1   |
|    in_index_0_i27_reg_144    |   32   |
|       in_index_reg_648       |   32   |
|       out_index_reg_662      |    2   |
|     outidx5_addr_reg_633     |    7   |
|       p_0_01_i_reg_350       |   16   |
|       p_0_13_i_reg_335       |   16   |
|       p_0_25_i_reg_320       |   16   |
|          r_V_reg_692         |   26   |
|res_0_V_write_assign25_reg_233|   16   |
|res_1_V_write_assign23_reg_247|   16   |
|res_2_V_write_assign21_reg_261|   16   |
|     select_ln154_reg_677     |   32   |
|      sext_ln1116_reg_682     |   26   |
|      sext_ln1118_reg_687     |   26   |
|          tmp_reg_667         |   16   |
|       w2_V_addr_reg_638      |    7   |
|       w2_V_load_reg_672      |   10   |
|       w_index26_reg_159      |    7   |
|        w_index_reg_643       |    7   |
+------------------------------+--------+
|             Total            |   441  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_125   |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_138   |  p0  |   2  |   7  |   14   ||    9    |
| in_index_0_i27_reg_144 |  p0  |   2  |  32  |   64   ||    9    |
|   acc_0_V_019_reg_173  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_1_V_018_reg_188  |  p0  |   2  |  16  |   32   ||    9    |
|   acc_2_V_017_reg_203  |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_627       |  p0  |   2  |  10  |   20   ||    9    |
|       grp_fu_627       |  p1  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   240  ||  14.152 ||    72   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   168  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   441  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   441  |   240  |
+-----------+--------+--------+--------+--------+
