[1] ]W. A. Wulf and S. A. McKee, “Hitting the Memory Wall:
Implications of the Obvious,” Computer Architecture News,
vol. 23, pp. 20-24, March 1995.

[2] JEDEC, “Wide I/O Single Data Rate (Wide I/O SDR).”
http://www.jedec.org/standards-documents/docs/jesd229.

[3] Joint Electron Devices Engineering Council, “JEDEC:
3D-ICs.” http://www.jedec.org/category /technology-focusarea/3d-ics-0.

[4] J. T. Pawlowski, “Hybrid Memory Cube: Breakthrough
DRAM Performance with a Fundamentally Re-Architected
DRAM Subsystem,” in Proc. of the 28rd Hot Chips,
(Stanford, CA), August 2011.

[5] Intel, “KnightsLanding.”
http://www.realworldtech.com/knights-landing-details/.

[6] NVIDIA, “NVIDIA Pascal.”
http://devblogs.nvidia.com/parallelforall /nvlink-pascalstacked-memory-feeding-appetite-big-data/.

[7] B. Black, “Die Stacking is Happening,” in Proc. of the
Intl. Symp. on Microarchitecture, (Davis, CA), December
2013.

[8] “AMD Radeon! RS series graphics cards with
high-bandwidth memory.” http: //www.amd.com/enus/products/graphics/desktop/r9. Accessed: 2016-04-01.

[9] Joint Electron Devices Engineering Council, “JEDEC: High
Bandwidth Memory (HBM) DRAM.”
https://www.jedec.org/standardsdocuments/results/jesd235A.

[10] “NVDIMM.” https ://www.micron.com/products/dram—
modules/nvdimm#/, 2015. Accessed: 2016-04-01.

[11] M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable
high performance main memory system using phase-change
memory technology,” in Proceedings of the 36th Annual
International Symposium on Computer Architecture, ISCA
09, (New York, NY, USA), pp. 24-33, ACM, 2009.

[12] “PCM.” http://www. extremetech.com/extreme/182096ibm-demonstrates-next-gen-phase-change-memorythats-up-to-275-times-faster-than-your-ssd, 2015.
Accessed: 2016-04-01.

[13] C. Chou, A. Jaleel, and M. K. Qureshi, “Cameo: A
two-level memory organization with capacity of main
memory and flexibility of hardware-managed cache,” in
Proceedings of the 47th Annual IEEE/ACM International
Symposium on Microarchitecture, MICRO-47, 2014.

[14] M. R. Meswani, S. Blagodurov, D. Roberts, J. Slice,
M. Ignatowski, and G. H. Loh, “Heterogeneous memory
architectures: A hw/sw approach for mixing die-stacked
and off-package memories.,” in Proceedings of the
International Symposium on High Performance Computer
Architecture (HPCA), February 2015.

[15] A. J. Chiachen Chou and M. Qureshi, “CAMEO:A
Two-Level Memory Organization with Capacity of Main
Memory and Flexibility of Hardware-Managed Cache,” in
Proc. of the 47th Intl. Symp. on Microarchitecture,
(Cambridge, UK), December 2014.

[16] M. Qureshi and G. H. Loh, “Fundamental Latency
Trade-offs in Architecturing DRAM Caches:
Outperforming Impractical SRAM-Tags with a Simple and
Practical Design,” in Proc. of the 45th Intl. Symp. on
Microarchitecture, (Vancouver, Canada), December 2012.

[17] J. Sim, A. R. Alameldeen, Z. Chishti, C. Wilkerson, and
H. Kim, “Transparent hardware management of stacked
dram as part of memory,” in Proceedings of the 47th
Annual IEEE/ACM International Symposium on
Microarchitecture, MICRO-47, 2014.

[18] R. M. Karp, S. Shenker, and C. H. Papadimitriou, “A
simple algorithm for finding frequent elements in streams
and bags,” ACM Transactions on Database Systems
(TODS), vol. 28, no. 1, pp. 51-55, 2003.

[19] M. Charikar, K. Chen, and M. Farach-Colton, “Finding
frequent items in data streams,” Theoretical Computer
Science, vol. 312, no. 1, pp. 3-15, 2004.

[20] S. Volos, J. Picorel, B. Falsafi, and B. Grot, “Bump: Bulk
memory access prediction and streaming,” in Proceedings of
the 47th Annual IEEE/ACM International Symposium on
Microarchitecture, pp. 545-557, IEEE Computer Society,
2014.

[21] V. Karakostas, J. Gandhi, F. Ayar, A. Cristal, M. D. Hill,
K. S. McKinley, M. Nemirovsky, M. M. Swift, and
O. Unsal, “Redundant memory mappings for fast access to
large memories,” in Computer Architecture (ISCA), 2015
ACM/IEEE 42nd Annual International Symposium on,
pp. 66-78, IEEE, 2015.

[22] Y. Du, M. Zhou, B. R. Childers, D. Mossé, and R. Melhem,
“Supporting superpages in non-contiguous physical
memory,” in High Performance Computer Architecture
(HPCA), 2015 IEEE 21st International Symposium on,
pp. 223-234, IEEE, 2015.

[23] G. H. Loh and M. D. Hill, “Efficiently enabling conventional
block sizes for very large die-stacked dram caches,” in
Proceedings of the 44th Annual IEEE/ACM International
Symposium on Microarchitecture, pp. 454-464, ACM, 2011.

[24] C. Chou, A. Jaleel, and M. K. Qureshi, “Bear: techniques
for mitigating bandwidth bloat in gigascale dram caches,” in
Proceedings of the 42nd Annual International Symposium
on Computer Architecture, pp. 198-210, ACM, 2015.

[25] N. Gulur, M. Mehendale, R. Manikantan, and
R. Govindarajan, “Bi-modal dram cache: Improving hit
rate, hit latency and bandwidth,” in Microarchitecture
(MICRO), 2014 47th Annual IEEE/ACM International
Symposium on, pp. 38-50, IEEE, 2014.

[26] P. J. Nair, D. A. Roberts, and M. K. Qureshi, “Citadel:
Efficiently protecting stacked memory from large
granularity failures,” in Proceedings of the 47th Annual
IEEE/ACM International Symposium on
Microarchitecture, pp. 51-62, IEEE Computer Society,
2014.

[27] Y. Lee, J. Kim, H. Jang, H. Yang, J. Kim, J. Jeong, and
J. W. Lee, “A fully associative, tagless dram cache,” in
Proceedings of the 42nd Annual International Symposium
on Computer Architecture, pp. 211-222, ACM, 2015.

[28] D. Jevdjic, G. H. Loh, C. Kaynak, and B. Falsafi, “Unison
cache: A scalable and effective die-stacked dram cache,” in
Microarchitecture (MICRO), 2014 47th Annual
IEEE/ACM International Symposium on, pp. 25-37,
IEEE, 2014.

[29] G. H. Loh, “3d-stacked memory architectures for multi-core
processors,” in Proceedings of the 35th Annual
International Symposium on Computer Architecture, ISCA
08, (Washington, DC, USA), pp. 453-464, IEEE Computer
Society, 2008.

[30] Y. Kim, W. Yang, and O. Mutlu, “Ramulator: A fast and
extensible dram simulator,” 2015.

[31] J. L. Henning, “Spec cpu2006 benchmark descriptions,”
ACM SIGARCH Computer Architecture News, vol. 34,
no. 4, pp. 1-17, 2006.

[32] T. E. Carlson, W. Heirman, and L. Eeckhout, “Sniper:
exploring the level of abstraction for scalable and accurate
parallel multi-core simulation,” in Proceedings of 2011
International Conference for High Performance
Computing, Networking, Storage and Analysis, p. 52,
ACM, 2011.