Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 613c3a88af9341c79432a1b89d61f15d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab9_1_1_tb_behav xil_defaultlib.lab9_1_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit(AND=3,OR=3,REV=1)
Compiling module xil_defaultlib.lab9_1_1
Compiling module xil_defaultlib.lab9_1_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab9_1_1_tb_behav
