#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 14 22:24:50 2019
# Process ID: 6470
# Current directory: /home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1
# Command line: vivado -log agc_monitor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source agc_monitor.tcl
# Log file: /home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/agc_monitor.vds
# Journal file: /home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source agc_monitor.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top agc_monitor -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1346.027 ; gain = 48.637 ; free physical = 4380 ; free virtual = 19247
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'agc_monitor' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_monitor.v:4]
INFO: [Synth 8-6157] synthesizing module 'io_circuits' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/io_circuits.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized0' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized1' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized1' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized2' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized2' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized3' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized3' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'debounce__parameterized4' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter COUNT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce__parameterized4' (1#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'od_buf' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/od_buf.v:4]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'od_buf' (2#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/od_buf.v:4]
INFO: [Synth 8-6157] synthesizing module 'od_buf__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/od_buf.v:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'od_buf__parameterized0' (2#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/od_buf.v:4]
INFO: [Synth 8-6155] done synthesizing module 'io_circuits' (3#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/io_circuits.v:4]
INFO: [Synth 8-6157] synthesizing module 'monitor' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor.v:4]
INFO: [Synth 8-6157] synthesizing module 'usb_interface' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/usb_interface.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ1 bound to: 1 - type: integer 
	Parameter READ2 bound to: 2 - type: integer 
	Parameter WRITE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmd_receiver' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_receiver.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACTIVE bound to: 1 - type: integer 
	Parameter ESCAPED bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_receiver.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_receiver.v:81]
INFO: [Synth 8-6155] done synthesizing module 'cmd_receiver' (4#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_receiver.v:6]
INFO: [Synth 8-6157] synthesizing module 'cmd_fifo' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/cmd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cmd_fifo' (5#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/cmd_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'cmd_queue' of module 'cmd_fifo' requires 11 connections, but only 9 given [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/usb_interface.v:83]
INFO: [Synth 8-6157] synthesizing module 'read_fifo' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/read_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'read_fifo' (6#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/read_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'msg_sender' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/msg_sender.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ACTIVE bound to: 1 - type: integer 
	Parameter ESCAPE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/msg_sender.v:86]
INFO: [Synth 8-6155] done synthesizing module 'msg_sender' (7#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/msg_sender.v:6]
INFO: [Synth 8-6157] synthesizing module 'read_byte_fifo' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/read_byte_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'read_byte_fifo' (8#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/read_byte_fifo_stub.v:6]
WARNING: [Synth 8-350] instance 'read_byte_queue' of module 'read_byte_fifo' requires 12 connections, but only 10 given [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/usb_interface.v:156]
INFO: [Synth 8-6155] done synthesizing module 'usb_interface' (9#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/usb_interface.v:4]
INFO: [Synth 8-6157] synthesizing module 'cmd_controller' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_controller.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ERASABLE bound to: 1 - type: integer 
	Parameter FIXED bound to: 2 - type: integer 
	Parameter CHANNELS bound to: 3 - type: integer 
	Parameter SIM_ERASABLE bound to: 4 - type: integer 
	Parameter SIM_FIXED bound to: 5 - type: integer 
	Parameter CONTROL bound to: 6 - type: integer 
	Parameter STATUS bound to: 7 - type: integer 
	Parameter MON_REGS bound to: 8 - type: integer 
	Parameter MON_CHANNELS bound to: 9 - type: integer 
	Parameter MON_DSKY bound to: 10 - type: integer 
	Parameter TRACE bound to: 11 - type: integer 
	Parameter NASSP bound to: 12 - type: integer 
	Parameter SEND_READ_MSG bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmd_controller' (10#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/cmd_controller.v:6]
INFO: [Synth 8-6157] synthesizing module 'control_regs' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/control_regs.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/control_regs.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/control_regs.v:310]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/control_regs.v:365]
INFO: [Synth 8-6155] done synthesizing module 'control_regs' (11#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/control_regs.v:6]
INFO: [Synth 8-6157] synthesizing module 'status_regs' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/status_regs.v:6]
	Parameter VFAIL bound to: 0 - type: integer 
	Parameter OSCAL bound to: 1 - type: integer 
	Parameter SCAFL bound to: 2 - type: integer 
	Parameter SCDBL bound to: 3 - type: integer 
	Parameter CTRAL bound to: 4 - type: integer 
	Parameter TCAL bound to: 5 - type: integer 
	Parameter RPTAL bound to: 6 - type: integer 
	Parameter FPAL bound to: 7 - type: integer 
	Parameter EPAL bound to: 8 - type: integer 
	Parameter WATCH bound to: 9 - type: integer 
	Parameter PIPAL bound to: 10 - type: integer 
	Parameter WARN bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mon_adc' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/mon_adc_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mon_adc' (12#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/mon_adc_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/status_regs.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/status_regs.v:199]
INFO: [Synth 8-6155] done synthesizing module 'status_regs' (13#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/status_regs.v:6]
INFO: [Synth 8-6157] synthesizing module 'start_stop' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/start_stop.v:5]
INFO: [Synth 8-6155] done synthesizing module 'start_stop' (14#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/start_stop.v:5]
INFO: [Synth 8-6157] synthesizing module 'clear_timer' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/clear_timer.v:4]
	Parameter CT_COUNT bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'clear_timer' (15#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/clear_timer.v:4]
INFO: [Synth 8-6157] synthesizing module 'monitor_regs' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_regs.v:6]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (16#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
INFO: [Synth 8-6157] synthesizing module 'register2' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register2' (17#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (17#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
INFO: [Synth 8-6157] synthesizing module 'register2__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register2__parameterized0' (17#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (17#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register.v:4]
INFO: [Synth 8-6157] synthesizing module 'edit' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/edit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'edit' (18#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/edit.v:6]
INFO: [Synth 8-6157] synthesizing module 'register2__parameterized1' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register2__parameterized1' (18#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/register2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'monitor_regs' (19#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_regs.v:6]
INFO: [Synth 8-6157] synthesizing module 'monitor_channels' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_channels.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000000011 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000000100 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized0' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized1' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000000101 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized1' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized2' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000000110 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized2' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized3' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000000111 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized3' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized4' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001000 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized4' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized5' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001001 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized5' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized6' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001010 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized6' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized7' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001011 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized7' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized8' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001100 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized8' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized9' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001101 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized9' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized10' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000001110 
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized10' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized11' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011000 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized11' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized12' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011001 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized12' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized13' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011010 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized13' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized14' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011011 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized14' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized15' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011100 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized15' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6157] synthesizing module 'channel__parameterized16' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
	Parameter CHAN bound to: 9'b000011101 
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel__parameterized16' (20#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/channel.v:4]
INFO: [Synth 8-6155] done synthesizing module 'monitor_channels' (21#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_channels.v:4]
INFO: [Synth 8-6157] synthesizing module 'restart_monitor' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/restart_monitor.v:4]
INFO: [Synth 8-6155] done synthesizing module 'restart_monitor' (22#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/restart_monitor.v:4]
INFO: [Synth 8-6157] synthesizing module 'peripheral_instructions' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/peripheral_instructions.v:5]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT_MREQ_DONE bound to: 1 - type: integer 
	Parameter REQUEST bound to: 2 - type: integer 
	Parameter ALLOW_MCT bound to: 3 - type: integer 
	Parameter READ bound to: 4 - type: integer 
	Parameter LOAD bound to: 5 - type: integer 
	Parameter READCH bound to: 6 - type: integer 
	Parameter LOADCH bound to: 7 - type: integer 
	Parameter TCSAJ bound to: 8 - type: integer 
	Parameter COMPLETE bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/peripheral_instructions.v:123]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/peripheral_instructions.v:138]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/peripheral_instructions.v:182]
INFO: [Synth 8-6155] done synthesizing module 'peripheral_instructions' (23#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/peripheral_instructions.v:5]
INFO: [Synth 8-6157] synthesizing module 'agc_fixed' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_fixed.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SET_FEXT bound to: 1 - type: integer 
	Parameter READ_FIXED bound to: 2 - type: integer 
	Parameter COMPLETE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_addr_encoder' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/fixed_addr_encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fixed_addr_encoder' (24#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/fixed_addr_encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'agc_fixed' (25#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_fixed.v:6]
INFO: [Synth 8-6157] synthesizing module 'agc_erasable' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_erasable.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_ERASABLE bound to: 1 - type: integer 
	Parameter WRITE_ERASABLE bound to: 2 - type: integer 
	Parameter SEND_DATA bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'erasable_addr_encoder' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_addr_encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'erasable_addr_encoder' (26#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_addr_encoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'agc_erasable' (27#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_erasable.v:6]
INFO: [Synth 8-6157] synthesizing module 'agc_channels' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_channels.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter READ_CHANNEL bound to: 1 - type: integer 
	Parameter WRITE_CHANNEL bound to: 2 - type: integer 
	Parameter SEND_DATA bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'agc_channels' (28#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_channels.v:6]
INFO: [Synth 8-6157] synthesizing module 'core_rope_sim' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/core_rope_sim.v:6]
INFO: [Synth 8-6157] synthesizing module 'fixed_addr_decoder' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/fixed_addr_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fixed_addr_decoder' (29#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/fixed_addr_decoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'rope_sim_mem' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/rope_sim_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rope_sim_mem' (30#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/rope_sim_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'core_rope_sim' (31#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/core_rope_sim.v:6]
INFO: [Synth 8-6157] synthesizing module 'erasable_mem_sim' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_mem_sim.v:6]
	Parameter IDLE bound to: 2'b00 
	Parameter ACTIVE bound to: 2'b01 
	Parameter COMPLETE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'erasable_addr_decoder' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_addr_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'erasable_addr_decoder' (32#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_addr_decoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'erasable_sim_mem' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/erasable_sim_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'erasable_sim_mem' (33#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/erasable_sim_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'unedit' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/unedit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unedit' (34#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/unedit.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_mem_sim.v:124]
INFO: [Synth 8-6155] done synthesizing module 'erasable_mem_sim' (35#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/erasable_mem_sim.v:6]
INFO: [Synth 8-6157] synthesizing module 'rupt_injector' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/rupt_injector.v:6]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WAIT_FOR_RSM bound to: 1 - type: integer 
	Parameter BREAK_RSM bound to: 2 - type: integer 
	Parameter WAIT_FOR_NDX1 bound to: 3 - type: integer 
	Parameter FORCE_TCF bound to: 4 - type: integer 
	Parameter COMPLETE bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/rupt_injector.v:107]
INFO: [Synth 8-6155] done synthesizing module 'rupt_injector' (36#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/rupt_injector.v:6]
INFO: [Synth 8-6157] synthesizing module 'monitor_dsky' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_dsky.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_dsky.v:86]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_dsky.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_dsky.v:262]
INFO: [Synth 8-6155] done synthesizing module 'monitor_dsky' (37#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor_dsky.v:6]
INFO: [Synth 8-6157] synthesizing module 'instruction_trace' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/instruction_trace.v:4]
INFO: [Synth 8-6157] synthesizing module 'trace_memory' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/trace_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'trace_memory' (38#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/trace_memory_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction_trace' (39#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/instruction_trace.v:4]
INFO: [Synth 8-6157] synthesizing module 'nassp_bridge' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:215]
INFO: [Synth 8-6157] synthesizing module 'ones_comp_adder' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/ones_comp_adder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ones_comp_adder' (40#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/ones_comp_adder.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101000 
	Parameter REGISTER bound to: 16'b0000000000110000 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b10000 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized0' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101001 
	Parameter REGISTER bound to: 16'b0000000000110001 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b01110 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized0' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized1' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101010 
	Parameter REGISTER bound to: 16'b0000000000110010 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b01101 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized1' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized2' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101011 
	Parameter REGISTER bound to: 16'b0000000000110011 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b01100 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized2' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized3' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101100 
	Parameter REGISTER bound to: 16'b0000000000110100 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b01011 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized3' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized4' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000101101 
	Parameter REGISTER bound to: 16'b0000000000110101 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b00100 
	Parameter SERIAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized4' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-6157] synthesizing module 'output_counter__parameterized5' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
	Parameter ADDRESS bound to: 12'b000000110000 
	Parameter REGISTER bound to: 16'b0000000000110110 
	Parameter CHANNEL bound to: 9'b000001100 
	Parameter BIT bound to: 5'b00011 
	Parameter SERIAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'output_counter__parameterized5' (41#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/output_counter.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:451]
INFO: [Synth 8-155] case statement is not full and has no default [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:521]
INFO: [Synth 8-6155] done synthesizing module 'nassp_bridge' (42#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/nassp_bridge.v:6]
INFO: [Synth 8-6155] done synthesizing module 'monitor' (43#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/monitor.v:4]
INFO: [Synth 8-6157] synthesizing module 'monitor_ps_wrapper' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/hdl/monitor_ps_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'monitor_ps' [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/synth/monitor_ps.v:13]
INFO: [Synth 8-6157] synthesizing module 'monitor_ps_processing_system7_0_0' [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/monitor_ps_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'monitor_ps_processing_system7_0_0' (44#1) [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/.Xil/Vivado-6470-luminary/realtime/monitor_ps_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'monitor_ps_processing_system7_0_0' requires 25 connections, but only 22 given [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/synth/monitor_ps.v:79]
INFO: [Synth 8-6155] done synthesizing module 'monitor_ps' (45#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/synth/monitor_ps.v:13]
INFO: [Synth 8-6155] done synthesizing module 'monitor_ps_wrapper' (46#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/hdl/monitor_ps_wrapper.v:12]
INFO: [Synth 8-6155] done synthesizing module 'agc_monitor' (47#1) [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/new/agc_monitor.v:4]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[13]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[12]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[11]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[4]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized5 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[13]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[12]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[11]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[3]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized4 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[13]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[12]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[4]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[3]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized3 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[13]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[11]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[4]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[3]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized2 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[12]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[11]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[4]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[3]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized1 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[16]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[13]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[12]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[11]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[10]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[9]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[8]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[7]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[6]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[5]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[4]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[3]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[2]
WARNING: [Synth 8-3331] design output_counter__parameterized0 has unconnected port mwl[1]
WARNING: [Synth 8-3331] design output_counter has unconnected port g[15]
WARNING: [Synth 8-3331] design output_counter has unconnected port mwl[15]
WARNING: [Synth 8-3331] design output_counter has unconnected port mwl[14]
WARNING: [Synth 8-3331] design output_counter has unconnected port mwl[13]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.777 ; gain = 122.387 ; free physical = 4355 ; free virtual = 19232
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.777 ; gain = 122.387 ; free physical = 4340 ; free virtual = 19217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1419.777 ; gain = 122.387 ; free physical = 4340 ; free virtual = 19217
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc] for cell 'monitor_ps/monitor_ps_i/processing_system7_0'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc] for cell 'monitor_ps/monitor_ps_i/processing_system7_0'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/cmd_fifo/cmd_fifo/cmd_fifo_in_context.xdc] for cell 'mon/usb_if/cmd_queue'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/cmd_fifo/cmd_fifo/cmd_fifo_in_context.xdc] for cell 'mon/usb_if/cmd_queue'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/read_fifo/read_fifo/read_fifo_in_context.xdc] for cell 'mon/usb_if/read_msg_queue'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/read_fifo/read_fifo/read_fifo_in_context.xdc] for cell 'mon/usb_if/read_msg_queue'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/read_byte_fifo/read_byte_fifo/read_byte_fifo_in_context.xdc] for cell 'mon/usb_if/read_byte_queue'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/read_byte_fifo/read_byte_fifo/read_byte_fifo_in_context.xdc] for cell 'mon/usb_if/read_byte_queue'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/mon_adc/mon_adc/mon_adc_in_context.xdc] for cell 'mon/stat_regs/adc'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/mon_adc/mon_adc/mon_adc_in_context.xdc] for cell 'mon/stat_regs/adc'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/rope_sim_mem/rope_sim_mem/rope_sim_mem_in_context.xdc] for cell 'mon/crs/rope_mem'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/rope_sim_mem/rope_sim_mem/rope_sim_mem_in_context.xdc] for cell 'mon/crs/rope_mem'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/erasable_sim_mem/erasable_sim_mem/erasable_sim_mem_in_context.xdc] for cell 'mon/ems/core_mem'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/erasable_sim_mem/erasable_sim_mem/erasable_sim_mem_in_context.xdc] for cell 'mon/ems/core_mem'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/trace_memory/trace_memory/trace_memory_in_context.xdc] for cell 'mon/trace/mem'
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/ip/trace_memory/trace_memory/trace_memory_in_context.xdc] for cell 'mon/trace/mem'
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/constrs_1/new/agc_monitor.xdc]
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.srcs/constrs_1/new/agc_monitor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mike/agc_monitor/fpga/agc_monitor.srcs/constrs_1/new/agc_monitor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/agc_monitor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/agc_monitor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.824 ; gain = 0.000 ; free physical = 4045 ; free virtual = 18924
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.824 ; gain = 0.000 ; free physical = 4044 ; free virtual = 18924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.824 ; gain = 0.000 ; free physical = 4044 ; free virtual = 18924
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1809.824 ; gain = 0.000 ; free physical = 4044 ; free virtual = 18924
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mon/crs/rope_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mon/ems/core_mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mon/trace/mem' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4150 ; free virtual = 19022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4150 ; free virtual = 19022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/mike/agc_monitor/fpga/agc_monitor.srcs/sources_1/bd/monitor_ps/ip/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0/monitor_ps_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property DONT_TOUCH = true for monitor_ps/monitor_ps_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for monitor_ps/monitor_ps_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/usb_if/cmd_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/usb_if/read_msg_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/usb_if/read_byte_queue. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/stat_regs/adc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/crs/rope_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/ems/core_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mon/trace/mem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4170 ; free virtual = 19031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_receiver'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "write_index_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'msg_sender'
INFO: [Synth 8-5546] ROM "out_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usb_interface'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "proceed_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "start_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stop_conds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnhrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnhnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nhalga" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nhstrt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nhstrt2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "doscal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbltst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "downrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "handrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_eb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_s_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_eb_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_eb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_s_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_eb_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_comp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_comp_val_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_comp_par" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_comp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_comp_val_ign" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_comp_stat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_times" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "w_pulses" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_only" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ldrd_s1_s2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periph_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periph_loadch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periph_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periph_readch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "periph_tcsaj" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "crs_bank_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ems_bank_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_vccint" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_vccaux" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_bplssw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_p4sw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_p3v3io" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_mtemp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mws_adv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inhibit_ws" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inhibit_ws" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'agc_fixed'
INFO: [Synth 8-5544] ROM "periph_loadch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periph_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'agc_erasable'
INFO: [Synth 8-5544] ROM "periph_load" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periph_read" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'agc_channels'
INFO: [Synth 8-5544] ROM "periph_loadch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "periph_readch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'erasable_mem_sim'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rupt_injector'
INFO: [Synth 8-5544] ROM "mnhsbf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mnhsbf" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "main_keycode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nav_keycode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "proceed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipaz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_wts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_t12s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch30_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch31_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch32_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch33_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "downrupt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ems_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipaz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_wts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_t12s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch30_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch31_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch32_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch33_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "downrupt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ems_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mdt_redirect" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                 ESCAPED |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                  ESCAPE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'msg_sender'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   READ1 |                               01 |                               01
                   READ2 |                               10 |                               10
                   WRITE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'usb_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                SET_FEXT |                               01 |                               01
              READ_FIXED |                               10 |                               10
                COMPLETE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'agc_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
           READ_ERASABLE |                               01 |                               01
               SEND_DATA |                               10 |                               11
          WRITE_ERASABLE |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'agc_erasable'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            READ_CHANNEL |                               01 |                               01
               SEND_DATA |                               10 |                               11
           WRITE_CHANNEL |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'agc_channels'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  ACTIVE |                               01 |                               01
                COMPLETE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'erasable_mem_sim'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_FOR_RSM |                              001 |                              001
               BREAK_RSM |                              010 |                              010
           WAIT_FOR_NDX1 |                              011 |                              011
               FORCE_TCF |                              100 |                              100
                COMPLETE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rupt_injector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4340 ; free virtual = 19161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 9     
	   2 Input     15 Bit       Adders := 9     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 3     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               27 Bit    Registers := 3     
	               16 Bit    Registers := 43    
	               15 Bit    Registers := 39    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 20    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 189   
+---Muxes : 
	  40 Input     64 Bit        Muxes := 1     
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	  15 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 48    
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 39    
	   8 Input     15 Bit        Muxes := 1     
	  22 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 15    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	  22 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 44    
	  13 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 258   
	   3 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 23    
	  15 Input      1 Bit        Muxes := 22    
	  34 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 19    
	  12 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cmd_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
Module msg_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module usb_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_controller 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 5     
Module control_regs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 3     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 4     
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	  40 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 6     
	   8 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 40    
	  34 Input      1 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 5     
Module status_regs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
Module start_stop 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module clear_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module register2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module register2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module edit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module register2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module monitor_regs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module channel 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module channel__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module channel__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module channel__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module channel__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module channel__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module channel__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module monitor_channels 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  22 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  22 Input      5 Bit        Muxes := 1     
Module restart_monitor 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module peripheral_instructions 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module fixed_addr_encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module agc_fixed 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module agc_erasable 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module agc_channels 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module core_rope_sim 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module unedit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module erasable_mem_sim 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module rupt_injector 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module monitor_dsky 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  15 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module instruction_trace 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
Module ones_comp_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
Module output_counter 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module output_counter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module nassp_bridge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 10    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 12    
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	  16 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "mws_adv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch30_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch31_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch32_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch33_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_wts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tloss_t12s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "downrupt_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipaz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agc_pipax" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "msg_sndr/next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cmd_rx/write_index_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_rx/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msg_sndr/out_byte" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "next_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stop_conds" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnhrpt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mnhnc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_eb" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mon/nassp/\target_addr_reg[12] )
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_data_reg[1]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[2]' (FDC) to 'mon/nassp/ems_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[4]' (FDC) to 'mon/nassp/ems_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[7]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[8]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[9]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[10]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/ems_addr_reg[11]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[1]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[2]' (FDC) to 'mon/nassp/periph_s_reg[3]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[2]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[3]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[4]' (FDC) to 'mon/nassp/periph_s_reg[5]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[4]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[4]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[5]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[5]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[6]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[6]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[7]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[7]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[7]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[8]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[8]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[8]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[9]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/ctrl_regs/periph_bb_reg[9]' (FDC) to 'mon/ctrl_regs/periph_bb_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[9]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[10]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mon/ctrl_regs/\periph_bb_reg[10] )
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[10]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[11]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[11]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_s_reg[12]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[12]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[13]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[14]' (FDC) to 'mon/nassp/periph_bb_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_data_reg[15]' (FDC) to 'mon/nassp/periph_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/periph_bb_reg[15]' (FDC) to 'mon/nassp/mdt_redirect_reg[1]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[1]' (FDC) to 'mon/nassp/mdt_redirect_reg[2]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[2]' (FDC) to 'mon/nassp/mdt_redirect_reg[3]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[3]' (FDC) to 'mon/nassp/mdt_redirect_reg[4]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[4]' (FDC) to 'mon/nassp/mdt_redirect_reg[5]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[5]' (FDC) to 'mon/nassp/mdt_redirect_reg[7]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[7]' (FDC) to 'mon/nassp/mdt_redirect_reg[8]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[8]' (FDC) to 'mon/nassp/mdt_redirect_reg[9]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[9]' (FDC) to 'mon/nassp/mdt_redirect_reg[10]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[10]' (FDC) to 'mon/nassp/mdt_redirect_reg[11]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[11]' (FDC) to 'mon/nassp/mdt_redirect_reg[12]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[12]' (FDC) to 'mon/nassp/mdt_redirect_reg[13]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[13]' (FDC) to 'mon/nassp/mdt_redirect_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mon/rupts/\pending_rupts_reg[2] )
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[14]' (FDC) to 'mon/nassp/mdt_redirect_reg[15]'
INFO: [Synth 8-3886] merging instance 'mon/nassp/mdt_redirect_reg[15]' (FDC) to 'mon/nassp/mdt_redirect_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mon/nassp/\mdt_redirect_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4953 ; free virtual = 19512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'monitor_ps/monitor_ps_i/processing_system7_0/FCLK_CLK0' to pin 'monitor_ps/monitor_ps_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4816 ; free virtual = 19416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1809.824 ; gain = 512.434 ; free physical = 4810 ; free virtual = 19404
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mon/mon_regs/monwt_sr_reg[0]' (FDC) to 'mon/nassp/monwt_q_reg'
INFO: [Synth 8-3886] merging instance 'mon/ctmr/monwt_d_reg' (FDC) to 'mon/nassp/monwt_q_reg'
INFO: [Synth 8-3886] merging instance 'mon/crs/mrgg_r_reg' (FDC) to 'mon/ems/mrgg_p_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4810 ; free virtual = 19406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop mon/periph_insts/request_reg[0] is being inverted and renamed to mon/periph_insts/request_reg[0]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4793 ; free virtual = 19399
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4792 ; free virtual = 19398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4793 ; free virtual = 19397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4793 ; free virtual = 19398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4793 ; free virtual = 19396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4796 ; free virtual = 19397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |rope_sim_mem                      |         1|
|2     |erasable_sim_mem                  |         1|
|3     |mon_adc                           |         1|
|4     |trace_memory                      |         1|
|5     |cmd_fifo                          |         1|
|6     |read_fifo                         |         1|
|7     |read_byte_fifo                    |         1|
|8     |monitor_ps_processing_system7_0_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |cmd_fifo                          |     1|
|2     |erasable_sim_mem                  |     1|
|3     |mon_adc                           |     1|
|4     |monitor_ps_processing_system7_0_0 |     1|
|5     |read_byte_fifo                    |     1|
|6     |read_fifo                         |     1|
|7     |rope_sim_mem                      |     1|
|8     |trace_memory                      |     1|
|9     |BUFG                              |     2|
|10    |CARRY4                            |   103|
|11    |LUT1                              |    65|
|12    |LUT2                              |   313|
|13    |LUT3                              |   707|
|14    |LUT4                              |   306|
|15    |LUT5                              |   406|
|16    |LUT6                              |  1202|
|17    |MUXF7                             |    40|
|18    |MUXF8                             |     2|
|19    |FDCE                              |  2374|
|20    |FDPE                              |    71|
|21    |IBUF                              |    91|
|22    |IOBUF                             |     8|
|23    |OBUF                              |    18|
|24    |OBUFT                             |    32|
+------+----------------------------------+------+

Report Instance Areas: 
+------+------------------+-------------------------------+------+
|      |Instance          |Module                         |Cells |
+------+------------------+-------------------------------+------+
|1     |top               |                               |  5996|
|2     |  io              |io_circuits                    |   709|
|3     |    db1           |debounce                       |    15|
|4     |    db10          |debounce__parameterized3       |    49|
|5     |    db11          |debounce__parameterized4       |    19|
|6     |    db12          |debounce_14                    |    15|
|7     |    db13          |debounce_15                    |    15|
|8     |    db14          |debounce_16                    |    14|
|9     |    db15          |debounce_17                    |    14|
|10    |    db16          |debounce_18                    |    14|
|11    |    db17          |debounce_19                    |    15|
|12    |    db18          |debounce_20                    |    14|
|13    |    db19          |debounce_21                    |    14|
|14    |    db2           |debounce_22                    |    24|
|15    |    db20          |debounce_23                    |    16|
|16    |    db21          |debounce_24                    |    14|
|17    |    db22          |debounce_25                    |    15|
|18    |    db23          |debounce_26                    |    14|
|19    |    db24          |debounce_27                    |    14|
|20    |    db25          |debounce_28                    |    16|
|21    |    db26          |debounce_29                    |    20|
|22    |    db27          |debounce_30                    |    19|
|23    |    db28          |debounce_31                    |    15|
|24    |    db29          |debounce_32                    |    16|
|25    |    db3           |debounce__parameterized0       |    78|
|26    |    db30          |debounce_33                    |    16|
|27    |    db31          |debounce_34                    |    19|
|28    |    db32          |debounce_35                    |    14|
|29    |    db4           |debounce__parameterized1       |    94|
|30    |    db5           |debounce_36                    |    15|
|31    |    db6           |debounce_37                    |    15|
|32    |    db7           |debounce_38                    |    29|
|33    |    db8           |debounce_39                    |    15|
|34    |    db9           |debounce__parameterized2       |    33|
|35    |  mon             |monitor                        |  5133|
|36    |    channels      |agc_channels                   |     6|
|37    |    cmd_ctrl      |cmd_controller                 |   676|
|38    |    crs           |core_rope_sim                  |   128|
|39    |    ctmr          |clear_timer                    |   390|
|40    |    ctrl_regs     |control_regs                   |   541|
|41    |    ems           |erasable_mem_sim               |   105|
|42    |    erasable      |agc_erasable                   |     5|
|43    |    fixed         |agc_fixed                      |     7|
|44    |    mon_chans     |monitor_channels               |   337|
|45    |      chan_10     |channel__parameterized4        |    51|
|46    |      chan_11     |channel__parameterized5        |    15|
|47    |      chan_12     |channel__parameterized6        |    15|
|48    |      chan_13     |channel__parameterized7        |    15|
|49    |      chan_14     |channel__parameterized8        |    37|
|50    |      chan_15     |channel__parameterized9        |     5|
|51    |      chan_16     |channel__parameterized10       |     7|
|52    |      chan_3      |channel                        |    15|
|53    |      chan_30     |channel__parameterized11       |    15|
|54    |      chan_31     |channel__parameterized12       |    23|
|55    |      chan_32     |channel__parameterized13       |    15|
|56    |      chan_33     |channel__parameterized14       |    21|
|57    |      chan_34     |channel__parameterized15       |    15|
|58    |      chan_35     |channel__parameterized16       |    30|
|59    |      chan_4      |channel__parameterized0        |    38|
|60    |      chan_5      |channel__parameterized1        |     8|
|61    |      chan_6      |channel__parameterized2        |     8|
|62    |      chan_7      |channel__parameterized3        |     3|
|63    |    mon_dsky      |monitor_dsky                   |   253|
|64    |    mon_regs      |monitor_regs                   |   475|
|65    |      editing     |edit                           |    27|
|66    |      reg_a       |register                       |    16|
|67    |      reg_b       |register_5                     |    20|
|68    |      reg_eb      |register2                      |     3|
|69    |      reg_fb      |register__parameterized0       |     5|
|70    |      reg_g       |register2__parameterized1      |    41|
|71    |      reg_l       |register_6                     |    17|
|72    |      reg_q       |register_7                     |    18|
|73    |      reg_s       |register2__parameterized0      |    99|
|74    |      reg_true_eb |register2_8                    |     4|
|75    |      reg_true_fb |register__parameterized0_9     |    10|
|76    |      reg_true_s  |register__parameterized1       |    48|
|77    |      reg_u       |register_10                    |    29|
|78    |      reg_w       |register_11                    |    16|
|79    |      reg_y       |register_12                    |    41|
|80    |      reg_z       |register_13                    |    45|
|81    |    nassp         |nassp_bridge                   |  1090|
|82    |      altm        |output_counter__parameterized5 |    55|
|83    |      cduscmd     |output_counter__parameterized3 |    77|
|84    |        adder     |ones_comp_adder_4              |    15|
|85    |      cdutcmd     |output_counter__parameterized2 |    78|
|86    |        adder     |ones_comp_adder_3              |    15|
|87    |      cduxcmd     |output_counter                 |    76|
|88    |        adder     |ones_comp_adder_2              |    15|
|89    |      cduycmd     |output_counter__parameterized0 |    93|
|90    |        adder     |ones_comp_adder_1              |    15|
|91    |      cduzcmd     |output_counter__parameterized1 |   108|
|92    |        adder     |ones_comp_adder_0              |    15|
|93    |      thrust      |output_counter__parameterized4 |    76|
|94    |        adder     |ones_comp_adder                |    15|
|95    |    periph_insts  |peripheral_instructions        |   166|
|96    |    restart_mon   |restart_monitor                |     9|
|97    |    rupts         |rupt_injector                  |    34|
|98    |    stat_regs     |status_regs                    |   181|
|99    |    strt_stp      |start_stop                     |    17|
|100   |    trace         |instruction_trace              |   236|
|101   |    usb_if        |usb_interface                  |   295|
|102   |      cmd_rx      |cmd_receiver                   |    86|
|103   |      msg_sndr    |msg_sender                     |    92|
|104   |  monitor_ps      |monitor_ps_wrapper             |     3|
|105   |    monitor_ps_i  |monitor_ps                     |     3|
+------+------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.832 ; gain = 515.441 ; free physical = 4796 ; free virtual = 19397
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1812.832 ; gain = 125.395 ; free physical = 4852 ; free virtual = 19453
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1812.840 ; gain = 515.441 ; free physical = 4863 ; free virtual = 19464
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.848 ; gain = 0.000 ; free physical = 4804 ; free virtual = 19397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
400 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1844.848 ; gain = 547.820 ; free physical = 4863 ; free virtual = 19457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.848 ; gain = 0.000 ; free physical = 4863 ; free virtual = 19457
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/mike/agc_monitor/fpga/agc_monitor.runs/synth_1/agc_monitor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file agc_monitor_utilization_synth.rpt -pb agc_monitor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 14 22:26:06 2019...
