#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 13:02:52 2020
# Process ID: 108
# Current directory: C:/Users/mac/Desktop/project_2/project_2.runs/Recognize_Top_0_synth_1
# Command line: vivado.exe -log Recognize_Top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Recognize_Top_0.tcl
# Log file: C:/Users/mac/Desktop/project_2/project_2.runs/Recognize_Top_0_synth_1/Recognize_Top_0.vds
# Journal file: C:/Users/mac/Desktop/project_2/project_2.runs/Recognize_Top_0_synth_1\vivado.jou
#-----------------------------------------------------------
source Recognize_Top_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Image-Process-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/SEA-master/Examples/FPGA-IP/Num5-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Num3-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Get_X-IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SEA-master/Examples/FPGA-IP/Num2-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 357.273 ; gain = 31.258
Command: synth_design -top Recognize_Top_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8568 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 475.383 ; gain = 103.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Recognize_Top_0' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/synth/Recognize_Top_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Recognize_Top' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Recognize_Top.v:23]
	Parameter HANG34 bound to: 33 - type: integer 
	Parameter HANG67 bound to: 66 - type: integer 
	Parameter LIE50 bound to: 55 - type: integer 
	Parameter HANG100 bound to: 99 - type: integer 
	Parameter HANG110 bound to: 109 - type: integer 
	Parameter HANG720 bound to: 719 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'judge' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/judge.v:23]
	Parameter HANG34 bound to: 33 - type: integer 
	Parameter HANG67 bound to: 66 - type: integer 
	Parameter LIE50 bound to: 55 - type: integer 
	Parameter HANG100 bound to: 99 - type: integer 
	Parameter HANG110 bound to: 109 - type: integer 
	Parameter HANG720 bound to: 719 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_out1_1_reg was removed.  [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/judge.v:41]
WARNING: [Synth 8-6014] Unused sequential element data_out24_1_reg was removed.  [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/judge.v:42]
INFO: [Synth 8-6155] done synthesizing module 'judge' (1#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/judge.v:23]
INFO: [Synth 8-6157] synthesizing module 'point' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/point.v:23]
	Parameter HANG34 bound to: 33 - type: integer 
	Parameter HANG67 bound to: 66 - type: integer 
	Parameter LIE50 bound to: 55 - type: integer 
	Parameter HANG100 bound to: 99 - type: integer 
	Parameter HANG110 bound to: 109 - type: integer 
	Parameter HANG720 bound to: 719 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-4471] merging register 'data2_reg' into 'data1_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/point.v:72]
WARNING: [Synth 8-6014] Unused sequential element data2_reg was removed.  [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/point.v:72]
INFO: [Synth 8-6155] done synthesizing module 'point' (2#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/point.v:23]
INFO: [Synth 8-6157] synthesizing module 'number_judge' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/num_judge.v:23]
	Parameter HANG34 bound to: 33 - type: integer 
	Parameter HANG67 bound to: 66 - type: integer 
	Parameter LIE50 bound to: 55 - type: integer 
	Parameter HANG100 bound to: 99 - type: integer 
	Parameter HANG110 bound to: 109 - type: integer 
	Parameter HANG720 bound to: 719 - type: integer 
	Parameter LIE1280 bound to: 1279 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter10' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/counter10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter10' (3#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/counter10.v:23]
INFO: [Synth 8-6157] synthesizing module 'Get_X' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:23]
WARNING: [Synth 8-5788] Register num1_reg in module Get_X is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:34]
WARNING: [Synth 8-5788] Register num2_reg in module Get_X is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Get_X' (4#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:23]
INFO: [Synth 8-6155] done synthesizing module 'number_judge' (5#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/num_judge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Recognize_Top' (6#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Recognize_Top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Recognize_Top_0' (7#1) [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/synth/Recognize_Top_0.v:58]
WARNING: [Synth 8-3331] design number_judge has unconnected port data_in
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[11]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[10]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[9]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[8]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[7]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[6]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[5]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[4]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[3]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[2]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[1]
WARNING: [Synth 8-3331] design number_judge has unconnected port hdata[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 530.957 ; gain = 159.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 530.957 ; gain = 159.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 530.957 ; gain = 159.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 812.715 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 815.270 ; gain = 2.555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 815.270 ; gain = 443.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 815.270 ; gain = 443.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 815.270 ; gain = 443.563
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 815.270 ; gain = 443.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module judge 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module point 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module counter10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Get_X 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module number_judge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	  10 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Get_X1/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Get_X1/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Get_X2/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Get_X2/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/counter2/signal_0_reg' into 'inst/number_judge_inst/counter1/signal_0_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/counter10.v:31]
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/counter2/signal_1_reg' into 'inst/number_judge_inst/counter1/signal_1_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/counter10.v:31]
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/Get_X1/signal_0_reg' into 'inst/number_judge_inst/counter1/signal_0_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:33]
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/Get_X1/signal_1_reg' into 'inst/number_judge_inst/counter1/signal_1_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:33]
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/Get_X2/signal_0_reg' into 'inst/number_judge_inst/counter1/signal_0_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:33]
INFO: [Synth 8-4471] merging register 'inst/number_judge_inst/Get_X2/signal_1_reg' into 'inst/number_judge_inst/counter1/signal_1_reg' [c:/Users/mac/Desktop/project_2/project_2.srcs/sources_1/ip/Recognize_Top_0_5/src/Get_X.v:33]
INFO: [Synth 8-5544] ROM "inst/number_judge_inst/Get_X1/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/number_judge_inst/Get_X1/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/number_judge_inst/Get_X2/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/number_judge_inst/Get_X2/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 815.270 ; gain = 443.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 819.965 ; gain = 448.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 820.188 ; gain = 448.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     6|
|3     |LUT2   |    28|
|4     |LUT3   |    19|
|5     |LUT4   |    36|
|6     |LUT5   |    27|
|7     |LUT6   |    30|
|8     |FDRE   |   105|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |   259|
|2     |  inst                |Recognize_Top |   259|
|3     |    judge_inst        |judge         |    54|
|4     |    number_judge_inst |number_judge  |   203|
|5     |      Get_X1          |Get_X         |    49|
|6     |      Get_X2          |Get_X_0       |    49|
|7     |      counter1        |counter10     |    16|
|8     |      counter2        |counter10_1   |    63|
|9     |      counter3        |counter10_2   |    15|
|10    |    point_inst        |point         |     2|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 834.648 ; gain = 178.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 834.648 ; gain = 462.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 838.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 838.605 ; gain = 478.953
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mac/Desktop/project_2/project_2.runs/Recognize_Top_0_synth_1/Recognize_Top_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Recognize_Top_0, cache-ID = 043faaf5adb6ef4a
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 838.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mac/Desktop/project_2/project_2.runs/Recognize_Top_0_synth_1/Recognize_Top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Recognize_Top_0_utilization_synth.rpt -pb Recognize_Top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 13:03:55 2020...
