// Seed: 4187203949
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output wand id_8,
    output tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    output wand id_12,
    output supply0 id_13,
    input wor id_14,
    output wor id_15
);
  assign id_8 = 1'd0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output uwire id_2
);
  assign id_2 = (id_1 == 1);
  module_0(
      id_0, id_1, id_2, id_2, id_2, id_1, id_1, id_0, id_2, id_2, id_2, id_0, id_2, id_2, id_1, id_2
  );
endmodule
