Release 14.1 Map P.15xf (nt64)
Xilinx Map Application Log File for Design 'system_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o system_top_map.ncd system_top.ngd system_top.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 06 18:02:01 2012

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_10
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_10_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_11
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_11_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_12
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_12_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_13
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_13_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_14
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_14_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_15
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_15_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_4
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_4_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_5
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_5_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_6
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_6_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_7
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_7_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_8
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_8_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBU connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/lmb_bram/lmb_bram/ramb36_9
   of frag REGCLKBL connected to power/ground net
   system_i/lmb_bram/lmb_bram/ramb36_9_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_
   TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_B
   RAMs[0].RAMB36_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1_R
   EGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache
   .Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB3
   6_I1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKAU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKAL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKBU connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1
   of frag REGCLKBL connected to power/ground net
   system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache
   .ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1_REGCLKBL_tiesi
   g
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed
   to join the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives
   multiple loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3224 - The clock fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin
   associated with TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VALID 3 ns BEFORE COMP
   "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" does not clock any registered
   input components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns
   VALID 3 ns BEFORE COMP "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" ignored
   during timing analysis
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 2 secs 
Total CPU  time at the beginning of Placer: 1 mins 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2328d297) REAL time: 1 mins 9 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


Phase 2.7  Design Feasibility Check (Checksum:2328d297) REAL time: 1 mins 9 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:840e19fe) REAL time: 1 mins 9 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:f27faa41) REAL time: 1 mins 9 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:f27faa41) REAL time: 2 mins 29 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:f27faa41) REAL time: 2 mins 31 secs 

Phase 7.2  Initial Clock and IO Placement



There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   0 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  16  |  0  |  0 |   80   |   80   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  16  |  4  |  0 |   40   |   40   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  16  |  2  |  0 |   60   |   60   |  3840 |  2080 |  5600 |   8  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven
by "BUFIO_X0Y27"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y27" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven
by "BUFIO_X0Y9"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y9" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
RANGE = CLOCKREGION_X0Y2;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven
by "BUFIO_X0Y11"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y11" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
RANGE = CLOCKREGION_X0Y2;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven
by "BUFIO_X0Y4"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y4" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
RANGE = CLOCKREGION_X0Y1;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven
by "BUFIO_X0Y25"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y25" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven
by "BUFIO_X0Y7"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y7" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
RANGE = CLOCKREGION_X0Y1;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven
by "BUFIO_X0Y26"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y26" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
RANGE = CLOCKREGION_X0Y6;


# IO-Clock "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven
by "BUFIO_X0Y10"
INST
"system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs"
LOC = "BUFIO_X0Y10" ;
NET "system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
AREA_GROUP = "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
;
AREA_GROUP "CLKAG_system_i/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
RANGE = CLOCKREGION_X0Y2;


WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component <system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y0>. The corresponding GCLK component
   <system_i/Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:902613d8) REAL time: 2 mins 35 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:902613d8) REAL time: 2 mins 35 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:902613d8) REAL time: 2 mins 35 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:902613d8) REAL time: 2 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:902613d8) REAL time: 2 mins 36 secs 

Phase 12.8  Global Placement
...............................
..................................
.................
.....................................................
..............................
................
................
Phase 12.8  Global Placement (Checksum:12509d00) REAL time: 3 mins 52 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:12509d00) REAL time: 3 mins 52 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:12509d00) REAL time: 3 mins 53 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:a19e8be4) REAL time: 5 mins 41 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:a19e8be4) REAL time: 5 mins 43 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:a19e8be4) REAL time: 5 mins 43 secs 

Total REAL time to Placer completion: 5 mins 44 secs 
Total CPU  time to Placer completion: 5 mins 40 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:  118
Slice Logic Utilization:
  Number of Slice Registers:                11,274 out of  69,120   16%
    Number used as Flip Flops:              11,252
    Number used as Latch-thrus:                 22
  Number of Slice LUTs:                     10,712 out of  69,120   15%
    Number used as logic:                   10,153 out of  69,120   14%
      Number using O6 output only:           9,326
      Number using O5 output only:             279
      Number using O5 and O6:                  548
    Number used as Memory:                     491 out of  17,920    2%
      Number used as Dual Port RAM:            272
        Number using O6 output only:            52
        Number using O5 and O6:                220
      Number used as Single Port RAM:           32
        Number using O6 output only:            32
      Number used as Shift Register:           187
        Number using O6 output only:           186
        Number using O5 output only:             1
    Number used as exclusive route-thru:        68
  Number of route-thrus:                       359
    Number using O6 output only:               340
    Number using O5 output only:                13
    Number using O5 and O6:                      6

Slice Logic Distribution:
  Number of occupied Slices:                 5,905 out of  17,280   34%
  Number of LUT Flip Flop pairs used:       16,025
    Number with an unused Flip Flop:         4,751 out of  16,025   29%
    Number with an unused LUT:               5,313 out of  16,025   33%
    Number of fully used LUT-FF pairs:       5,961 out of  16,025   37%
    Number of unique control sets:           1,483
    Number of slice register sites lost
      to control set restrictions:           3,405 out of  69,120    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       175 out of     640   27%
    Number of LOCed IOBs:                      175 out of     175  100%
    IOB Flip Flops:                            289

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      52 out of     148   35%
    Number using BlockRAM only:                 52
    Total primitives used:
      Number of 36k BlockRAM used:              48
      Number of 18k BlockRAM used:               6
    Total Memory used (KB):                  1,836 out of   5,328   34%
  Number of BUFG/BUFGCTRLs:                      7 out of      32   21%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             4 out of      64    6%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  939 MB
Total REAL time to MAP completion:  5 mins 59 secs 
Total CPU time to MAP completion:   5 mins 55 secs 

Mapping completed.
See MAP report file "system_top_map.mrp" for details.
