// Seed: 142925505
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output logic id_3
);
  logic id_4, id_5, id_6, id_7, id_8, id_9;
  assign id_3 = 1;
endmodule
