# adder_verilog

I am creeating a verilog code for basic addition
