[INF:CM0023] Creating log file ../../build/regression/UnpackedTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<196> s<195> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<193> c<2> s<28> l<1:1> el<1:14>
n<> u<7> t<IntegerAtomType_Int> p<8> l<4:11> el<4:14>
n<> u<8> t<Data_type> p<21> c<7> s<9> l<4:11> el<4:14>
n<triple> u<9> t<StringConst> p<21> s<20> l<4:15> el<4:21>
n<1> u<10> t<IntConst> p<11> l<4:23> el<4:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<4:23> el<4:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<4:23> el<4:24>
n<> u<13> t<Constant_expression> p<18> c<12> s<17> l<4:23> el<4:24>
n<3> u<14> t<IntConst> p<15> l<4:25> el<4:26>
n<> u<15> t<Primary_literal> p<16> c<14> l<4:25> el<4:26>
n<> u<16> t<Constant_primary> p<17> c<15> l<4:25> el<4:26>
n<> u<17> t<Constant_expression> p<18> c<16> l<4:25> el<4:26>
n<> u<18> t<Constant_range> p<19> c<13> l<4:23> el<4:26>
n<> u<19> t<Unpacked_dimension> p<20> c<18> l<4:22> el<4:27>
n<> u<20> t<Variable_dimension> p<21> c<19> l<4:22> el<4:27>
n<> u<21> t<Type_declaration> p<22> c<8> l<4:3> el<4:28>
n<> u<22> t<Data_declaration> p<23> c<21> l<4:3> el<4:28>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<4:3> el<4:28>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<4:3> el<4:28>
n<> u<25> t<Module_common_item> p<26> c<24> l<4:3> el<4:28>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<4:3> el<4:28>
n<> u<27> t<Non_port_module_item> p<28> c<26> l<4:3> el<4:28>
n<> u<28> t<Module_item> p<193> c<27> s<58> l<4:3> el<4:28>
n<triple> u<29> t<StringConst> p<52> s<51> l<5:3> el<5:9>
n<b> u<30> t<StringConst> p<50> s<49> l<5:10> el<5:11>
n<1> u<31> t<IntConst> p<32> l<5:16> el<5:17>
n<> u<32> t<Primary_literal> p<33> c<31> l<5:16> el<5:17>
n<> u<33> t<Constant_primary> p<34> c<32> l<5:16> el<5:17>
n<> u<34> t<Constant_expression> p<35> c<33> l<5:16> el<5:17>
n<> u<35> t<Array_pattern_key> p<46> c<34> s<39> l<5:16> el<5:17>
n<1> u<36> t<IntConst> p<37> l<5:18> el<5:19>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:18> el<5:19>
n<> u<38> t<Primary> p<39> c<37> l<5:18> el<5:19>
n<> u<39> t<Expression> p<46> c<38> s<41> l<5:18> el<5:19>
n<> u<40> t<Assignment_pattern_key> p<41> l<5:21> el<5:28>
n<> u<41> t<Array_pattern_key> p<46> c<40> s<45> l<5:21> el<5:28>
n<0> u<42> t<IntConst> p<43> l<5:29> el<5:30>
n<> u<43> t<Primary_literal> p<44> c<42> l<5:29> el<5:30>
n<> u<44> t<Primary> p<45> c<43> l<5:29> el<5:30>
n<> u<45> t<Expression> p<46> c<44> l<5:29> el<5:30>
n<> u<46> t<Assignment_pattern> p<47> c<35> l<5:14> el<5:31>
n<> u<47> t<Assignment_pattern_expression> p<48> c<46> l<5:14> el<5:31>
n<> u<48> t<Primary> p<49> c<47> l<5:14> el<5:31>
n<> u<49> t<Expression> p<50> c<48> l<5:14> el<5:31>
n<> u<50> t<Net_decl_assignment> p<51> c<30> l<5:10> el<5:31>
n<> u<51> t<List_of_net_decl_assignments> p<52> c<50> l<5:10> el<5:31>
n<> u<52> t<Net_declaration> p<53> c<29> l<5:3> el<5:32>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<5:3> el<5:32>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<5:3> el<5:32>
n<> u<55> t<Module_common_item> p<56> c<54> l<5:3> el<5:32>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<5:3> el<5:32>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<5:3> el<5:32>
n<> u<58> t<Module_item> p<193> c<57> s<90> l<5:3> el<5:32>
n<> u<59> t<IntVec_TypeLogic> p<70> s<69> l<7:11> el<7:16>
n<1> u<60> t<IntConst> p<61> l<7:18> el<7:19>
n<> u<61> t<Primary_literal> p<62> c<60> l<7:18> el<7:19>
n<> u<62> t<Constant_primary> p<63> c<61> l<7:18> el<7:19>
n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<7:18> el<7:19>
n<0> u<64> t<IntConst> p<65> l<7:20> el<7:21>
n<> u<65> t<Primary_literal> p<66> c<64> l<7:20> el<7:21>
n<> u<66> t<Constant_primary> p<67> c<65> l<7:20> el<7:21>
n<> u<67> t<Constant_expression> p<68> c<66> l<7:20> el<7:21>
n<> u<68> t<Constant_range> p<69> c<63> l<7:18> el<7:21>
n<> u<69> t<Packed_dimension> p<70> c<68> l<7:17> el<7:22>
n<> u<70> t<Data_type> p<83> c<59> s<71> l<7:11> el<7:22>
n<logic_7_0_t> u<71> t<StringConst> p<83> s<82> l<7:23> el<7:34>
n<7> u<72> t<IntConst> p<73> l<7:36> el<7:37>
n<> u<73> t<Primary_literal> p<74> c<72> l<7:36> el<7:37>
n<> u<74> t<Constant_primary> p<75> c<73> l<7:36> el<7:37>
n<> u<75> t<Constant_expression> p<80> c<74> s<79> l<7:36> el<7:37>
n<0> u<76> t<IntConst> p<77> l<7:38> el<7:39>
n<> u<77> t<Primary_literal> p<78> c<76> l<7:38> el<7:39>
n<> u<78> t<Constant_primary> p<79> c<77> l<7:38> el<7:39>
n<> u<79> t<Constant_expression> p<80> c<78> l<7:38> el<7:39>
n<> u<80> t<Constant_range> p<81> c<75> l<7:36> el<7:39>
n<> u<81> t<Unpacked_dimension> p<82> c<80> l<7:35> el<7:40>
n<> u<82> t<Variable_dimension> p<83> c<81> l<7:35> el<7:40>
n<> u<83> t<Type_declaration> p<84> c<70> l<7:3> el<7:41>
n<> u<84> t<Data_declaration> p<85> c<83> l<7:3> el<7:41>
n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<7:3> el<7:41>
n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<7:3> el<7:41>
n<> u<87> t<Module_common_item> p<88> c<86> l<7:3> el<7:41>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<7:3> el<7:41>
n<> u<89> t<Non_port_module_item> p<90> c<88> l<7:3> el<7:41>
n<> u<90> t<Module_item> p<193> c<89> s<118> l<7:3> el<7:41>
n<> u<91> t<IntVec_TypeLogic> p<102> s<101> l<10:17> el<10:22>
n<1> u<92> t<IntConst> p<93> l<10:24> el<10:25>
n<> u<93> t<Primary_literal> p<94> c<92> l<10:24> el<10:25>
n<> u<94> t<Constant_primary> p<95> c<93> l<10:24> el<10:25>
n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<10:24> el<10:25>
n<0> u<96> t<IntConst> p<97> l<10:26> el<10:27>
n<> u<97> t<Primary_literal> p<98> c<96> l<10:26> el<10:27>
n<> u<98> t<Constant_primary> p<99> c<97> l<10:26> el<10:27>
n<> u<99> t<Constant_expression> p<100> c<98> l<10:26> el<10:27>
n<> u<100> t<Constant_range> p<101> c<95> l<10:24> el<10:27>
n<> u<101> t<Packed_dimension> p<102> c<100> l<10:23> el<10:28>
n<> u<102> t<Enum_base_type> p<109> c<91> s<104> l<10:17> el<10:28>
n<DISABLED> u<103> t<StringConst> p<104> l<11:5> el<11:13>
n<> u<104> t<Enum_name_declaration> p<109> c<103> s<106> l<11:5> el<11:13>
n<PARALLEL> u<105> t<StringConst> p<106> l<12:5> el<12:13>
n<> u<106> t<Enum_name_declaration> p<109> c<105> s<108> l<12:5> el<12:13>
n<MERGED> u<107> t<StringConst> p<108> l<13:5> el<13:11>
n<> u<108> t<Enum_name_declaration> p<109> c<107> l<13:5> el<13:11>
n<> u<109> t<Data_type> p<111> c<102> s<110> l<10:12> el<14:4>
n<unit_type_t> u<110> t<StringConst> p<111> l<14:5> el<14:16>
n<> u<111> t<Type_declaration> p<112> c<109> l<10:4> el<14:17>
n<> u<112> t<Data_declaration> p<113> c<111> l<10:4> el<14:17>
n<> u<113> t<Package_or_generate_item_declaration> p<114> c<112> l<10:4> el<14:17>
n<> u<114> t<Module_or_generate_item_declaration> p<115> c<113> l<10:4> el<14:17>
n<> u<115> t<Module_common_item> p<116> c<114> l<10:4> el<14:17>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<10:4> el<14:17>
n<> u<117> t<Non_port_module_item> p<118> c<116> l<10:4> el<14:17>
n<> u<118> t<Module_item> p<193> c<117> s<139> l<10:4> el<14:17>
n<unit_type_t> u<119> t<StringConst> p<130> s<129> l<16:11> el<16:22>
n<0> u<120> t<IntConst> p<121> l<16:24> el<16:25>
n<> u<121> t<Primary_literal> p<122> c<120> l<16:24> el<16:25>
n<> u<122> t<Constant_primary> p<123> c<121> l<16:24> el<16:25>
n<> u<123> t<Constant_expression> p<128> c<122> s<127> l<16:24> el<16:25>
n<4> u<124> t<IntConst> p<125> l<16:26> el<16:27>
n<> u<125> t<Primary_literal> p<126> c<124> l<16:26> el<16:27>
n<> u<126> t<Constant_primary> p<127> c<125> l<16:26> el<16:27>
n<> u<127> t<Constant_expression> p<128> c<126> l<16:26> el<16:27>
n<> u<128> t<Constant_range> p<129> c<123> l<16:24> el<16:27>
n<> u<129> t<Packed_dimension> p<130> c<128> l<16:23> el<16:28>
n<> u<130> t<Data_type> p<132> c<119> s<131> l<16:11> el<16:28>
n<fmt_unit_types_t> u<131> t<StringConst> p<132> l<16:29> el<16:45>
n<> u<132> t<Type_declaration> p<133> c<130> l<16:3> el<16:47>
n<> u<133> t<Data_declaration> p<134> c<132> l<16:3> el<16:47>
n<> u<134> t<Package_or_generate_item_declaration> p<135> c<133> l<16:3> el<16:47>
n<> u<135> t<Module_or_generate_item_declaration> p<136> c<134> l<16:3> el<16:47>
n<> u<136> t<Module_common_item> p<137> c<135> l<16:3> el<16:47>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<16:3> el<16:47>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<16:3> el<16:47>
n<> u<139> t<Module_item> p<193> c<138> s<171> l<16:3> el<16:47>
n<unit_type_t> u<140> t<StringConst> p<151> s<150> l<18:11> el<18:22>
n<0> u<141> t<IntConst> p<142> l<18:24> el<18:25>
n<> u<142> t<Primary_literal> p<143> c<141> l<18:24> el<18:25>
n<> u<143> t<Constant_primary> p<144> c<142> l<18:24> el<18:25>
n<> u<144> t<Constant_expression> p<149> c<143> s<148> l<18:24> el<18:25>
n<4> u<145> t<IntConst> p<146> l<18:26> el<18:27>
n<> u<146> t<Primary_literal> p<147> c<145> l<18:26> el<18:27>
n<> u<147> t<Constant_primary> p<148> c<146> l<18:26> el<18:27>
n<> u<148> t<Constant_expression> p<149> c<147> l<18:26> el<18:27>
n<> u<149> t<Constant_range> p<150> c<144> l<18:24> el<18:27>
n<> u<150> t<Packed_dimension> p<151> c<149> l<18:23> el<18:28>
n<> u<151> t<Data_type> p<164> c<140> s<152> l<18:11> el<18:28>
n<fmt_unit_types_t_u> u<152> t<StringConst> p<164> s<163> l<18:29> el<18:47>
n<7> u<153> t<IntConst> p<154> l<18:50> el<18:51>
n<> u<154> t<Primary_literal> p<155> c<153> l<18:50> el<18:51>
n<> u<155> t<Constant_primary> p<156> c<154> l<18:50> el<18:51>
n<> u<156> t<Constant_expression> p<161> c<155> s<160> l<18:50> el<18:51>
n<8> u<157> t<IntConst> p<158> l<18:52> el<18:53>
n<> u<158> t<Primary_literal> p<159> c<157> l<18:52> el<18:53>
n<> u<159> t<Constant_primary> p<160> c<158> l<18:52> el<18:53>
n<> u<160> t<Constant_expression> p<161> c<159> l<18:52> el<18:53>
n<> u<161> t<Constant_range> p<162> c<156> l<18:50> el<18:53>
n<> u<162> t<Unpacked_dimension> p<163> c<161> l<18:49> el<18:54>
n<> u<163> t<Variable_dimension> p<164> c<162> l<18:49> el<18:54>
n<> u<164> t<Type_declaration> p<165> c<151> l<18:3> el<18:56>
n<> u<165> t<Data_declaration> p<166> c<164> l<18:3> el<18:56>
n<> u<166> t<Package_or_generate_item_declaration> p<167> c<165> l<18:3> el<18:56>
n<> u<167> t<Module_or_generate_item_declaration> p<168> c<166> l<18:3> el<18:56>
n<> u<168> t<Module_common_item> p<169> c<167> l<18:3> el<18:56>
n<> u<169> t<Module_or_generate_item> p<170> c<168> l<18:3> el<18:56>
n<> u<170> t<Non_port_module_item> p<171> c<169> l<18:3> el<18:56>
n<> u<171> t<Module_item> p<193> c<170> s<192> l<18:3> el<18:56>
n<fmt_unit_types_t> u<172> t<StringConst> p<183> s<182> l<21:11> el<21:27>
n<0> u<173> t<IntConst> p<174> l<21:29> el<21:30>
n<> u<174> t<Primary_literal> p<175> c<173> l<21:29> el<21:30>
n<> u<175> t<Constant_primary> p<176> c<174> l<21:29> el<21:30>
n<> u<176> t<Constant_expression> p<181> c<175> s<180> l<21:29> el<21:30>
n<1> u<177> t<IntConst> p<178> l<21:31> el<21:32>
n<> u<178> t<Primary_literal> p<179> c<177> l<21:31> el<21:32>
n<> u<179> t<Constant_primary> p<180> c<178> l<21:31> el<21:32>
n<> u<180> t<Constant_expression> p<181> c<179> l<21:31> el<21:32>
n<> u<181> t<Constant_range> p<182> c<176> l<21:29> el<21:32>
n<> u<182> t<Packed_dimension> p<183> c<181> l<21:28> el<21:33>
n<> u<183> t<Data_type> p<185> c<172> s<184> l<21:11> el<21:33>
n<opgrp_fmt_unit_types_t> u<184> t<StringConst> p<185> l<21:34> el<21:56>
n<> u<185> t<Type_declaration> p<186> c<183> l<21:3> el<21:59>
n<> u<186> t<Data_declaration> p<187> c<185> l<21:3> el<21:59>
n<> u<187> t<Package_or_generate_item_declaration> p<188> c<186> l<21:3> el<21:59>
n<> u<188> t<Module_or_generate_item_declaration> p<189> c<187> l<21:3> el<21:59>
n<> u<189> t<Module_common_item> p<190> c<188> l<21:3> el<21:59>
n<> u<190> t<Module_or_generate_item> p<191> c<189> l<21:3> el<21:59>
n<> u<191> t<Non_port_module_item> p<192> c<190> l<21:3> el<21:59>
n<> u<192> t<Module_item> p<193> c<191> l<21:3> el<21:59>
n<> u<193> t<Module_declaration> p<194> c<6> l<1:1> el<23:10>
n<> u<194> t<Description> p<195> c<193> l<1:1> el<23:10>
n<> u<195> t<Source_text> p<196> c<194> l<1:1> el<23:10>
n<> u<196> t<Top_level_rule> c<1> l<1:1> el<24:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/UnpackedTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:78
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
  |vpiFullName:work@top
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), id:46, line:16:11, endln:16:22, parent:work@top, parID:79
    |vpiName:fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiRange:
    \_range: , id:42, line:16:24, endln:16:27
      |vpiLeftRange:
      \_constant: , id:43, line:16:24, endln:16:25, parID:42
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:42, line:16:24, endln:16:27
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:45, line:16:26, endln:16:27, parID:42
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiParent:
        \_range: , id:42, line:16:24, endln:16:27
        |vpiConstType:9
    |vpiElemTypespec:
    \_enum_typespec: (unit_type_t), id:21, line:10:4, endln:14:17, parent:work@top, parID:79
      |vpiName:unit_type_t
      |vpiInstance:
      \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
      |vpiParent:
      \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
      |vpiBaseTypespec:
      \_logic_typespec: , id:20, line:10:17, endln:10:22
        |vpiRange:
        \_range: , id:17, line:10:24, endln:10:27
          |vpiLeftRange:
          \_constant: , id:18, line:10:24, endln:10:25, parID:17
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:17, line:10:24, endln:10:27
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:19, line:10:26, endln:10:27, parID:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:17, line:10:24, endln:10:27
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (DISABLED), id:23, line:11:5, endln:11:13
        |vpiName:DISABLED
        |INT:0
        |vpiDecompile:0
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (PARALLEL), id:24, line:12:5, endln:12:13
        |vpiName:PARALLEL
        |INT:1
        |vpiDecompile:1
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (MERGED), id:25, line:13:5, endln:13:11
        |vpiName:MERGED
        |INT:2
        |vpiDecompile:2
        |vpiSize:2
  |vpiTypedef:
  \_array_typespec: (fmt_unit_types_t_u), id:51, parent:work@top, parID:79
    |vpiName:fmt_unit_types_t_u
    |vpiInstance:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiRange:
    \_range: , id:52, line:18:50, endln:18:53, parent:fmt_unit_types_t_u, parID:51
      |vpiParent:
      \_array_typespec: (fmt_unit_types_t_u), id:51, parent:work@top, parID:79
      |vpiLeftRange:
      \_constant: , id:53, line:18:50, endln:18:51, parID:52
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiParent:
        \_range: , id:52, line:18:50, endln:18:53, parent:fmt_unit_types_t_u, parID:51
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:54, line:18:52, endln:18:53, parID:52
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiParent:
        \_range: , id:52, line:18:50, endln:18:53, parent:fmt_unit_types_t_u, parID:51
        |vpiConstType:9
    |vpiElemTypespec:
    \_packed_array_typespec: , id:50, line:18:11, endln:18:22
      |vpiRange:
      \_range: , id:47, line:18:24, endln:18:27
        |vpiLeftRange:
        \_constant: , id:48, line:18:24, endln:18:25, parID:47
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:47, line:18:24, endln:18:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:49, line:18:26, endln:18:27, parID:47
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiParent:
          \_range: , id:47, line:18:24, endln:18:27
          |vpiConstType:9
      |vpiElemTypespec:
      \_enum_typespec: (unit_type_t), id:21, line:10:4, endln:14:17, parent:work@top, parID:79
  |vpiTypedef:
  \_array_typespec: (logic_7_0_t), id:5, parent:work@top, parID:79
    |vpiName:logic_7_0_t
    |vpiInstance:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiRange:
    \_range: , id:6, line:7:36, endln:7:39
      |vpiLeftRange:
      \_constant: , id:7, line:7:36, endln:7:37, parID:6
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiParent:
        \_range: , id:6, line:7:36, endln:7:39
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:8, line:7:38, endln:7:39, parID:6
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:6, line:7:36, endln:7:39
        |vpiConstType:9
    |vpiElemTypespec:
    \_logic_typespec: , id:16, line:7:11, endln:7:16
      |vpiRange:
      \_range: , id:13, line:7:18, endln:7:21
        |vpiLeftRange:
        \_constant: , id:14, line:7:18, endln:7:19, parID:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:13, line:7:18, endln:7:21
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:15, line:7:20, endln:7:21, parID:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , id:13, line:7:18, endln:7:21
          |vpiConstType:9
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), id:58, line:21:11, endln:21:27, parent:work@top, parID:79
    |vpiName:opgrp_fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiRange:
    \_range: , id:55, line:21:29, endln:21:32
      |vpiLeftRange:
      \_constant: , id:56, line:21:29, endln:21:30, parID:55
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:55, line:21:29, endln:21:32
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:57, line:21:31, endln:21:32, parID:55
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:55, line:21:29, endln:21:32
        |vpiConstType:9
    |vpiElemTypespec:
    \_packed_array_typespec: (fmt_unit_types_t), id:46, line:16:11, endln:16:22, parent:work@top, parID:79
  |vpiTypedef:
  \_array_typespec: (triple), id:0, parent:work@top, parID:79
    |vpiName:triple
    |vpiInstance:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
    |vpiRange:
    \_range: , id:1, line:4:23, endln:4:26
      |vpiLeftRange:
      \_constant: , id:2, line:4:23, endln:4:24, parID:1
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:1, line:4:23, endln:4:26
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:3, line:4:25, endln:4:26, parID:1
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiParent:
        \_range: , id:1, line:4:23, endln:4:26
        |vpiConstType:9
    |vpiElemTypespec:
    \_int_typespec: , id:4, line:4:11, endln:4:14
      |vpiSigned:1
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), id:21, line:10:4, endln:14:17, parent:work@top, parID:79
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.b), id:80, line:5:10, endln:5:11, parent:work@top, parID:79
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiParent:
    \_module: work@top (work@top), id:79 dut.sv:1:1: , endln:23:10, parent:work@top, parID:78
  |vpiParent:
  \_design: (work@top), id:78
|uhdmtopModules:
\_module: work@top (work@top), id:81 dut.sv:1:1: , endln:23:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.b), id:77, line:5:10, endln:5:11, parent:work@top, parID:81
    |vpiTypespec:
    \_array_typespec: (triple), id:71
      |vpiName:triple
      |vpiRange:
      \_range: , id:72, line:4:23, endln:4:26, parent:triple, parID:71
        |vpiParent:
        \_array_typespec: (triple), id:71
        |vpiLeftRange:
        \_constant: , id:73, line:4:23, endln:4:24, parID:72
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiParent:
          \_range: , id:72, line:4:23, endln:4:26, parent:triple, parID:71
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , id:74, line:4:25, endln:4:26, parID:72
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiParent:
          \_range: , id:72, line:4:23, endln:4:26, parent:triple, parID:71
          |vpiConstType:9
      |vpiElemTypespec:
      \_int_typespec: , id:75, line:4:11, endln:4:14, parent:triple, parID:71
        |vpiParent:
        \_array_typespec: (triple), id:71
        |vpiSigned:1
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
    |vpiExpr:
    \_operation: , id:64, line:5:14, endln:5:31
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , id:66, line:5:18, endln:5:19
        |vpiPattern:
        \_constant: , id:65, line:5:18, endln:5:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_integer_typespec: , id:67, line:5:16, endln:5:17
          |INT:1
      |vpiOperand:
      \_tagged_pattern: , id:69, line:5:29, endln:5:30
        |vpiPattern:
        \_constant: , id:68, line:5:29, endln:5:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), id:70, line:5:21, endln:5:28
          |vpiName:default
    |vpiParent:
    \_module: work@top (work@top), id:81 dut.sv:1:1: , endln:23:10
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), id:46, line:16:11, endln:16:22, parent:work@top, parID:79
  |vpiTypedef:
  \_array_typespec: (fmt_unit_types_t_u), id:51, parent:work@top, parID:79
  |vpiTypedef:
  \_array_typespec: (logic_7_0_t), id:5, parent:work@top, parID:79
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), id:58, line:21:11, endln:21:27, parent:work@top, parID:79
  |vpiTypedef:
  \_array_typespec: (triple), id:0, parent:work@top, parID:79
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), id:21, line:10:4, endln:14:17, parent:work@top, parID:79
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/UnpackedTypespec/dut.sv | ${SURELOG_DIR}/build/regression/UnpackedTypespec/roundtrip/dut_000.sv | 5 | 23 | 

