# Info: [9566]: Logging session transcript to file C:/MentorGraphics/Mgc_home/shared/examples/precision.log
//  Precision Rad-Tolerant  2010a_Update2.254 (Production Release) Tue Oct 26 22:20:12 PDT 2010
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2010, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows XP egousiou@PCBE13136 Service Pack 3 5.01.2600 x86
//  
//  Start time Wed Dec 07 13:28:11 2011
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file C:/MentorGraphics/Mgc_home/shared/examples/precision.log
# COMMAND: dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_NoTMR_SynthesisScript.tcl
# Info: [9574]: Input directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol
# Info: [9575]: Results directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1
# Info: [9569]: Moving session transcript to file C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1/precision.log
# Info: [15295]: Setting up the design to use synthesis library "proasic3.syn"
# Info: [570]: The global max fanout is currently set to 2000 for Actel - ProASIC3.
# Info: [15319]: Setting Part to: "A3P400".
# Info: [15320]: Setting Process to: "COMWCSTD".
# Info: [15322]: Setting Package to: "208 PQFP".
# Info: [570]: The global max fanout is currently set to 10 for Actel - ProASIC3.
# Info: [3022]: Reading file: C:/MentorGraphics/Mgc_home/pkgs/psr/techlibs/proasic3.syn.
# Info: [40000]: vhdlorder, Release 2010a.31
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2010a.31
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/dualram_512x8.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_package.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_model_constr_decoder.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_transmitter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_receiver.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_dualram_512x8_clka_rd_clkb_wr.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_crc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_consumption.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_bytes_processor.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_bytes_retriever.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_data_lgth_calc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_production.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_wb_controller.vhd" ...
# Info: [651]: Top module of the design is set to: nanofip.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:24:24
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:29:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.nanofip(struc): Pre-processing...
# Info: [44506]: Module work.wf_reset_unit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Pre-processing...
# Info: [44506]: Module work.wf_consumption(struc): Pre-processing...
# Info: [44506]: Module work.wf_cons_bytes_processor(rtl): Pre-processing...
# Info: [44506]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Pre-processing...
# Info: [44506]: Module work.dualram_512x8(RAM4K9): Pre-processing...
# Info: [44506]: Module work.wf_cons_outcome(rtl): Pre-processing...
# Info: [44506]: Module work.wf_fd_receiver(struc): Pre-processing...
# Info: [44506]: Module work.wf_rx_deglitcher(rtl): Pre-processing...
# Info: [44506]: Module work.wf_rx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Pre-processing...
# Info: [44506]: Module work.wf_rx_deserializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_crc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Pre-processing...
# Info: [44506]: Module work.wf_production(struc): Pre-processing...
# Info: [44506]: Module work.wf_prod_permit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_bytes_retriever(rtl): Pre-processing...
# Info: [44506]: Module work.wf_status_bytes_gen(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_fd_transmitter(struc): Pre-processing...
# Info: [44506]: Module work.wf_tx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_tx_serializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_jtag_controller(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Pre-processing...
# Info: [44506]: Module work.wf_engine_control(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_data_lgth_calc(behavior): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Pre-processing...
# Info: [44506]: Module work.wf_model_constr_decoder(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Pre-processing...
# Info: [44506]: Module work.wf_wb_controller(rtl): Pre-processing...
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Input port cons_ctrl_byte_i[7:6] has never been used.
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd", line 230: Input port fd_rxcdn_i has never been used.
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_12" inferred for node "s_counter".
# Info: [44508]: Module work.wf_reset_unit(rtl): Compiling...
# Info: [44508]: Module work.dualram_512x8(RAM4K9): Compiling...
# Info: [44508]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Compiling...
# Info: [44508]: Module work.wf_cons_bytes_processor(rtl): Compiling...
# Info: [44508]: Module work.wf_cons_outcome(rtl): Compiling...
# Info: [44508]: Module work.wf_consumption(struc): Compiling...
# Info: [44508]: Module work.wf_rx_deglitcher(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd", line 154: Macro Modgen_Counter "counter_updn_sload_clock_cnt_en_0_4" inferred for node "s_filt_c".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_11" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_crc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_21_21_21_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_deserializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_receiver(struc): Compiling...
# Info: [44508]: Module work.wf_prod_permit(rtl): Compiling...
# Info: [44508]: Module work.wf_prod_bytes_retriever(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_4" inferred for node "s_counter".
# Info: [44508]: Module work.wf_status_bytes_gen(rtl): Compiling...
# Info: [44508]: Module work.wf_production(struc): Compiling...
# Info: [44508]: Module work.wf_tx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_tx_serializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_transmitter(struc): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_5" inferred for node "s_counter".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_7" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_jtag_controller(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 331: Macro Add_Sub "M_RTLSIM_ADD_SUB_4" inferred for node "s_tck_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 332: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "s_tck_half_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 333: Macro Add_Sub "M_RTLSIM_ADD_SUB_2" inferred for node "s_tck_quarter_period".
# Info: [44508]: Module work.wf_prod_data_lgth_calc(behavior): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_18_18_18_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_engine_control(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Compiling...
# Info: [44508]: Module work.wf_model_constr_decoder(rtl): Compiling...
# Info: [44508]: Module work.wf_wb_controller(rtl): Compiling...
# Info: [44523]: Root Module work.nanofip(struc): Compiling...
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd", line 656: Inferred rom instance 'rtlcI58' of type 'rom_4_6_64_82'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Net cons_ctrl_byte_i[2] is unused after optimization
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd", line 398: Inferred rom instance 'rtlcI59' of type 'rom_2_6_64_83'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[8:5] is unused after optimization
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[3:0] is unused after optimization
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd", line 296: Optimizing state bit(s) s_nFIP_status_byte[1:0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd", line 388: Inferred rom instance 'rtlcI60' of type 'rom_1_7_128_84'.
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 483: Optimizing state bit(s) jc_tdo_byte_o[7:1] to constant 0
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 384: Optimizing state bit(s) s_bits_so_far[0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 780: Inferred rom instance 'rtlcI61' of type 'rom_5_8_256_85'.
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 591: Inferred rom instance 'rtlcI62' of type 'rom_1_10_1024_86'.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 18, Inferred (Modgen/Selcounter/AddSub) : 15 (7 / 5 / 3), AcrossDH (Merged/Not-Merged) : (0 / 3), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 2 ===
# Info: [44856]: Total lines of RTL compiled: 7684.
# Info: [44835]: Total CPU time for compilation: 5.4 secs.
# Info: [44513]: Overall running time for compilation: 6.0 secs.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [15325]: Doing rtl optimizations.
# Info: [652]: Finished compiling design.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_reset_unit.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_rx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_rx_deserializer.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_fd_receiver.struc.
# Info: [4554]: 3 Instances are flattened in hierarchical block .work.WF_status_bytes_gen.rtl_unfold_3817.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_tx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_tx_serializer.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_jtag_controller.rtl_unfold_1892.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_engine_control.rtl.
# Info: [4554]: 6 Instances are flattened in hierarchical block .work.nanofip.struc.
# Info: [2515]: Resolving function gt with module generator modgen_GT_16_fastest_false_13485  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2515]: Resolving function gt with module generator modgen_GT_8_fastest_false_12490  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_12_fastest_false_12297  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [15002]: Optimizing design view:.work.WF_reset_unit.rtl
# Info: [15002]: Optimizing design view:.work.wf_decr_counter_13.rtl_unfold_3326
# Info: [15002]: Optimizing design view:.work.WF_jtag_controller.rtl_unfold_1892
# Info: [15002]: Optimizing design view:.work.WF_prod_data_lgth_calc.behavior
# Info: [15002]: Optimizing design view:.work.WF_decr_counter_18.rtl_unfold_4053
# Info: [15002]: Optimizing design view:.work.WF_engine_control.rtl
# Info: [15002]: Optimizing design view:.work.WF_cons_bytes_processor.rtl_unfold_3375
# Info: [15002]: Optimizing design view:.work.WF_cons_outcome.rtl_unfold_2789
# Info: [15002]: Optimizing design view:.work.WF_rx_osc.rtl
# Info: [15002]: Optimizing design view:.work.WF_decr_counter_21.rtl_unfold_3243_0
# Info: [15002]: Optimizing design view:.work.WF_rx_deserializer.rtl
# Info: [15002]: Optimizing design view:.work.WF_prod_bytes_retriever.rtl_unfold_3287
# Info: [15002]: Optimizing design view:.work.WF_status_bytes_gen.rtl_unfold_3817
# Info: [15002]: Optimizing design view:.work.WF_tx_osc.rtl
# Info: [15002]: Optimizing design view:.work.WF_tx_serializer.rtl
# Info: [15002]: Optimizing design view:.work.nanofip.struc
# Info: -- Quick flow done
# Info: [8037]: Inserted CLKINT on Net net:s_nfip_intern_rst
# Info: [8027]: Starting DRC check ...
# Info: [8028]: End DRC check ...
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1/nanofip.edf.
# Info: [652]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 14.2 s secs.
# Info: [11020]: Overall running time for synthesis: 15.8 s secs.
dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_NoTMR_SynthesisScript.tcl
# COMMAND: close_project-discard
# Error: [577]: invalid command name "close_project-discard"
close_project-discard
# COMMAND: close_project -discard
# Error: [9505]: Project is not loaded.
close_project -discard
# COMMAND: close_project_discard
# Error: [577]: invalid command name "close_project_discard"
close_project_discard
# COMMAND: close_project -discard
# Error: [9505]: Project is not loaded.
close_project -discard
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
# COMMAND: dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_SynthesisScript.tcl
# Info: [9574]: Input directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol
# Info: [9575]: Results directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1
# Info: [9569]: Moving session transcript to file C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1/precision.log
# Info: [15295]: Setting up the design to use synthesis library "proasic3.syn"
# Info: [570]: The global max fanout is currently set to 2000 for Actel - ProASIC3.
# Info: [15319]: Setting Part to: "A3P400".
# Info: [15320]: Setting Process to: "COMWCSTD".
# Info: [15322]: Setting Package to: "208 PQFP".
# Info: [570]: The global max fanout is currently set to 10 for Actel - ProASIC3.
# Info: [15342]: TMR: TMR Scheme chosen is ltmr. This will be the TMR scheme applied to all modules unless overriden.
# Info: [3022]: Reading file: C:/MentorGraphics/Mgc_home/pkgs/psr/techlibs/proasic3.syn.
# Info: [40000]: vhdlorder, Release 2010a.31
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2010a.31
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/dualram_512x8.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_package.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_model_constr_decoder.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_transmitter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_receiver.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_dualram_512x8_clka_rd_clkb_wr.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_crc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_consumption.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_bytes_processor.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_bytes_retriever.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_data_lgth_calc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_production.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_wb_controller.vhd" ...
# Info: [651]: Top module of the design is set to: nanofip.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:24:24
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:29:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.nanofip(struc): Pre-processing...
# Info: [44506]: Module work.wf_reset_unit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Pre-processing...
# Info: [44506]: Module work.wf_consumption(struc): Pre-processing...
# Info: [44506]: Module work.wf_cons_bytes_processor(rtl): Pre-processing...
# Info: [44506]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Pre-processing...
# Info: [44506]: Module work.dualram_512x8(RAM4K9): Pre-processing...
# Info: [44506]: Module work.wf_cons_outcome(rtl): Pre-processing...
# Info: [44506]: Module work.wf_fd_receiver(struc): Pre-processing...
# Info: [44506]: Module work.wf_rx_deglitcher(rtl): Pre-processing...
# Info: [44506]: Module work.wf_rx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Pre-processing...
# Info: [44506]: Module work.wf_rx_deserializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_crc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Pre-processing...
# Info: [44506]: Module work.wf_production(struc): Pre-processing...
# Info: [44506]: Module work.wf_prod_permit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_bytes_retriever(rtl): Pre-processing...
# Info: [44506]: Module work.wf_status_bytes_gen(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_fd_transmitter(struc): Pre-processing...
# Info: [44506]: Module work.wf_tx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_tx_serializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_jtag_controller(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Pre-processing...
# Info: [44506]: Module work.wf_engine_control(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_data_lgth_calc(behavior): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Pre-processing...
# Info: [44506]: Module work.wf_model_constr_decoder(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Pre-processing...
# Info: [44506]: Module work.wf_wb_controller(rtl): Pre-processing...
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Input port cons_ctrl_byte_i[7:6] has never been used.
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd", line 230: Input port fd_rxcdn_i has never been used.
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_12" inferred for node "s_counter".
# Info: [44508]: Module work.wf_reset_unit(rtl): Compiling...
# Info: [44508]: Module work.dualram_512x8(RAM4K9): Compiling...
# Info: [44508]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Compiling...
# Info: [44508]: Module work.wf_cons_bytes_processor(rtl): Compiling...
# Info: [44508]: Module work.wf_cons_outcome(rtl): Compiling...
# Info: [44508]: Module work.wf_consumption(struc): Compiling...
# Info: [44508]: Module work.wf_rx_deglitcher(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd", line 154: Macro Modgen_Counter "counter_updn_sload_clock_cnt_en_0_4" inferred for node "s_filt_c".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_11" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_crc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_21_21_21_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_deserializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_receiver(struc): Compiling...
# Info: [44508]: Module work.wf_prod_permit(rtl): Compiling...
# Info: [44508]: Module work.wf_prod_bytes_retriever(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_4" inferred for node "s_counter".
# Info: [44508]: Module work.wf_status_bytes_gen(rtl): Compiling...
# Info: [44508]: Module work.wf_production(struc): Compiling...
# Info: [44508]: Module work.wf_tx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_tx_serializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_transmitter(struc): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_5" inferred for node "s_counter".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_7" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_jtag_controller(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 331: Macro Add_Sub "M_RTLSIM_ADD_SUB_4" inferred for node "s_tck_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 332: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "s_tck_half_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 333: Macro Add_Sub "M_RTLSIM_ADD_SUB_2" inferred for node "s_tck_quarter_period".
# Info: [44508]: Module work.wf_prod_data_lgth_calc(behavior): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_18_18_18_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_engine_control(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Compiling...
# Info: [44508]: Module work.wf_model_constr_decoder(rtl): Compiling...
# Info: [44508]: Module work.wf_wb_controller(rtl): Compiling...
# Info: [44523]: Root Module work.nanofip(struc): Compiling...
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd", line 656: Inferred rom instance 'rtlcI58' of type 'rom_4_6_64_82'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Net cons_ctrl_byte_i[2] is unused after optimization
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd", line 398: Inferred rom instance 'rtlcI59' of type 'rom_2_6_64_83'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[8:5] is unused after optimization
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[3:0] is unused after optimization
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd", line 296: Optimizing state bit(s) s_nFIP_status_byte[1:0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd", line 388: Inferred rom instance 'rtlcI60' of type 'rom_1_7_128_84'.
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 483: Optimizing state bit(s) jc_tdo_byte_o[7:1] to constant 0
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 384: Optimizing state bit(s) s_bits_so_far[0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 780: Inferred rom instance 'rtlcI61' of type 'rom_5_8_256_85'.
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 591: Inferred rom instance 'rtlcI62' of type 'rom_1_10_1024_86'.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 18, Inferred (Modgen/Selcounter/AddSub) : 15 (7 / 5 / 3), AcrossDH (Merged/Not-Merged) : (0 / 3), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 2 ===
# Info: [44856]: Total lines of RTL compiled: 7684.
# Info: [44835]: Total CPU time for compilation: 5.4 secs.
# Info: [44513]: Overall running time for compilation: 6.0 secs.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [15325]: Doing rtl optimizations.
# Info: [652]: Finished compiling design.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_reset_unit.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_rx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_rx_deserializer.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_fd_receiver.struc.
# Info: [4554]: 3 Instances are flattened in hierarchical block .work.WF_status_bytes_gen.rtl_unfold_3817.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.WF_tx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_tx_serializer.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_jtag_controller.rtl_unfold_1892.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.WF_engine_control.rtl.
# Info: [4554]: 6 Instances are flattened in hierarchical block .work.nanofip.struc.
# Info: [2515]: Resolving function gt with module generator modgen_GT_16_fastest_false_13485  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2515]: Resolving function gt with module generator modgen_GT_8_fastest_false_12490  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_12_fastest_false_12297  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [15002]: Optimizing design view:.work.WF_reset_unit.rtl
# Info: [15002]: Optimizing design view:.work.wf_decr_counter_13.rtl_unfold_3326
# Info: [15002]: Optimizing design view:.work.WF_jtag_controller.rtl_unfold_1892
# Info: [15002]: Optimizing design view:.work.WF_prod_data_lgth_calc.behavior
# Info: [15002]: Optimizing design view:.work.WF_decr_counter_18.rtl_unfold_4053
# Info: [15002]: Optimizing design view:.work.WF_engine_control.rtl
# Info: [15002]: Optimizing design view:.work.WF_cons_bytes_processor.rtl_unfold_3375
# Info: [15002]: Optimizing design view:.work.WF_cons_outcome.rtl_unfold_2789
# Info: [15002]: Optimizing design view:.work.WF_rx_osc.rtl
# Info: [15002]: Optimizing design view:.work.WF_decr_counter_21.rtl_unfold_3243_0
# Info: [15002]: Optimizing design view:.work.WF_rx_deserializer.rtl
# Info: [15002]: Optimizing design view:.work.WF_prod_bytes_retriever.rtl_unfold_3287
# Info: [15002]: Optimizing design view:.work.WF_status_bytes_gen.rtl_unfold_3817
# Info: [15002]: Optimizing design view:.work.WF_tx_osc.rtl
# Info: [15002]: Optimizing design view:.work.WF_tx_serializer.rtl
# Info: [15002]: Optimizing design view:.work.nanofip.struc
# Info: -- Quick flow done
# Info: [8037]: Inserted CLKINT on Net net:s_nfip_intern_rst
# Info: [8027]: Starting DRC check ...
# Info: [8028]: End DRC check ...
# Info: [15343]: TMR: Applying Triple Module Redundancy(TMR)....
# Info: [15334]: TMR completed. Please refer to C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1\nanofip_tmr.rep for details.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_impl_1/nanofip.edf.
# Info: [652]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 16.0 s secs.
# Info: [11020]: Overall running time for synthesis: 16.1 s secs.
dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_SynthesisScript.tcl
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
# COMMAND: dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_NoTMR_SynthesisScript.tcl
# Info: [9574]: Input directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol
# Info: [9531]: Created directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1.
# Info: [9575]: Results directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1
# Info: [9569]: Moving session transcript to file C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1/precision.log
# Info: [15295]: Setting up the design to use synthesis library "proasic3.syn"
# Info: [570]: The global max fanout is currently set to 2000 for Actel - ProASIC3.
# Info: [15319]: Setting Part to: "A3P400".
# Info: [15320]: Setting Process to: "COMWCSTD".
# Info: [15322]: Setting Package to: "208 PQFP".
# Info: [570]: The global max fanout is currently set to 10 for Actel - ProASIC3.
# Info: [3022]: Reading file: C:/MentorGraphics/Mgc_home/pkgs/psr/techlibs/proasic3.syn.
# Info: [40000]: vhdlorder, Release 2010a.31
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2010a.31
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/dualram_512x8.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_package.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_model_constr_decoder.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_transmitter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_fd_receiver.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_dualram_512x8_clka_rd_clkb_wr.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_crc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_consumption.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_bytes_processor.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_bytes_retriever.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_data_lgth_calc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_production.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_osc.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd" ...
# Info: [42502]: Analyzing input file "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_wb_controller.vhd" ...
# Info: [651]: Top module of the design is set to: nanofip.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:24:24
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2010a.31
# Info: [40000]: Last compiled on Oct 22 2010 19:29:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.nanofip(struc): Pre-processing...
# Info: [44506]: Module work.wf_reset_unit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Pre-processing...
# Info: [44506]: Module work.wf_consumption(struc): Pre-processing...
# Info: [44506]: Module work.wf_cons_bytes_processor(rtl): Pre-processing...
# Info: [44506]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Pre-processing...
# Info: [44506]: Module work.dualram_512x8(RAM4K9): Pre-processing...
# Info: [44506]: Module work.wf_cons_outcome(rtl): Pre-processing...
# Info: [44506]: Module work.wf_fd_receiver(struc): Pre-processing...
# Info: [44506]: Module work.wf_rx_deglitcher(rtl): Pre-processing...
# Info: [44506]: Module work.wf_rx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Pre-processing...
# Info: [44506]: Module work.wf_rx_deserializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_crc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Pre-processing...
# Info: [44506]: Module work.wf_production(struc): Pre-processing...
# Info: [44506]: Module work.wf_prod_permit(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_bytes_retriever(rtl): Pre-processing...
# Info: [44506]: Module work.wf_status_bytes_gen(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Pre-processing...
# Info: [44506]: Module work.wf_fd_transmitter(struc): Pre-processing...
# Info: [44506]: Module work.wf_tx_osc(rtl): Pre-processing...
# Info: [44506]: Module work.wf_tx_serializer(rtl): Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_jtag_controller(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Pre-processing...
# Info: [44506]: Module work.wf_engine_control(rtl): Pre-processing...
# Info: [44506]: Module work.wf_prod_data_lgth_calc(behavior): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Pre-processing...
# Info: [44506]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Pre-processing...
# Info: [44506]: Module work.wf_model_constr_decoder(rtl): Pre-processing...
# Info: [44506]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Pre-processing...
# Info: [44506]: Module work.wf_wb_controller(rtl): Pre-processing...
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Input port cons_ctrl_byte_i[7:6] has never been used.
# Warning: [45729]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/nanofip.vhd", line 230: Input port fd_rxcdn_i has never been used.
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 12)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_12" inferred for node "s_counter".
# Info: [44508]: Module work.wf_reset_unit(rtl): Compiling...
# Info: [44508]: Module work.dualram_512x8(RAM4K9): Compiling...
# Info: [44508]: Module work.wf_dualram_512x8_clka_rd_clkb_wr(syn): Compiling...
# Info: [44508]: Module work.wf_cons_bytes_processor(rtl): Compiling...
# Info: [44508]: Module work.wf_cons_outcome(rtl): Compiling...
# Info: [44508]: Module work.wf_consumption(struc): Compiling...
# Info: [44508]: Module work.wf_rx_deglitcher(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deglitcher.vhd", line 154: Macro Modgen_Counter "counter_updn_sload_clock_cnt_en_0_4" inferred for node "s_filt_c".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 11)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_11" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_4_4_4_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_crc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 21)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_21_21_21_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_rx_deserializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_receiver(struc): Compiling...
# Info: [44508]: Module work.wf_prod_permit(rtl): Compiling...
# Info: [44508]: Module work.wf_prod_bytes_retriever(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 4)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_4" inferred for node "s_counter".
# Info: [44508]: Module work.wf_status_bytes_gen(rtl): Compiling...
# Info: [44508]: Module work.wf_production(struc): Compiling...
# Info: [44508]: Module work.wf_tx_osc(rtl): Compiling...
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_tx_serializer(rtl): Compiling...
# Info: [44508]: Module work.wf_fd_transmitter(struc): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 5)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_5" inferred for node "s_counter".
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 7)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_7" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 13)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_13_13_13_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_jtag_controller(rtl): Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 331: Macro Add_Sub "M_RTLSIM_ADD_SUB_4" inferred for node "s_tck_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 332: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "s_tck_half_period".
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 333: Macro Add_Sub "M_RTLSIM_ADD_SUB_2" inferred for node "s_tck_quarter_period".
# Info: [44508]: Module work.wf_prod_data_lgth_calc(behavior): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 8)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_incr_counter.vhd", line 103: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "s_counter".
# Info: [44508]: Module work.wf_decr_counter(rtl){generic map (g_counter_lgth => 18)}: Compiling...
# Info: [44838]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_decr_counter.vhd", line 113: Macro Selcounter "selcounter_18_18_18_0_1_flatten" inferred for node "s_counter".
# Info: [44508]: Module work.wf_engine_control(rtl): Compiling...
# Info: [44508]: Module work.wf_incr_counter(rtl){generic map (g_counter_lgth => 2)}: Compiling...
# Info: [44508]: Module work.wf_model_constr_decoder(rtl): Compiling...
# Info: [44508]: Module work.wf_wb_controller(rtl): Compiling...
# Info: [44523]: Root Module work.nanofip(struc): Compiling...
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_reset_unit.vhd", line 656: Inferred rom instance 'rtlcI58' of type 'rom_4_6_64_82'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_cons_outcome.vhd", line 121: Net cons_ctrl_byte_i[2] is unused after optimization
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_rx_deserializer.vhd", line 398: Inferred rom instance 'rtlcI59' of type 'rom_2_6_64_83'.
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[8:5] is unused after optimization
# Info: [45193]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_prod_permit.vhd", line 70: Net var_i[3:0] is unused after optimization
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_status_bytes_gen.vhd", line 296: Optimizing state bit(s) s_nFIP_status_byte[1:0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_tx_serializer.vhd", line 388: Inferred rom instance 'rtlcI60' of type 'rom_1_7_128_84'.
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 483: Optimizing state bit(s) jc_tdo_byte_o[7:1] to constant 0
# Info: [45309]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_jtag_controller.vhd", line 384: Optimizing state bit(s) s_bits_so_far[0] to constant 0
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 780: Inferred rom instance 'rtlcI61' of type 'rom_5_8_256_85'.
# Info: [45252]: "C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/../../design/wf_engine_control.vhd", line 591: Inferred rom instance 'rtlcI62' of type 'rom_1_10_1024_86'.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 18, Inferred (Modgen/Selcounter/AddSub) : 15 (7 / 5 / 3), AcrossDH (Merged/Not-Merged) : (0 / 3), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 2 ===
# Info: [44856]: Total lines of RTL compiled: 7684.
# Info: [44835]: Total CPU time for compilation: 5.4 secs.
# Info: [44513]: Overall running time for compilation: 6.0 secs.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1.
# Info: [15325]: Doing rtl optimizations.
# Info: [652]: Finished compiling design.
# Info: [649]: Current working directory: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.wf_reset_unit.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.wf_rx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.wf_rx_deserializer.rtl.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.wf_fd_receiver.struc.
# Info: [4554]: 3 Instances are flattened in hierarchical block .work.wf_status_bytes_gen.rtl_unfold_3881.
# Info: [4554]: 1 Instances are flattened in hierarchical block .work.wf_tx_osc.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.wf_tx_serializer.rtl.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.wf_jtag_controller.rtl_unfold_1892.
# Info: [4554]: 2 Instances are flattened in hierarchical block .work.wf_engine_control.rtl.
# Info: [4554]: 6 Instances are flattened in hierarchical block .work.nanofip.struc.
# Info: [2515]: Resolving function gt with module generator modgen_GT_16_fastest_false_13485  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2515]: Resolving function gt with module generator modgen_GT_8_fastest_false_12490  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_12_fastest_false_12297  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [2515]: Resolving function gt with module generator modgen_GT_11_fastest_false_37152  from file C:/MentorGraphics/Mgc_home/pkgs/psr/modgen/\proasic3.vhd
# Info: [2531]: Replacing cell:modgen_GT____32719(view:)
# Info: [15002]: Optimizing design view:.work.wf_reset_unit.rtl
# Info: [15002]: Optimizing design view:.work.wf_decr_counter_13.rtl_unfold_3390
# Info: [15002]: Optimizing design view:.work.wf_jtag_controller.rtl_unfold_1892
# Info: [15002]: Optimizing design view:.work.wf_prod_data_lgth_calc.behavior
# Info: [15002]: Optimizing design view:.work.wf_decr_counter_18.rtl_unfold_4117
# Info: [15002]: Optimizing design view:.work.wf_engine_control.rtl
# Info: [15002]: Optimizing design view:.work.wf_cons_bytes_processor.rtl_unfold_3439
# Info: [15002]: Optimizing design view:.work.wf_cons_outcome.rtl_unfold_2853
# Info: [15002]: Optimizing design view:.work.wf_rx_osc.rtl
# Info: [15002]: Optimizing design view:.work.wf_decr_counter_21.rtl_unfold_3307_0
# Info: [15002]: Optimizing design view:.work.wf_rx_deserializer.rtl
# Info: [15002]: Optimizing design view:.work.wf_prod_bytes_retriever.rtl_unfold_3351
# Info: [15002]: Optimizing design view:.work.wf_status_bytes_gen.rtl_unfold_3881
# Info: [15002]: Optimizing design view:.work.wf_tx_osc.rtl
# Info: [15002]: Optimizing design view:.work.wf_tx_serializer.rtl
# Info: [15002]: Optimizing design view:.work.nanofip.struc
# Info: -- Quick flow done
# Info: [8037]: Inserted CLKINT on Net net:s_nfip_intern_rst
# Info: [8027]: Starting DRC check ...
# Info: [8028]: End DRC check ...
# Info: [15343]: TMR: Applying Triple Module Redundancy(TMR)....
# Info: [15334]: TMR completed. Please refer to C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1\nanofip_tmr.rep for details.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/nanofip_noTMR_impl_1/nanofip.edf.
# Info: [652]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 14.8 s secs.
# Info: [11020]: Overall running time for synthesis: 14.9 s secs.
dofile C:/ohr/cern-fip/trunk/hdl/cad/PrecisionRadtol/Precision_NoTMR_SynthesisScript.tcl
