<profile>

<section name = "Vitis HLS Report for 'table_serch'" level="0">
<item name = "Date">Wed Apr 13 19:35:57 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">table_serch</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- flame_serch_hash_serch">?, ?, ?, -, -, 1 ~ 252, no</column>
<column name=" + bucket_loop">?, ?, 246 ~ 396, -, -, ?, no</column>
<column name="  ++ screening_loop">96, 96, 1, 1, 1, 96, yes</column>
<column name="  ++ seisa_loop">78, 78, 15, 13, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 13618, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">66, -, 4752, 5590, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 3384, -</column>
<column name="Register">-, -, 23892, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">4, 0, 3, 5, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="aximm0_m_axi_U">aximm0_m_axi, 30, 0, 1415, 1585, 0</column>
<column name="aximm1_m_axi_U">aximm1_m_axi, 2, 0, 512, 580, 0</column>
<column name="aximm2_m_axi_U">aximm2_m_axi, 2, 0, 512, 580, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 386, 680, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="plram0_m_axi_U">plram0_m_axi, 30, 0, 1415, 1585, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="L_1_fu_1774_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln104_1_fu_1813_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln104_2_fu_1937_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln104_fu_1741_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_1_fu_1859_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln105_2_fu_1970_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln105_fu_1838_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln106_1_fu_1905_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln106_2_fu_1982_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln106_fu_1884_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln124_1_fu_2479_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln124_fu_2112_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln181_1_fu_1114_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln181_fu_1108_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln184_1_fu_1038_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln184_2_fu_1070_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln184_3_fu_1076_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln184_4_fu_1158_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln184_5_fu_1168_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln184_6_fu_1132_p2">+, 0, 0, 13, 6, 4</column>
<column name="add_ln184_7_fu_1138_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln184_fu_1028_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln23_10_fu_3495_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_11_fu_3505_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_12_fu_3515_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_13_fu_3525_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln23_14_fu_3535_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln23_15_fu_3541_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_16_fu_3551_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_17_fu_3561_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_18_fu_3571_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_19_fu_3581_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_1_fu_3405_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_20_fu_3591_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_21_fu_3601_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln23_22_fu_3611_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_23_fu_3621_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_24_fu_3631_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_25_fu_3641_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_26_fu_3651_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_27_fu_3661_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_28_fu_3671_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln23_29_fu_3681_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln23_2_fu_3415_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_30_fu_3693_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln23_3_fu_3425_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_4_fu_3435_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_5_fu_3445_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_6_fu_3455_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln23_7_fu_3465_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_8_fu_3475_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln23_9_fu_3485_p2">+, 0, 0, 10, 3, 3</column>
<column name="add_ln23_fu_3395_p2">+, 0, 0, 9, 2, 2</column>
<column name="add_ln79_1_fu_1595_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln79_fu_1578_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln81_fu_1636_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln97_1_fu_1688_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln97_2_fu_1729_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln97_3_fu_1718_p2">+, 0, 0, 40, 33, 1</column>
<column name="add_ln97_fu_1676_p2">+, 0, 0, 39, 32, 1</column>
<column name="bit_1_fu_2039_p2">+, 0, 0, 14, 7, 1</column>
<column name="haming_dis_screen_1_fu_2079_p2">+, 0, 0, 14, 7, 7</column>
<column name="henkan_V_fu_1567_p2">+, 0, 0, 39, 32, 32</column>
<column name="top_fu_1620_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1748">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1759">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1770">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1777">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1784">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1798">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1808">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1819">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1830">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1837">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1844">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_2192">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_predicate_op1841_read_state599">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln110_fu_2045_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="icmp_ln116_fu_2085_p2">icmp, 0, 0, 10, 7, 5</column>
<column name="icmp_ln124_fu_2361_p2">icmp, 0, 0, 29, 64, 7</column>
<column name="icmp_ln128_1_fu_2150_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln128_2_fu_2163_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln128_3_fu_2196_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln128_4_fu_2229_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln128_5_fu_2234_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln128_6_fu_2239_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="icmp_ln128_7_fu_2244_p2">icmp, 0, 0, 9, 4, 2</column>
<column name="icmp_ln128_fu_2144_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln133_fu_3703_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln181_fu_1102_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="icmp_ln38_1_fu_1553_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln38_fu_1539_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln78_fu_1573_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln82_fu_1661_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln97_1_fu_1724_p2">icmp, 0, 0, 20, 33, 33</column>
<column name="icmp_ln97_fu_1694_p2">icmp, 0, 0, 20, 33, 33</column>
<column name="lshr_ln104_fu_1954_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln105_fu_1998_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln106_fu_2022_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln184_1_fu_1226_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln184_fu_1093_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state516_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state587_pp1_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state588_pp1_stage2_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state589_pp1_stage3_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state590_pp1_stage4_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state591_pp1_stage5_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state592_pp1_stage6_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state593_pp1_stage7_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state594_pp1_stage8_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state599_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="henkan_V_3_fu_1545_p3">select, 0, 0, 32, 1, 32</column>
<column name="henkan_V_4_fu_1559_p3">select, 0, 0, 32, 1, 32</column>
<column name="min_haming_dis_1_fu_3717_p3">select, 0, 0, 6, 1, 6</column>
<column name="music_index_2_fu_3709_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln181_10_fu_1433_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_11_fu_1455_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_12_fu_1470_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_13_fu_1492_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_14_fu_1190_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln181_15_fu_1198_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln181_1_fu_1258_p3">select, 0, 0, 90, 1, 96</column>
<column name="select_ln181_2_fu_1183_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln181_3_fu_1291_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_4_fu_1298_p3">select, 0, 0, 428, 1, 512</column>
<column name="select_ln181_5_fu_1318_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_6_fu_1348_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_7_fu_1370_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_8_fu_1392_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_9_fu_1411_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln181_fu_1235_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln97_fu_1706_p3">select, 0, 0, 33, 1, 33</column>
<column name="top_3_fu_1666_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="haming_temp_fu_2069_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_10_fu_2839_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_11_fu_2865_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_12_fu_2891_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_13_fu_2917_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_14_fu_2943_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_15_fu_2969_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_16_fu_2995_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_17_fu_3021_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_18_fu_3047_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_19_fu_3073_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_1_fu_2605_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_20_fu_3099_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_21_fu_3125_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_22_fu_3151_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_23_fu_3177_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_24_fu_3203_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_25_fu_3229_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_26_fu_3255_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_27_fu_3281_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_28_fu_3307_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_29_fu_3333_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_2_fu_2631_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_30_fu_3359_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_31_fu_3385_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_3_fu_2657_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_4_fu_2683_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_5_fu_2709_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_6_fu_2735_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_7_fu_2761_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_8_fu_2787_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_9_fu_2813_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln22_fu_2579_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln97_fu_1700_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="L_reg_536">9, 2, 2, 4</column>
<column name="ap_NS_fsm">2693, 671, 1, 671</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_46_phi_fu_873_p4">14, 3, 512, 1536</column>
<column name="ap_phi_mux_empty_47_phi_fu_892_p4">9, 2, 512, 1024</column>
<column name="ap_phi_mux_m_0_phi_fu_632_p4">9, 2, 64, 128</column>
<column name="ap_phi_mux_min_haming_dis_2_phi_fu_914_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_music_index_phi_fu_902_p4">9, 2, 32, 64</column>
<column name="ap_phi_mux_p_in_22_phi_fu_863_p4">14, 3, 512, 1536</column>
<column name="ap_phi_mux_p_in_24_phi_fu_883_p4">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_35_reg_671">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_36_reg_689">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_37_reg_707">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_38_reg_725">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_39_reg_743">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_40_reg_761">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_41_reg_779">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_42_reg_797">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_43_reg_815">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_empty_44_reg_833">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_0_reg_662">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_10_reg_752">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_12_reg_770">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_14_reg_788">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_16_reg_806">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_18_reg_824">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_2_reg_680">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_4_reg_698">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_6_reg_716">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter0_p_in_8_reg_734">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter1_empty_45_reg_851">14, 3, 512, 1536</column>
<column name="ap_phi_reg_pp1_iter1_empty_47_reg_889">9, 2, 512, 1024</column>
<column name="ap_phi_reg_pp1_iter1_p_in_20_reg_842">14, 3, 512, 1536</column>
<column name="ap_phi_reg_pp1_iter1_p_in_24_reg_880">9, 2, 512, 1024</column>
<column name="aximm0_ARADDR">26, 5, 64, 320</column>
<column name="aximm0_ARLEN">14, 3, 32, 96</column>
<column name="aximm0_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm0_blk_n_R">9, 2, 1, 2</column>
<column name="aximm1_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm1_blk_n_R">9, 2, 1, 2</column>
<column name="aximm2_ARADDR">14, 3, 64, 192</column>
<column name="aximm2_blk_n_AR">9, 2, 1, 2</column>
<column name="aximm2_blk_n_R">9, 2, 1, 2</column>
<column name="bit_reg_605">9, 2, 7, 14</column>
<column name="empty_46_reg_870">14, 3, 512, 1536</column>
<column name="flame_index_reg_493">9, 2, 7, 14</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="haming_dis_screen_reg_616">9, 2, 7, 14</column>
<column name="i_1_reg_571">9, 2, 64, 128</column>
<column name="indvar_flatten_reg_505">9, 2, 8, 16</column>
<column name="m_0_reg_628">9, 2, 64, 128</column>
<column name="min_haming_dis_2_reg_910">9, 2, 32, 64</column>
<column name="min_haming_dis_reg_580">9, 2, 32, 64</column>
<column name="music_index_1_reg_592">9, 2, 32, 64</column>
<column name="music_index_3_i_lcssa25_reg_922">9, 2, 32, 64</column>
<column name="music_index_reg_898">9, 2, 32, 64</column>
<column name="p_in_22_reg_860">14, 3, 512, 1536</column>
<column name="plram0_ARADDR">26, 5, 64, 320</column>
<column name="plram0_ARLEN">14, 3, 32, 96</column>
<column name="plram0_blk_n_AR">9, 2, 1, 2</column>
<column name="plram0_blk_n_R">9, 2, 1, 2</column>
<column name="shiftreg98_0_reg_651">9, 2, 448, 896</column>
<column name="shiftreg_0_reg_640">9, 2, 448, 896</column>
<column name="tempA32_V_4_reg_516">9, 2, 32, 64</column>
<column name="tempB32_V_4_reg_526">9, 2, 32, 64</column>
<column name="top_1_reg_560">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="FP_DB_read_reg_3740">64, 0, 64, 0</column>
<column name="L_reg_536">2, 0, 2, 0</column>
<column name="add_ln105_2_reg_4079">6, 0, 6, 0</column>
<column name="add_ln106_2_reg_4084">6, 0, 6, 0</column>
<column name="add_ln124_1_reg_4304">64, 0, 64, 0</column>
<column name="add_ln181_1_reg_3844">7, 0, 7, 0</column>
<column name="add_ln181_reg_3839">8, 0, 8, 0</column>
<column name="add_ln184_7_reg_3850">6, 0, 6, 0</column>
<column name="add_ln23_14_reg_4339">5, 0, 5, 0</column>
<column name="add_ln23_29_reg_4344">5, 0, 5, 0</column>
<column name="add_ln97_2_reg_3983">64, 0, 64, 0</column>
<column name="ap_CS_fsm">670, 0, 670, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">0, 0, 1, 1</column>
<column name="ap_phi_reg_pp1_iter0_empty_35_reg_671">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_36_reg_689">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_37_reg_707">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_38_reg_725">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_39_reg_743">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_40_reg_761">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_41_reg_779">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_42_reg_797">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_43_reg_815">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_empty_44_reg_833">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_0_reg_662">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_10_reg_752">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_12_reg_770">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_14_reg_788">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_16_reg_806">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_18_reg_824">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_2_reg_680">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_4_reg_698">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_6_reg_716">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter0_p_in_8_reg_734">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter1_empty_45_reg_851">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter1_empty_47_reg_889">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter1_p_in_20_reg_842">512, 0, 512, 0</column>
<column name="ap_phi_reg_pp1_iter1_p_in_24_reg_880">512, 0, 512, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">0, 0, 1, 1</column>
<column name="aximm0_addr_1_read_reg_4074">512, 0, 512, 0</column>
<column name="aximm0_addr_2_read_reg_4094">512, 0, 512, 0</column>
<column name="aximm0_addr_3_read_12_reg_4324">512, 0, 512, 0</column>
<column name="aximm0_addr_read_reg_4064">512, 0, 512, 0</column>
<column name="aximm1_addr_read_reg_4008">32, 0, 32, 0</column>
<column name="aximm1_addr_reg_3988">64, 0, 64, 0</column>
<column name="aximm2_addr_1_reg_3951">64, 0, 64, 0</column>
<column name="aximm2_addr_read_reg_3941">32, 0, 32, 0</column>
<column name="aximm2_addr_reg_3935">64, 0, 64, 0</column>
<column name="bit_reg_605">7, 0, 7, 0</column>
<column name="empty_33_reg_4147">4, 0, 4, 0</column>
<column name="empty_46_reg_870">512, 0, 512, 0</column>
<column name="end_reg_3957">32, 0, 32, 0</column>
<column name="flame_index_reg_493">7, 0, 7, 0</column>
<column name="gmem_addr_reg_4002">64, 0, 64, 0</column>
<column name="haming_dis_screen_reg_616">7, 0, 7, 0</column>
<column name="hash_table_pointer_read_reg_3729">64, 0, 64, 0</column>
<column name="hash_table_read_reg_3735">64, 0, 64, 0</column>
<column name="henkan_V_reg_3924">32, 0, 32, 0</column>
<column name="i_1_reg_571">64, 0, 64, 0</column>
<column name="icmp_ln116_reg_4122">1, 0, 1, 0</column>
<column name="icmp_ln124_reg_4260">1, 0, 1, 0</column>
<column name="icmp_ln128_1_reg_4162">1, 0, 1, 0</column>
<column name="icmp_ln128_2_reg_4176">1, 0, 1, 0</column>
<column name="icmp_ln128_3_reg_4190">1, 0, 1, 0</column>
<column name="icmp_ln128_4_reg_4204">1, 0, 1, 0</column>
<column name="icmp_ln128_5_reg_4208">1, 0, 1, 0</column>
<column name="icmp_ln128_6_reg_4212">1, 0, 1, 0</column>
<column name="icmp_ln128_7_reg_4216">1, 0, 1, 0</column>
<column name="icmp_ln128_reg_4158">1, 0, 1, 0</column>
<column name="icmp_ln181_reg_3835">1, 0, 1, 0</column>
<column name="icmp_ln78_reg_3931">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_505">8, 0, 8, 0</column>
<column name="lshr_ln184_1_reg_3904">512, 0, 512, 0</column>
<column name="lshr_ln184_reg_3814">512, 0, 512, 0</column>
<column name="m_0_reg_628">64, 0, 64, 0</column>
<column name="min_haming_dis_2_reg_910">32, 0, 32, 0</column>
<column name="min_haming_dis_reg_580">32, 0, 32, 0</column>
<column name="music_index_1_reg_592">32, 0, 32, 0</column>
<column name="music_index_3_i_lcssa25_reg_922">32, 0, 32, 0</column>
<column name="music_index_3_i_lcssa_phi_reg_548">32, 0, 32, 0</column>
<column name="music_index_reg_898">32, 0, 32, 0</column>
<column name="music_number_reg_4126">25, 0, 25, 0</column>
<column name="p_Result_4_reg_4104">96, 0, 96, 0</column>
<column name="p_in_22_reg_860">512, 0, 512, 0</column>
<column name="plram0_addr_1_read_reg_3809">512, 0, 512, 0</column>
<column name="plram0_addr_2_read_reg_3899">512, 0, 512, 0</column>
<column name="plram0_addr_read_12_reg_4319">512, 0, 512, 0</column>
<column name="plram0_addr_reg_3772">64, 0, 64, 0</column>
<column name="query_read_reg_3748">64, 0, 64, 0</column>
<column name="reg_934">512, 0, 512, 0</column>
<column name="reg_944">512, 0, 512, 0</column>
<column name="reg_954">512, 0, 512, 0</column>
<column name="reg_964">512, 0, 512, 0</column>
<column name="select_ln181_14_reg_3883">32, 0, 32, 0</column>
<column name="select_ln181_15_reg_3888">32, 0, 32, 0</column>
<column name="select_ln181_1_reg_3919">96, 0, 96, 0</column>
<column name="select_ln181_2_reg_3877">7, 0, 7, 0</column>
<column name="select_ln181_reg_3914">2, 0, 2, 0</column>
<column name="select_ln97_reg_3975">33, 0, 33, 0</column>
<column name="shiftreg98_0_reg_651">448, 0, 448, 0</column>
<column name="shiftreg_0_reg_640">448, 0, 448, 0</column>
<column name="tempA32_V_4_reg_516">32, 0, 32, 0</column>
<column name="tempA32_V_reg_3778">32, 0, 32, 0</column>
<column name="tempB32_V_4_reg_526">32, 0, 32, 0</column>
<column name="tempB32_V_reg_3783">32, 0, 32, 0</column>
<column name="tempC32_V_reg_3827">32, 0, 32, 0</column>
<column name="tmp_reg_3855">1, 0, 1, 0</column>
<column name="top_1_reg_560">32, 0, 32, 0</column>
<column name="top_3_reg_3964">32, 0, 32, 0</column>
<column name="trunc_ln104_3_reg_4021">58, 0, 58, 0</column>
<column name="trunc_ln104_4_reg_4016">4, 0, 4, 0</column>
<column name="trunc_ln104_reg_3765">6, 0, 6, 0</column>
<column name="trunc_ln105_1_reg_4037">58, 0, 58, 0</column>
<column name="trunc_ln105_reg_4032">4, 0, 4, 0</column>
<column name="trunc_ln106_1_reg_4053">58, 0, 58, 0</column>
<column name="trunc_ln106_reg_4048">4, 0, 4, 0</column>
<column name="trunc_ln169_1_reg_3754">58, 0, 58, 0</column>
<column name="trunc_ln184_2_mid1_reg_3872">58, 0, 58, 0</column>
<column name="trunc_ln184_2_reg_3798">58, 0, 58, 0</column>
<column name="trunc_ln184_3_reg_3793">4, 0, 4, 0</column>
<column name="trunc_ln184_6_reg_3909">32, 0, 32, 0</column>
<column name="trunc_ln184_reg_3759">6, 0, 6, 0</column>
<column name="trunc_ln8_reg_4131">58, 0, 58, 0</column>
<column name="trunc_ln97_1_reg_4099">6, 0, 6, 0</column>
<column name="v1_V_reg_4069">32, 0, 32, 0</column>
<column name="v2_V_reg_4089">32, 0, 32, 0</column>
<column name="zext_ln121_reg_4142">25, 0, 32, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, table_serch, return value</column>
<column name="m_axi_plram0_AWVALID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWREADY">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWADDR">out, 64, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWLEN">out, 8, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWSIZE">out, 3, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWBURST">out, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWLOCK">out, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWCACHE">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWPROT">out, 3, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWQOS">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWREGION">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_AWUSER">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WVALID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WREADY">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WDATA">out, 512, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WSTRB">out, 64, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WLAST">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_WUSER">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARVALID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARREADY">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARADDR">out, 64, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARID">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARLEN">out, 8, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARSIZE">out, 3, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARBURST">out, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARLOCK">out, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARCACHE">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARPROT">out, 3, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARQOS">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARREGION">out, 4, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_ARUSER">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RVALID">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RREADY">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RDATA">in, 512, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RLAST">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RID">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RUSER">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_RRESP">in, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_BVALID">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_BREADY">out, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_BRESP">in, 2, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_BID">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_plram0_BUSER">in, 1, m_axi, plram0, pointer</column>
<column name="m_axi_aximm0_AWVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_AWUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WDATA">out, 512, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WSTRB">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WLAST">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_WUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARVALID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREADY">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARADDR">out, 64, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARID">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLEN">out, 8, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARSIZE">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARBURST">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARLOCK">out, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARCACHE">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARPROT">out, 3, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARQOS">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARREGION">out, 4, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_ARUSER">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RDATA">in, 512, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RLAST">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_RRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BVALID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BREADY">out, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BRESP">in, 2, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BID">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm0_BUSER">in, 1, m_axi, aximm0, pointer</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm2_AWVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WDATA">out, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WSTRB">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WLAST">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RDATA">in, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RLAST">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
