--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |    1.369(R)|    1.051(R)|clk               |   0.000|
flashData<0> |    0.423(R)|    1.819(R)|clk               |   0.000|
flashData<1> |    0.426(R)|    1.817(R)|clk               |   0.000|
flashData<2> |    0.252(R)|    1.956(R)|clk               |   0.000|
flashData<3> |    0.007(R)|    2.151(R)|clk               |   0.000|
flashData<4> |    0.217(R)|    1.983(R)|clk               |   0.000|
flashData<5> |    0.623(R)|    1.659(R)|clk               |   0.000|
flashData<6> |   -0.099(R)|    2.236(R)|clk               |   0.000|
flashData<7> |    0.764(R)|    1.548(R)|clk               |   0.000|
flashData<8> |   -0.126(R)|    2.256(R)|clk               |   0.000|
flashData<9> |   -0.161(R)|    2.285(R)|clk               |   0.000|
flashData<10>|    0.847(R)|    1.481(R)|clk               |   0.000|
flashData<11>|    0.905(R)|    1.435(R)|clk               |   0.000|
flashData<12>|    0.669(R)|    1.618(R)|clk               |   0.000|
flashData<13>|    0.871(R)|    1.457(R)|clk               |   0.000|
flashData<14>|    0.856(R)|    1.471(R)|clk               |   0.000|
flashData<15>|    0.879(R)|    1.453(R)|clk               |   0.000|
ram1Data<0>  |    0.437(R)|    1.795(R)|clk               |   0.000|
ram1Data<1>  |   -0.196(R)|    2.303(R)|clk               |   0.000|
ram1Data<2>  |    1.158(R)|    1.218(R)|clk               |   0.000|
ram1Data<3>  |    0.789(R)|    1.513(R)|clk               |   0.000|
ram1Data<4>  |    0.713(R)|    1.575(R)|clk               |   0.000|
ram1Data<5>  |    0.218(R)|    1.971(R)|clk               |   0.000|
ram1Data<6>  |    0.228(R)|    1.972(R)|clk               |   0.000|
ram1Data<7>  |    0.575(R)|    1.694(R)|clk               |   0.000|
ram2Data<0>  |    1.408(R)|    1.357(R)|clk               |   0.000|
ram2Data<1>  |    1.860(R)|    1.503(R)|clk               |   0.000|
ram2Data<2>  |    1.361(R)|    1.685(R)|clk               |   0.000|
ram2Data<3>  |    1.462(R)|    1.539(R)|clk               |   0.000|
ram2Data<4>  |    0.588(R)|    2.443(R)|clk               |   0.000|
ram2Data<5>  |    0.995(R)|    1.515(R)|clk               |   0.000|
ram2Data<6>  |    0.842(R)|    1.826(R)|clk               |   0.000|
ram2Data<7>  |    1.009(R)|    2.321(R)|clk               |   0.000|
ram2Data<8>  |   -0.152(R)|    2.545(R)|clk               |   0.000|
ram2Data<9>  |    0.048(R)|    3.022(R)|clk               |   0.000|
ram2Data<10> |    0.852(R)|    2.206(R)|clk               |   0.000|
ram2Data<11> |   -0.009(R)|    2.400(R)|clk               |   0.000|
ram2Data<12> |   -0.168(R)|    2.518(R)|clk               |   0.000|
ram2Data<13> |    0.505(R)|    3.057(R)|clk               |   0.000|
ram2Data<14> |    0.170(R)|    2.312(R)|clk               |   0.000|
ram2Data<15> |    0.276(R)|    2.695(R)|clk               |   0.000|
tbre         |    3.089(R)|   -0.326(R)|clk               |   0.000|
tsre         |    2.389(R)|    0.234(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
dataReady    |   -1.631(R)|    4.801(R)|clk               |   0.000|
flashData<0> |   -2.577(R)|    5.569(R)|clk               |   0.000|
flashData<1> |   -2.574(R)|    5.567(R)|clk               |   0.000|
flashData<2> |   -2.748(R)|    5.706(R)|clk               |   0.000|
flashData<3> |   -2.993(R)|    5.901(R)|clk               |   0.000|
flashData<4> |   -2.783(R)|    5.733(R)|clk               |   0.000|
flashData<5> |   -2.377(R)|    5.409(R)|clk               |   0.000|
flashData<6> |   -3.099(R)|    5.986(R)|clk               |   0.000|
flashData<7> |   -2.236(R)|    5.298(R)|clk               |   0.000|
flashData<8> |   -3.126(R)|    6.006(R)|clk               |   0.000|
flashData<9> |   -3.161(R)|    6.035(R)|clk               |   0.000|
flashData<10>|   -2.153(R)|    5.231(R)|clk               |   0.000|
flashData<11>|   -2.095(R)|    5.185(R)|clk               |   0.000|
flashData<12>|   -2.331(R)|    5.368(R)|clk               |   0.000|
flashData<13>|   -2.129(R)|    5.207(R)|clk               |   0.000|
flashData<14>|   -2.144(R)|    5.221(R)|clk               |   0.000|
flashData<15>|   -2.121(R)|    5.203(R)|clk               |   0.000|
ram1Data<0>  |   -2.563(R)|    5.545(R)|clk               |   0.000|
ram1Data<1>  |   -3.196(R)|    6.053(R)|clk               |   0.000|
ram1Data<2>  |   -1.842(R)|    4.968(R)|clk               |   0.000|
ram1Data<3>  |   -2.211(R)|    5.263(R)|clk               |   0.000|
ram1Data<4>  |   -2.287(R)|    5.325(R)|clk               |   0.000|
ram1Data<5>  |   -2.782(R)|    5.721(R)|clk               |   0.000|
ram1Data<6>  |   -2.772(R)|    5.722(R)|clk               |   0.000|
ram1Data<7>  |   -2.425(R)|    5.444(R)|clk               |   0.000|
ram2Data<0>  |   -1.592(R)|    5.107(R)|clk               |   0.000|
ram2Data<1>  |   -1.140(R)|    5.253(R)|clk               |   0.000|
ram2Data<2>  |   -1.639(R)|    5.435(R)|clk               |   0.000|
ram2Data<3>  |   -1.538(R)|    5.289(R)|clk               |   0.000|
ram2Data<4>  |   -2.412(R)|    6.193(R)|clk               |   0.000|
ram2Data<5>  |   -2.005(R)|    5.265(R)|clk               |   0.000|
ram2Data<6>  |   -2.158(R)|    5.576(R)|clk               |   0.000|
ram2Data<7>  |   -1.991(R)|    6.071(R)|clk               |   0.000|
ram2Data<8>  |   -3.152(R)|    6.295(R)|clk               |   0.000|
ram2Data<9>  |   -2.952(R)|    6.772(R)|clk               |   0.000|
ram2Data<10> |   -2.148(R)|    5.956(R)|clk               |   0.000|
ram2Data<11> |   -3.009(R)|    6.150(R)|clk               |   0.000|
ram2Data<12> |   -3.168(R)|    6.268(R)|clk               |   0.000|
ram2Data<13> |   -2.495(R)|    6.807(R)|clk               |   0.000|
ram2Data<14> |   -2.830(R)|    6.062(R)|clk               |   0.000|
ram2Data<15> |   -2.724(R)|    6.445(R)|clk               |   0.000|
tbre         |    0.089(R)|    3.424(R)|clk               |   0.000|
tsre         |   -0.611(R)|    3.984(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock clkIn to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   14.667(R)|clk               |   0.000|
digit1<1>    |   14.271(R)|clk               |   0.000|
digit1<2>    |   14.181(R)|clk               |   0.000|
digit1<3>    |   14.751(R)|clk               |   0.000|
digit1<4>    |   14.681(R)|clk               |   0.000|
digit1<5>    |   14.668(R)|clk               |   0.000|
digit1<6>    |   15.058(R)|clk               |   0.000|
digit2<0>    |   15.849(R)|clk               |   0.000|
digit2<1>    |   15.881(R)|clk               |   0.000|
digit2<2>    |   15.016(R)|clk               |   0.000|
digit2<3>    |   14.976(R)|clk               |   0.000|
digit2<4>    |   15.559(R)|clk               |   0.000|
digit2<5>    |   15.569(R)|clk               |   0.000|
digit2<6>    |   15.188(R)|clk               |   0.000|
flashAddr<1> |   12.096(R)|clk               |   0.000|
flashAddr<2> |   12.403(R)|clk               |   0.000|
flashAddr<3> |   11.807(R)|clk               |   0.000|
flashAddr<4> |   11.457(R)|clk               |   0.000|
flashAddr<5> |   11.540(R)|clk               |   0.000|
flashAddr<6> |   11.934(R)|clk               |   0.000|
flashAddr<7> |   11.739(R)|clk               |   0.000|
flashAddr<8> |   11.701(R)|clk               |   0.000|
flashAddr<9> |   11.316(R)|clk               |   0.000|
flashAddr<10>|   11.084(R)|clk               |   0.000|
flashAddr<11>|   11.245(R)|clk               |   0.000|
flashAddr<12>|   11.077(R)|clk               |   0.000|
flashAddr<13>|   11.047(R)|clk               |   0.000|
flashAddr<14>|   11.239(R)|clk               |   0.000|
flashAddr<15>|   10.945(R)|clk               |   0.000|
flashAddr<16>|   11.084(R)|clk               |   0.000|
flashCe      |   13.180(R)|clk               |   0.000|
flashData<0> |   11.829(R)|clk               |   0.000|
flashData<1> |   12.582(R)|clk               |   0.000|
flashData<2> |   12.831(R)|clk               |   0.000|
flashData<3> |   12.059(R)|clk               |   0.000|
flashData<4> |   12.892(R)|clk               |   0.000|
flashData<5> |   12.614(R)|clk               |   0.000|
flashData<6> |   12.632(R)|clk               |   0.000|
flashData<7> |   12.343(R)|clk               |   0.000|
flashData<8> |   12.367(R)|clk               |   0.000|
flashData<9> |   12.318(R)|clk               |   0.000|
flashData<10>|   13.150(R)|clk               |   0.000|
flashData<11>|   12.868(R)|clk               |   0.000|
flashData<12>|   13.121(R)|clk               |   0.000|
flashData<13>|   13.408(R)|clk               |   0.000|
flashData<14>|   13.369(R)|clk               |   0.000|
flashData<15>|   13.659(R)|clk               |   0.000|
flashOe      |   12.889(R)|clk               |   0.000|
flashWe      |   13.092(R)|clk               |   0.000|
led<12>      |   17.140(R)|clk               |   0.000|
led<13>      |   16.105(R)|clk               |   0.000|
led<14>      |   13.931(R)|clk               |   0.000|
led<15>      |   13.885(R)|clk               |   0.000|
ram1Data<0>  |   11.250(R)|clk               |   0.000|
ram1Data<1>  |   11.152(R)|clk               |   0.000|
ram1Data<2>  |   10.703(R)|clk               |   0.000|
ram1Data<3>  |   10.684(R)|clk               |   0.000|
ram1Data<4>  |   10.707(R)|clk               |   0.000|
ram1Data<5>  |   10.706(R)|clk               |   0.000|
ram1Data<6>  |   10.763(R)|clk               |   0.000|
ram1Data<7>  |   10.666(R)|clk               |   0.000|
ram2Addr<0>  |   12.115(R)|clk               |   0.000|
ram2Addr<1>  |   11.999(R)|clk               |   0.000|
ram2Addr<2>  |   11.301(R)|clk               |   0.000|
ram2Addr<3>  |   12.173(R)|clk               |   0.000|
ram2Addr<4>  |   12.125(R)|clk               |   0.000|
ram2Addr<5>  |   11.896(R)|clk               |   0.000|
ram2Addr<6>  |   12.702(R)|clk               |   0.000|
ram2Addr<7>  |   12.245(R)|clk               |   0.000|
ram2Addr<8>  |   12.522(R)|clk               |   0.000|
ram2Addr<9>  |   12.603(R)|clk               |   0.000|
ram2Addr<10> |   12.432(R)|clk               |   0.000|
ram2Addr<11> |   12.803(R)|clk               |   0.000|
ram2Addr<12> |   12.588(R)|clk               |   0.000|
ram2Addr<13> |   11.608(R)|clk               |   0.000|
ram2Addr<14> |   12.008(R)|clk               |   0.000|
ram2Addr<15> |   10.920(R)|clk               |   0.000|
ram2Data<0>  |   12.266(R)|clk               |   0.000|
ram2Data<1>  |   14.254(R)|clk               |   0.000|
ram2Data<2>  |   13.975(R)|clk               |   0.000|
ram2Data<3>  |   13.981(R)|clk               |   0.000|
ram2Data<4>  |   12.261(R)|clk               |   0.000|
ram2Data<5>  |   13.440(R)|clk               |   0.000|
ram2Data<6>  |   13.417(R)|clk               |   0.000|
ram2Data<7>  |   13.020(R)|clk               |   0.000|
ram2Data<8>  |   12.541(R)|clk               |   0.000|
ram2Data<9>  |   13.478(R)|clk               |   0.000|
ram2Data<10> |   12.829(R)|clk               |   0.000|
ram2Data<11> |   13.692(R)|clk               |   0.000|
ram2Data<12> |   12.232(R)|clk               |   0.000|
ram2Data<13> |   13.044(R)|clk               |   0.000|
ram2Data<14> |   13.135(R)|clk               |   0.000|
ram2Data<15> |   12.485(R)|clk               |   0.000|
ram2Oe       |   11.351(R)|clk               |   0.000|
ram2We       |   11.092(R)|clk               |   0.000|
rdn          |   13.843(R)|clk               |   0.000|
wrn          |   12.350(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock rst to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
digit1<0>    |   18.417(R)|clk               |   0.000|
digit1<1>    |   18.021(R)|clk               |   0.000|
digit1<2>    |   17.931(R)|clk               |   0.000|
digit1<3>    |   18.501(R)|clk               |   0.000|
digit1<4>    |   18.431(R)|clk               |   0.000|
digit1<5>    |   18.418(R)|clk               |   0.000|
digit1<6>    |   18.808(R)|clk               |   0.000|
digit2<0>    |   19.599(R)|clk               |   0.000|
digit2<1>    |   19.631(R)|clk               |   0.000|
digit2<2>    |   18.766(R)|clk               |   0.000|
digit2<3>    |   18.726(R)|clk               |   0.000|
digit2<4>    |   19.309(R)|clk               |   0.000|
digit2<5>    |   19.319(R)|clk               |   0.000|
digit2<6>    |   18.938(R)|clk               |   0.000|
flashAddr<1> |   15.846(R)|clk               |   0.000|
flashAddr<2> |   16.153(R)|clk               |   0.000|
flashAddr<3> |   15.557(R)|clk               |   0.000|
flashAddr<4> |   15.207(R)|clk               |   0.000|
flashAddr<5> |   15.290(R)|clk               |   0.000|
flashAddr<6> |   15.684(R)|clk               |   0.000|
flashAddr<7> |   15.489(R)|clk               |   0.000|
flashAddr<8> |   15.451(R)|clk               |   0.000|
flashAddr<9> |   15.066(R)|clk               |   0.000|
flashAddr<10>|   14.834(R)|clk               |   0.000|
flashAddr<11>|   14.995(R)|clk               |   0.000|
flashAddr<12>|   14.827(R)|clk               |   0.000|
flashAddr<13>|   14.797(R)|clk               |   0.000|
flashAddr<14>|   14.989(R)|clk               |   0.000|
flashAddr<15>|   14.695(R)|clk               |   0.000|
flashAddr<16>|   14.834(R)|clk               |   0.000|
flashCe      |   16.930(R)|clk               |   0.000|
flashData<0> |   15.579(R)|clk               |   0.000|
flashData<1> |   16.332(R)|clk               |   0.000|
flashData<2> |   16.581(R)|clk               |   0.000|
flashData<3> |   15.809(R)|clk               |   0.000|
flashData<4> |   16.642(R)|clk               |   0.000|
flashData<5> |   16.364(R)|clk               |   0.000|
flashData<6> |   16.382(R)|clk               |   0.000|
flashData<7> |   16.093(R)|clk               |   0.000|
flashData<8> |   16.117(R)|clk               |   0.000|
flashData<9> |   16.068(R)|clk               |   0.000|
flashData<10>|   16.900(R)|clk               |   0.000|
flashData<11>|   16.618(R)|clk               |   0.000|
flashData<12>|   16.871(R)|clk               |   0.000|
flashData<13>|   17.158(R)|clk               |   0.000|
flashData<14>|   17.119(R)|clk               |   0.000|
flashData<15>|   17.409(R)|clk               |   0.000|
flashOe      |   16.639(R)|clk               |   0.000|
flashWe      |   16.842(R)|clk               |   0.000|
led<12>      |   20.890(R)|clk               |   0.000|
led<13>      |   19.855(R)|clk               |   0.000|
led<14>      |   17.681(R)|clk               |   0.000|
led<15>      |   17.635(R)|clk               |   0.000|
ram1Data<0>  |   15.000(R)|clk               |   0.000|
ram1Data<1>  |   14.902(R)|clk               |   0.000|
ram1Data<2>  |   14.453(R)|clk               |   0.000|
ram1Data<3>  |   14.434(R)|clk               |   0.000|
ram1Data<4>  |   14.457(R)|clk               |   0.000|
ram1Data<5>  |   14.456(R)|clk               |   0.000|
ram1Data<6>  |   14.513(R)|clk               |   0.000|
ram1Data<7>  |   14.416(R)|clk               |   0.000|
ram2Addr<0>  |   15.865(R)|clk               |   0.000|
ram2Addr<1>  |   15.749(R)|clk               |   0.000|
ram2Addr<2>  |   15.051(R)|clk               |   0.000|
ram2Addr<3>  |   15.923(R)|clk               |   0.000|
ram2Addr<4>  |   15.875(R)|clk               |   0.000|
ram2Addr<5>  |   15.646(R)|clk               |   0.000|
ram2Addr<6>  |   16.452(R)|clk               |   0.000|
ram2Addr<7>  |   15.995(R)|clk               |   0.000|
ram2Addr<8>  |   16.272(R)|clk               |   0.000|
ram2Addr<9>  |   16.353(R)|clk               |   0.000|
ram2Addr<10> |   16.182(R)|clk               |   0.000|
ram2Addr<11> |   16.553(R)|clk               |   0.000|
ram2Addr<12> |   16.338(R)|clk               |   0.000|
ram2Addr<13> |   15.358(R)|clk               |   0.000|
ram2Addr<14> |   15.758(R)|clk               |   0.000|
ram2Addr<15> |   14.670(R)|clk               |   0.000|
ram2Data<0>  |   16.016(R)|clk               |   0.000|
ram2Data<1>  |   18.004(R)|clk               |   0.000|
ram2Data<2>  |   17.725(R)|clk               |   0.000|
ram2Data<3>  |   17.731(R)|clk               |   0.000|
ram2Data<4>  |   16.011(R)|clk               |   0.000|
ram2Data<5>  |   17.190(R)|clk               |   0.000|
ram2Data<6>  |   17.167(R)|clk               |   0.000|
ram2Data<7>  |   16.770(R)|clk               |   0.000|
ram2Data<8>  |   16.291(R)|clk               |   0.000|
ram2Data<9>  |   17.228(R)|clk               |   0.000|
ram2Data<10> |   16.579(R)|clk               |   0.000|
ram2Data<11> |   17.442(R)|clk               |   0.000|
ram2Data<12> |   15.982(R)|clk               |   0.000|
ram2Data<13> |   16.794(R)|clk               |   0.000|
ram2Data<14> |   16.885(R)|clk               |   0.000|
ram2Data<15> |   16.235(R)|clk               |   0.000|
ram2Oe       |   15.101(R)|clk               |   0.000|
ram2We       |   14.842(R)|clk               |   0.000|
rdn          |   17.593(R)|clk               |   0.000|
wrn          |   16.100(R)|clk               |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    7.109|         |         |         |
rst            |    7.109|   13.005|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    7.109|         |         |         |
rst            |    7.109|   13.005|   -0.458|   -0.458|
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 27 21:02:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 210 MB



