RTL:

`timescale 1ns / 1ps
//Date : 18/04/2025
//Name : Shankhalika Mallick

// DAY-44 T FLIPFLOP

module T_FF(clk,T,Q,Qbar);
input T, clk;
output reg Q=1'b0;
output Qbar;
assign Qbar=~Q;
always @(negedge clk)
begin
  case (T)
  1'b0: Q<=Q;
  1'b1: Q<=Qbar;
  default: Q<=Q;
  endcase
end
endmodule




`timescale 1ns / 1ps
//Date : 18/04/2025
//Name : Shankhalika Mallick

// DAY-44 T TO SR FLIPFLOP

`include "T.v"
module T_TO_SR(clk,S,R,Q,Qbar);
input S,R, clk;
output  Q,Qbar;
wire T;
T_FF ob(clk,T,Q,Qbar);
assign T=(S&Qbar)|(R&Q);
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:

`include "T_TO_SR.v"
`timescale 1ns/1ps

module FF_TB();
reg A,B, clk;
wire Q, Qbar;
T_TO_SR ob10(clk,A,B,Q,Qbar);

always 
 #5 clk=~clk;
initial 
begin
    clk=1'b0;
     A=0; B=0;
    #15 A=1; B=0;
    #15 A=0; B=1;
    #15 A=0; B=0;
    #15 A=1; B=1;
end
initial
begin
     #11 $display(" A \tB \tQ \tQbar");
     $monitor(" %b\t%b\t%b\t%b",A,B,Q,Qbar);  // for SR and JK FF

    #70 $finish;
end
endmodule

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
[Running] FF_TB.v
 A 	B 	Q 	Qbar
 0	0	  0	  1
 1	0	  0	  1
 1	0	  1	  0
 0	1	  1	  0
 0	1	  0	  1
 0	0  	0	  1
 1	1  	0	  1
 1	1  	1	  0
 1	1  	0	  1
FF_TB.v:55: $finish called at 81000 (1ps)
[Done] exit with code=0 in 2.046 seconds

