<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
    <html xmlns="http://www.w3.org/1999/xhtml">
    <head>
    <meta http-equiv="Content-Type" content="text/html&nbsp;charset=ISO-8859-1" />
    <style>
    body { background-color: #fff; color: #333; }
    body, p, ol, ul, td, tr, th  {
      font-family: verdana, arial, helvetica, sans-serif;
      font-size:   13px;
      line-height: 18px;
    }
    ul, li, button, p {
      list-style-type:none;
      text-align: left;
      margin: 0px;
      margin-top: 0px;
      margin-bottom: 0px;
      padding-left: 0px;
      padding-right: 0px;
    }
    pre {
      background-color: #eee;
      padding: 10px;
      font-size: 11px;
    }
    table {
      border-collapse: separate;
      border-spacing: 2px;
    }
    table  tr{
      background-color: #f0f0f0; 
    }
    table  th{
     if(_analysis->getPostFpga()){   
       background-color: #90EE90; 
      }
     else{
        background-color: #48d1cc; 
      }
    }
    table td {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
    }
    table td.middle {
      margin-top: 0px;
      margin-bottom: 0px;
      vertical-align: top;
      word-spacing: 10px;
    }
    table  tr.odd{
      background-color:  #add8e6;  
    }
    table  tr {
      background-color: #f0f0f0;
    }
    table  tr:hover {
      background-color: #bffefe;
    }
    .collapsible {
      background-color:  #add8e6;
      cursor: pointer;
      border: none;
      -moz-user-select: text;
    }
    .active, .collapsible:hover {
      background-color: #48d1cc;
    }
    .content {
      max-height: 0;
      overflow: hidden;
      transition: max-height 0.2s ease-out;
    }
    </style>
    <title align="center">zTime Report: Critical paths</title>
          </head>
          <body>
          <div id="title" class="title">
            <p><h1>zTime Report: Critical paths</h1></p>
          <p><h2>Date: Tue May 13 19:27:51 2025
</h2></p></div>
          <p><h3>Version: S-2021.09-2-TZ-20240507_Full64</h3></p></div>
          <div id="content" class="content">
          </div>
          <table class=tablesorter><tbody>
<thead>
<tr>
<th class="slack" width=60px title"Required time - Delay">Slack</th>
<th width=130px title="Maximal arrival time possible on the path">Required Time</th>
<th width=60px title="Timing path length">Delay</th>
<th width=40px title="Total number of FPGAs on the path">Fpga</th>
<th class="clock-domains" width=130px title=\"Source Clock domain and Target Clock domain \">Clock domains <br/> <small>From -&gt; To</small></th>
<th class="ports" title="Source port and Target port">Ports <br/> <small>From -> To</small></th>
<th title="Sum of XDRs">Sum of XDRs</th>
<th class="details" title="Path details">Details</th>
</thead>
</tr>
<tr>
<td>0 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>166 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[5]</td>
<td>2</td>
	<td id="p0">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">129 ns</td><td>129 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="0" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</p>', '0');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_119292/O (LUT1) (548ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (428ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/I1 (LUT2) (2159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/O (LUT2) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178200/O (LUT3) (94ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178197/O (LUT5) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178196/O (LUT5) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178195/O (LUT2) (194ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178218/O (LUT2) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178193/O (LUT3) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178192/O (LUT4) (296ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178271/O (LUT5) (462ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178270/O (LUT2) (508ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178269/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211149/O (LUT6) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211148/O (LUT2) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211157/O (LUT2) (969ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n244162/O (LUT3) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[8\]/O (LUT3) (1133ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[8\]/O (LUT5) (111ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/S[5] (CARRY8) (1611ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/CO[7] (CARRY8) (202ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178547/O (LUT3) (332ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178631/O (LUT2) (184ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178655/O (LUT3) (394ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178650/O (LUT6) (478ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178662/O (LUT6) (567ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_rf_cmd_address\[31\]/O (LUT6) (207ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (593ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[43\]/O (LUT6) (2370ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[50\]_2/O (LUT6) (545ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178621/O (LUT6) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178852/O (LUT3) (456ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178851/O (LUT3) (786ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178850/O (LUT3) (1576ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172526/O (LUT6) (265ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172525/O (LUT6) (664ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179501/O (LUT6) (1018ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179519/O (LUT5) (714ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179495/O (LUT3) (556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n183499/O (LUT4) (1192ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182796/O (LUT5) (816ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182795/O (LUT3) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n181135/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1891ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_fif71fhoyvgc3/O (LUT6) (703ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_e8ffpv9twrfa3/O (LUT5) (285ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_ieh33qprpziz1/O (LUT5) (681ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1mrcsur1ssn61/O (LUT2) (636ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_4n3o9kumcvzo2/O (LUT6) (338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod21180/O (LUT3) (435ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_2vax4a9tubw93/O (LUT4) (537ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod29635/CO[7] (CARRY8) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet11398/O (LUT2) (1094ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_1/O (LUT2) (311ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_5/O (LUT6) (608ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (107ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (107ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>13 ns</td><td>134 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="F01_ts_clkbus_in[6]->F01_ts_clkbus_out[5]" id="1" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6650ps)</p>', '1');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6650ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/DIFF_IN_N (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/D (LDCE) (1741ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2864ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6650ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps) </p><p>-&gt;design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser0/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6650ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>151 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[5]" id="2" onclick="javascript:replaceButtonText('<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/wc_delay_fm/D (FDRE) (971ps)</p>', '2');"><p>design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F1/wc_delay_fm/D (FDRE) (971ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/DIFFINBUF_INST/O (DIFFINBUF) (727ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/LVDSDES/ld_0/D (LDCE) (1762ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank29A/ClockRegion000R_29A/dser0/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (4810ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/dclk_negedge_enable\[1\]_INST_0/O (LUT5) (1619ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_enablegen_wc/enable_out_INST_0_i_8/O (LUT6) (1906ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_enablegen_wc/enable_out_INST_0_i_3/O (LUT4) (410ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_enablegen_wc/enable_out_INST_0/O (LUT5) (389ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zhold_fix_delay_lut1_1/O (LUT1) (1294ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zhold_fix_delay_lut1_2/O (LUT1) (113ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/wc_delay_fm/D (FDRE) (971ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_in_5</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (4810ps) </p><p>-&gt;design/U0_M0_F1/wc_delay_fm/D (FDRE) (971ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>15 ns</td><td>166 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>1 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>166 ns</td>
<td>3</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F1.F01_ts_clkbus_in[8]</td>
<td>2</td>
	<td id="p1">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">104 ns</td><td>104 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="3" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</p>', '3');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_119292/O (LUT1) (548ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (428ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/I1 (LUT2) (2159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/O (LUT2) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178200/O (LUT3) (94ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178197/O (LUT5) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178196/O (LUT5) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178195/O (LUT2) (194ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178218/O (LUT2) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178193/O (LUT3) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178192/O (LUT4) (296ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178271/O (LUT5) (462ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178270/O (LUT2) (508ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178269/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178268/O (LUT6) (487ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172538/O (LUT6) (87ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172537/O (LUT5) (221ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172536/O (LUT5) (281ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_rf_cmd_valid/O (LUT3) (687ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212698/O (LUT2) (519ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n219951/O (LUT5) (307ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n226345/O (LUT4) (1024ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_sys_logic_opt_238735/O (LUT6) (205ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n238633/O (LUT2) (175ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ke866ubspsea2/O (LUT2) (228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (402ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (402ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>23 ns</td><td>109 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="zcbsplt_4615901352719420397->F01_ts_clkbus_out[8]" id="4" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6848ps)</p>', '4');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6848ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/D (LDCE) (1792ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[29\]/O (LUT2) (1719ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_7/A1 (SRL16E) (339ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_7/Q (SRL16E) (117ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/n87/O (LUT5) (313ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/and/O (LUT4) (263ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_18/O (LUT5) (5187ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_3/O (LUT5) (266ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_1/O (LUT6) (878ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0/O (LUT4) (144ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_0/O (LUT6) (2116ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_2/O (LUT3) (196ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zebu_ts_g_ready_prd_mid_zpl_box_is/rm_ctrl/zplts_out_pclk_ready_out_INST_0/O (LUT5) (722ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_1/O (LUT5) (400ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_2/O (LUT3) (678ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank32B/ClockRegion000S_32B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (6848ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[29\]/O (LUT2) (1719ps) </p><p>-&gt;design/U0_M0_F0/zplts_iwa_pclk_ready_out/lut_and_2/O (LUT3) (678ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td></td><td>137 ns</td><td></td><td></td><td></td><td>Part_0</td><td></td><td>Part_0@U0_M0@F01_ts_clkbus_in_8</td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td style="background-color:#FFD0CF">29 ns</td><td>166 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>9 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>157 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> Clock  : A_MASTER_CYCLE_BEFORE_DRIVERCLOCK (posedge)</td>
<td>U0_M0_F1.zcbsplt_4615901352719420397 <br/>  -&gt;  <br/> U0_M0_F0.zcbsplt_4615901352719420397</td>
<td>1</td>
	<td id="p2">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">104 ns</td><td>104 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: zcbsplt_4615901352719420397" id="6" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</p>', '6');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_119292/O (LUT1) (548ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (428ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/I1 (LUT2) (2159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/O (LUT2) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178200/O (LUT3) (94ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178197/O (LUT5) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178196/O (LUT5) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178195/O (LUT2) (194ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178218/O (LUT2) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178193/O (LUT3) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178192/O (LUT4) (296ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178271/O (LUT5) (462ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178270/O (LUT2) (508ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178269/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178268/O (LUT6) (487ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172538/O (LUT6) (87ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172537/O (LUT5) (221ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172536/O (LUT5) (281ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_rf_cmd_valid/O (LUT3) (687ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212698/O (LUT2) (519ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n219951/O (LUT5) (307ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n226345/O (LUT4) (1024ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_sys_logic_opt_238735/O (LUT6) (205ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n238633/O (LUT2) (175ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ke866ubspsea2/O (LUT2) (228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (402ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser3/LVDSSER/sock_dout_INST_0/I1 (LUT2) (7388ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_exu/u_rl_halt_mgr/zebu_mux_sel_gb_sys_halt_r/O (LUT6) (402ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>109 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: zcbsplt_4615901352719420397" id="7" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p>', '7');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/DIFF_IN_P (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/D (LDCE) (1792ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser3/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[29\]/O (LUT2) (1719ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_7/A1 (SRL16E) (339ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/srl_7/Q (SRL16E) (117ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/n87/O (LUT5) (313ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/trigger_pc/and/O (LUT4) (263ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_18/O (LUT5) (5187ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_3/O (LUT5) (266ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0_i_1/O (LUT6) (878ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/ts_g_rdy_INST_0/O (LUT4) (144ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_0/O (LUT6) (2116ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zplts_iwa_ts_g_ready_prd\.lut_and_2/O (LUT3) (196ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/zebu_ts_g_ready_prd_mid_zpl_box_is/rm_ctrl/zpl1ton_prd_capture_rdyfromport_INST_0/O (LUT5) (801ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_ts_time_rdy/lut_and_4/O (LUT3) (889ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_ts_time_rdy/lut_and_5/O (LUT6) (204ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT3) (813ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (266ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (424ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_17/O (LUT3) (6457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[0] (CARRY8) (11ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/O[2] (CARRY8) (86ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_404/O (LUT1) (352ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_405/O (LUT1) (337ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_406/O (LUT1) (415ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_407/O (LUT1) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_408/O (LUT1) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_409/O (LUT1) (392ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</li></ul></div></td><td>Part_0@U0_M0@zebu_top.w_11</td><td><p>design/U0_M0_F0/U0_M0_F0_core/sqnod_core0_pc\[29\]/O (LUT2) (1719ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td style="background-color:#FFD0CF">48 ns</td><td>157 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain + clock skew</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>16 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>150 ns</td>
<td>2</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.dccm_even_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0_M0_F1.F01_ts_clkbus_out[6] <br/>  -&gt;  <br/> U0_M0_F0.F01_ts_clkbus_in[6]</td>
<td>1</td>
	<td id="p3">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td style="background-color:#FFD0CF">129 ns</td><td>129 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="To: F01_ts_clkbus_out[6]" id="8" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</p>', '8');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_119292/O (LUT1) (548ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (428ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/I1 (LUT2) (2159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/O (LUT2) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178200/O (LUT3) (94ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178197/O (LUT5) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178196/O (LUT5) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178195/O (LUT2) (194ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178218/O (LUT2) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178193/O (LUT3) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178192/O (LUT4) (296ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178271/O (LUT5) (462ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178270/O (LUT2) (508ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178269/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211149/O (LUT6) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211148/O (LUT2) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211157/O (LUT2) (969ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n244162/O (LUT3) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[8\]/O (LUT3) (1133ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[8\]/O (LUT5) (111ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/S[5] (CARRY8) (1611ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/CO[7] (CARRY8) (202ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178547/O (LUT3) (332ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178631/O (LUT2) (184ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178655/O (LUT3) (394ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178650/O (LUT6) (478ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178662/O (LUT6) (567ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_rf_cmd_address\[31\]/O (LUT6) (207ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (593ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[43\]/O (LUT6) (2370ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[50\]_2/O (LUT6) (545ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178621/O (LUT6) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178852/O (LUT3) (456ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178851/O (LUT3) (786ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178850/O (LUT3) (1576ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172526/O (LUT6) (265ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172525/O (LUT6) (664ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179501/O (LUT6) (1018ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179519/O (LUT5) (714ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179495/O (LUT3) (556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n183499/O (LUT4) (1192ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182796/O (LUT5) (816ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182795/O (LUT3) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n181135/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1891ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_fif71fhoyvgc3/O (LUT6) (703ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_e8ffpv9twrfa3/O (LUT5) (285ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_ieh33qprpziz1/O (LUT5) (681ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1mrcsur1ssn61/O (LUT2) (636ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_4n3o9kumcvzo2/O (LUT6) (338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod21180/O (LUT3) (435ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_2vax4a9tubw93/O (LUT4) (537ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod29635/CO[7] (CARRY8) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet11398/O (LUT2) (1094ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_1/O (LUT2) (311ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/zplts_iwa_ts_time_rdy/lut_and_5/O (LUT6) (608ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (107ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_01_00_00/sockHalfBank31B/ClockRegion002S_31B/ser1/LVDSSER/sock_dout_INST_0/I1 (LUT2) (5496ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/F01_ClockGen/wrapper/zplts_out_tic_clk_ready_out_INST_0/O (LUT2) (107ps) </p></td><td></td><td></td><td></td>
</tr>
<tr >
<td></td><td>6 ns</td><td></td><td>1</td><td>LVDS</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td></td><td>134 ns</td><td></td><td></td><td></td><td>Part_0</td><td><button class="collapsible" title="From: F01_ts_clkbus_in[6]" id="9" onclick="javascript:replaceButtonText('<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p>', '<p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p>', '9');"><p>design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/O (FROM_SOCKET) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/DIFF_IN_N (DIFFINBUF) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/DIFFINBUF_INST/O (DIFFINBUF) (750ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/I1/IBUFCTRL_INST/O (IBUFCTRL) (50ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/D (LDCE) (1741ps)</li><li class="list-group-item" style="background-color: #add8e6">design/socket_00_00_00_01/sockHalfBank24B/ClockRegion000R_24B/dser1/LVDSDES/ld_0/Q (LDCE) (100ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2864ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (424ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_17/O (LUT3) (6457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[0] (CARRY8) (11ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/O[2] (CARRY8) (86ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_404/O (LUT1) (352ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_405/O (LUT1) (337ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_406/O (LUT1) (415ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_407/O (LUT1) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_408/O (LUT1) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_409/O (LUT1) (392ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</li></ul></div></td><td>Part_0@U0_M0@F01_ts_clkbus_out_6</td><td><p>design/U0_M0_F0/zplts_iwa_tic_clk_ready_out/O (LUT2) (2864ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td>16 ns</td><td>150 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>40 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>126 ns</td>
<td>1</td>
<td>Clock  : zebu_top.core_chip_dut.icore_sys.iarchipelago.icpu_top_safety_controller.u_main_rl_cpu_top.ic_tag_mem_clk (posedge) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D</td>
<td>0</td>
	<td id="p4">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>126 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="10" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (232ps)</p>', '10');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (232ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/C (FDRE) (3839ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/addr_r\[11\]/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/unnamed_119292/O (LUT1) (548ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/r1addr (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (428ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_r1_ctrl/out (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_r1_ctrl) (0ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams.u_ic_tag_ram.u_ic_tag_ram.mem_r async port: 80ns sync port: 0ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/iesrams_rl_srams/u_ic_tag_ram/u_ic_tag_ram/mem_r/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_fpga_sram_0000_ZMEM_mem_r_delay) (80000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/I1 (LUT2) (2159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178201/O (LUT2) (148ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178200/O (LUT3) (94ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178197/O (LUT5) (309ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178196/O (LUT5) (486ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178195/O (LUT2) (194ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178218/O (LUT2) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178193/O (LUT3) (276ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178192/O (LUT4) (296ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178271/O (LUT5) (462ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178270/O (LUT2) (508ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178269/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211149/O (LUT6) (328ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211148/O (LUT2) (257ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211157/O (LUT2) (969ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n244162/O (LUT3) (349ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fch_pc_nxt\[8\]/O (LUT3) (1133ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/icpu_top_safety_controller/u_main_rl_cpu_top/u_rl_core/u_rl_ifu/u_rl_ifu_fetcher/sqnod_fa0_addr\[8\]/O (LUT5) (111ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/S[5] (CARRY8) (1611ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_4axvekgz4cyy/CO[7] (CARRY8) (202ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_kx1fwxjjiqls/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_ni3l4030paad3/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178547/O (LUT3) (332ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178631/O (LUT2) (184ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178655/O (LUT3) (394ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178650/O (LUT6) (478ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178662/O (LUT6) (567ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_rf_cmd_address\[31\]/O (LUT6) (207ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_7hks5db3aol21/O (LUT6) (593ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[43\]/O (LUT6) (2370ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_data\[50\]_2/O (LUT6) (545ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178621/O (LUT6) (644ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178852/O (LUT3) (456ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178851/O (LUT3) (786ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n178850/O (LUT3) (1576ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172526/O (LUT6) (265ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172525/O (LUT6) (664ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179501/O (LUT6) (1018ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179519/O (LUT5) (714ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (228ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179495/O (LUT3) (556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n183499/O (LUT4) (1192ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182796/O (LUT5) (816ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182795/O (LUT3) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n181135/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1891ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_9ys0u3f6qxkl1/O (LUT6) (1283ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_saidkr4h1kvh/O (LUT6) (267ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_lmphaiunhgty2/O (LUT5) (419ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_oywqfi2c3aut1/O (LUT2) (819ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1a61j7ka4mwf1/O (LUT3) (272ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_mux_sel_sqnod18487/O (LUT3) (426ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_disable_xtor__sqnet9015/O (LUT2) (515ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/prdbox_wrapper/prdMsgCtrl_001_72/transmitReady_out_INST_0/O (LUT6) (1115ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_INST_0/O (LUT2) (502ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/fifo_full_nxt_INST_0_i_3/O (LUT5) (965ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/n87/O (LUT5) (172ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_status_0/fifo_full_nxt_INST_0/O (LUT2) (170ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_i_1/O (LUT3) (613ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/zhold_fix_delay_lut1/O (LUT1) (319ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/zhold_fix_delay_lut1_0/O (LUT1) (192ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (232ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zmsg_out_ZEBU_VS_AMBA_MASTER_error__notifier_out_port_0/wrapper/port_snd_ctrl/u_xst_wrapper_0/port_snd_ctrl_pclk_0/port_snd256_we_i_reg/D (FDRE) (232ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>126 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>64 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>102 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)<br/>Clear  : zebu_top.core_chip_dut.i_rst_a</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D</td>
<td>0</td>
	<td id="p5">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>102 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="11" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D (FDRE) (275ps)</p>', '11');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D (FDRE) (275ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212966/O (LUT6) (616ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212964/O (LUT6) (1295ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212963/O (LUT6) (563ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212962/O (LUT3) (167ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212961/O (LUT2) (1882ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n251463/O (LUT5) (3191ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_fifo_dep_gt_1_occp_nxt\[25\]/O (LUT6) (1195ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/zhold_fix_delay_lut1_207/O (LUT1) (452ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/zhold_fix_delay_lut1_208/O (LUT1) (380ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D (FDRE) (275ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[25\]/D (FDRE) (275ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>102 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>64 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>102 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.i_mem_clk (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D</td>
<td>0</td>
	<td id="p6">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>102 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="12" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</p>', '12');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198576/O (LUT6) (1899ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198594/O (LUT6) (536ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198574/O (LUT3) (1140ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198573/O (LUT2) (683ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198396/O (LUT6) (381ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n198389/O (LUT6) (297ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n211460/O (LUT5) (2440ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n213340/O (LUT5) (827ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_fs8kqhayo0m62/O (LUT5) (1452ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/n1304/O (LUT5) (1926ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/n1302/O (LUT5) (167ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/zfast_2o00mq85hoji/O (LUT5) (255ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/unnamed_39853/O (LUT1) (289ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r min driver clock constraint: 82ns async port: 0ns minDriverClock: 82ns sync port: 164ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_ctrl/out (SDF_Mem_Cell_work_reserved_scope_alb_mss_fpga_sram_0000_ZMEM_mem_r_rw0_ctrl) (574ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r min driver clock constraint: 82ns async port: 0ns minDriverClock: 82ns sync port: 164ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps)</acronym></li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_mem/u_rgon0_mem_inst/u_alb_mss_mem_ram/mem_r/SDF_Mem_Inst_rw0_fd_posedge/D (FDRE) (0ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>102 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>65 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>101 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D</td>
<td>0</td>
	<td id="p7">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>101 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="13" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D (FDRE) (58ps)</p>', '13');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D (FDRE) (58ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212966/O (LUT6) (616ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212964/O (LUT6) (1295ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212963/O (LUT6) (563ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212962/O (LUT3) (167ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212961/O (LUT2) (1882ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n216251/O (LUT5) (2919ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zfast_mwlovifpxe0p1/O (LUT4) (1556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D (FDRE) (58ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fifo_dep_gt_1_rf_r\[58\]\[0\]/D (FDRE) (58ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>101 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>65 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>101 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_mss_clk (posedge)<br/>Preset : zebu_top.core_chip_dut.i_rst_a</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE</td>
<td>0</td>
	<td id="p8">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>101 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="14" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE (FDSE) (832ps)</p>', '14');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE (FDSE) (832ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212966/O (LUT6) (616ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212964/O (LUT6) (1295ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212963/O (LUT6) (563ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212962/O (LUT3) (167ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212961/O (LUT2) (1882ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n212960/O (LUT4) (2972ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zebu_zdr_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.ialb_mss_fab\.u_switch_inst\.u_mss_bs_slv_0\.u_mid_ibp_splitter\.split_num_gt_1_gen_wd_splt_info_fifo\.fifo_dep_gt_1_occp_en_AND_U0_M0_F1\.U0_M0_F1_core\.zClockCone_UNIT0\\\.MOD0\\\.F1\.zebu_top\\\.core_chip_dut\\\.icore_sys\\\.ialb_mss_clkctrl\\\.u_mss_clk_gen\\\.u_alb_mss_clkctrl_clkgate\\\.zebu_edgeDetector_clk_out\.posReady\.O/O (LUT3) (681ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE (FDSE) (832ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/ialb_mss_fab/u_switch_inst/u_mss_bs_slv_0/u_mid_ibp_splitter/split_num_gt_1_gen_wd_splt_info_fifo/fm_cset_rewrite_fifo_dep_gt_1_occp_r\[0\]/CE (FDSE) (832ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>101 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>66 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>100 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.ialb_mss_clkctrl.u_mss_clk_gen.u_alb_mss_clkctrl_clkgate.clk_out-Pos (posedge)</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R</td>
<td>0</td>
	<td id="p9">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>100 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="15" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (811ps)</p>', '15');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (811ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179495/O (LUT3) (556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n183499/O (LUT4) (1192ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182796/O (LUT5) (816ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n182795/O (LUT3) (287ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n181135/O (LUT5) (532ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/u_axi2ibp_axi_buffer\.sqnod_i_axi_wready/O (LUT2) (1891ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_xwxl7klm53nb/O (LUT2) (1025ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_1o6732uottxw2/O (LUT2) (485ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_8wuttnu4vio73/O (LUT6) (390ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zfast_rrq9jzyg57x5/O (LUT3) (260ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/zebu_zdr_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.izebu_axi_xtor\.master_node_i\.sqnet30156_AND_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.izebu_axi_xtor\.master_node_i\.zebu_xtor_mcp_clk_bb_0\.O/O (LUT2) (165ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (811ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21116/R (FDRE) (811ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>100 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>67 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>100 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> Clock  : zebu_top.core_chip_dut.icore_sys.i_clk (posedge)<br/>Clear  : zebu_top.core_chip_dut.icore_sys.iarchipelago.idw_dbp.rst_a_s</td>
<td>U0/M0/F01/design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C <br/>  -&gt;  <br/> U0/M0/F01/design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE</td>
<td>0</td>
	<td id="p10">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F01</td><td>100 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="16" onclick="javascript:replaceButtonText('<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p>', '<p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE (FDRE) (935ps)</p>', '16');" style="background-color: #D1B6B6"><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</p><p>->design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE (FDRE) (935ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/Q (FDRE) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O (BUFGCE) (586ps)</li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/C (FDRE) (4018ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_r1_fd_posedge/Q (FDRE) (96ps)</acronym></li><li class="list-group-item" style="background-color: #9C7373"><acronym style="background-color: #9C7373" title="Memory:U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.sqnod21800.sqnod2985 async port: 0ns sync port: 71ns (more info in zTime_memories.txt) ">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod21800/sqnod2985/SDF_Mem_Inst_delay/r1do (SDF_Mem_Cell_work_reserved_scope_zz_Encrypt_1_ZMEM_0_0_delay) (71000ps)</acronym></li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/izebu_axi_xtor/master_node_i/sqnod31752/O (LUT6) (709ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_ibp_cmd_chnl_pack\[47\]_0/O (LUT5) (1366ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172173/O (LUT4) (1338ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172252/O (LUT2) (1014ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172251/O (LUT4) (222ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172263/O (LUT2) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172262/O (LUT4) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172086/O (LUT2) (223ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172085/O (LUT4) (206ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172084/O (LUT2) (354ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172083/O (LUT2) (158ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172382/O (LUT5) (378ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172080/O (LUT5) (1010ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172079/O (LUT5) (166ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172078/O (LUT5) (489ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172077/O (LUT5) (369ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n172076/O (LUT2) (376ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179511/O (LUT2) (853ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179510/O (LUT4) (602ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179509/O (LUT4) (465ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179508/O (LUT3) (1081ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179520/O (LUT5) (229ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179518/O (LUT3) (368ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_o_ibp_cmd_chnl\[0\]_0/O (LUT5) (2130ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179496/O (LUT6) (1041ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179495/O (LUT3) (556ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179494/O (LUT5) (1371ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/n179697/O (LUT3) (564ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/sqnod_i_axi_wready/O (LUT6) (330ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/zebu_zdr_U0_M0_F1\.U0_M0_F1_core\.core_chip_dut\.icore_sys\.iarchipelago\.idw_dbp\.u1_bvci_to_axi\.zfast_pz6xgw2t35we3_AND_U0_M0_F1\.U0_M0_F1_core\.zClockCone_UNIT0\\\.MOD0\\\.F1\.zebu_top\\\.core_chip_dut\\\.icore_sys\\\.ialb_mss_clkctrl\\\.u_clk_gen\\\.u_alb_mss_clkctrl_clkgate\\\.zebu_edgeDetector_clk_out_0\.posReady\.O/O (LUT5) (3906ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE (FDRE) (935ps)</li></ul></div></td><td></td><td><p>design/U0_M0_F1/F01_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_dut_bufgi_reg/C (FDRE) (0ps) </p><p>-&gt;design/U0_M0_F1/U0_M0_F1_core/core_chip_dut/icore_sys/iarchipelago/idw_dbp/u1_bvci_to_axi/fm_cset_rewrite_i_wdata_top_r\[18\]/CE (FDRE) (935ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>100 ns</td><td></td><td></td><td></td><td></td><td>DutClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
<tr>
<td>137 ns</td>
<td>166 ns<br/> ( 1 driver clock )</td>
<td>29 ns</td>
<td>1</td>
<td>DRIVERCLOCK (system) <br/>  -&gt;  <br/> DRIVERCLOCK (system)</td>
<td>U0/M0/F00/design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 <br/>  -&gt;  <br/> U0/M0/F00/design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D</td>
<td>0</td>
	<td id="p11">
<table width="100%" style="white-space:nowrap;"><tbody>
<thead>
<tr>
<th width=40px title="FPGA location">Fpga</th>
<th width=60px title="Propagation delay">Delay</th>
<th width=60px title="Arrival time">Arrival</th>
<th width=30px title="Multiplexing ratio">XDR</th>
<th width=40px title="Multiplexing type">XTYPE</th>
<th width=20px title="if crossing zebu mux feedback">FB</th>
<th width=100px title="zCore name">zCore</th>
<th width=180px title="FPGA port name">Port</th>
<th title="Routing wire name">Wire</th>
<th title="DUT instance pin name">Alias</th>
<th ></th>
<th ></th>
<th ></th>
</thead>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td></td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">U0/M0/F00</td><td>29 ns</td><td></td><td></td><td></td><td></td><td></td><td><button class="collapsible" title="" id="17" onclick="javascript:replaceButtonText('<p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p>', '<p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p>', '17');"><p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</p><p>->design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</p></button><div class="content"><ul class="list-group"><li class="list-group-item" style="background-color: #add8e6">design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps)</li><li class="list-group-item" style="background-color: #add8e6">design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/x_bufgctrl_ce_srb_clk/bufgctrl_0/O (BUFGCTRL) (387ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_registers/reg_dclk_ts_linked_reg\[0\]/C (FDRE) (4838ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_registers/reg_dclk_ts_linked_reg\[0\]/Q (FDRE) (97ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[0\]_ts_clockgen_clkgen_zceiedgegen/zcei_ts_l_min\[1\]_INST_0/O (LUT2) (1586ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_tclkmin/two_ts_min2_l1_0_0/u_xst_wrapper_0/ts_c_min\[23\]_INST_0_i_26/O (LUT4) (401ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_tclkmin/two_ts_min2_l1_0_0/u_xst_wrapper_0/ts_c_min\[23\]_INST_0_i_2/CO[7] (CARRY8) (249ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_tclkmin/two_ts_min2_l1_0_0/u_xst_wrapper_0/ts_c_min\[23\]_INST_0_i_1/CO[3] (CARRY8) (105ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_tclkmin/two_ts_min2_l1_0_0/u_xst_wrapper_0/ts_c_min\[10\]_INST_0/O (LUT3) (630ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_0/wrapper/ts_c_min\[23\]_INST_0_i_21/O (LUT4) (712ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_0/wrapper/ts_c_min\[23\]_INST_0_i_2/CO[7] (CARRY8) (209ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_0/wrapper/ts_c_min\[23\]_INST_0_i_1/CO[3] (CARRY8) (105ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_0/wrapper/ts_c_min\[2\]_INST_0/O (LUT3) (531ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_3/wrapper/ts_c_min\[23\]_INST_0_i_25/O (LUT4) (463ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_3/wrapper/ts_c_min\[23\]_INST_0_i_2/CO[7] (CARRY8) (256ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_3/wrapper/ts_c_min\[23\]_INST_0_i_1/CO[3] (CARRY8) (105ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_3/wrapper/ts_c_min\[2\]_INST_0/O (LUT3) (452ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_5/wrapper/ts_c_min\[23\]_INST_0_i_25/O (LUT4) (429ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_5/wrapper/ts_c_min\[23\]_INST_0_i_2/CO[7] (CARRY8) (243ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_5/wrapper/ts_c_min\[23\]_INST_0_i_1/CO[3] (CARRY8) (105ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_delay/ts_min2_5/wrapper/ts_c_min\[12\]_INST_0/O (LUT3) (361ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[15\]_INST_0_i_6/O (LUT2) (1104ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[15\]_INST_0_i_1/S[4] (CARRY8) (8ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[15\]_INST_0_i_1/CO[7] (CARRY8) (195ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[23\]_INST_0_i_2/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[23\]_INST_0_i_2/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[23\]_INST_0_i_1/CO[0] (CARRY8) (96ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_plus_tol/ts_rtl_clock_tolerance/ts_g_inc_final\[3\]_INST_0/O (LUT4) (557ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_of_min/ts_min2/wrapper/ts_c_min\[23\]_INST_0_i_25/O (LUT4) (501ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_of_min/ts_min2/wrapper/ts_c_min\[23\]_INST_0_i_2/CO[7] (CARRY8) (243ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_of_min/ts_min2/wrapper/ts_c_min\[23\]_INST_0_i_1/CO[3] (CARRY8) (105ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/ts_min_of_min/ts_min2/wrapper/ts_c_min\[0\]_INST_0/O (LUT3) (347ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_101/O (LUT4) (971ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_85/S[0] (CARRY8) (11ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_85/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_76/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_76/O[7] (CARRY8) (146ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_52/O (LUT2) (607ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_13/CO[7] (CARRY8) (159ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_3/CO[7] (CARRY8) (58ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0_i_1/O (LUT6) (391ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/u\[1\]_ts_clockgen_clkgen_zceiedgegen/zcei_nxt_edge_ready_INST_0/O (LUT2) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0_i_1/O (LUT6) (388ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_clkgen/ts_clockgen_clkgen_logic/ts_g_en_INST_0/O (LUT4) (311ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter\[7\]_i_17/O (LUT3) (6457ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/S[0] (CARRY8) (11ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[7\]_i_1/CO[7] (CARRY8) (238ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[15\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[23\]_i_1/CO[7] (CARRY8) (30ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/CI (CARRY8) (28ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[31\]_i_1/O[2] (CARRY8) (86ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_404/O (LUT1) (352ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_405/O (LUT1) (337ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_406/O (LUT1) (415ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_407/O (LUT1) (458ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_408/O (LUT1) (437ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/zhold_fix_delay_lut1_409/O (LUT1) (392ps)</li><li class="list-group-item" style="background-color: #add8e6">design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps)</li></ul></div></td><td></td><td><p>design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_bus/mmcme4_base/CLKOUT1 (MMCME4_ADV) (0ps) </p><p>-&gt;design/U0_M0_F0/U0_M0_F0_core/ts_runman_0/ts_runman/global_time_count/u_xst_wrapper_0/reg_ts_counter_reg\[26\]/D (FDRE) (419ps) </p></td><td></td><td></td><td></td>
</tr>
<tr class=odd>
<td style="background-color: #72b7cd">Internal</td><td></td><td>29 ns</td><td></td><td></td><td></td><td></td><td>DriverClock domain</td><td></td><td></td><td></td><td></td><td></td>
</tr>
</table>        </td>
</tr>
</table><script>
      function replaceButtonText(textA, textB, id){
        if (document.getElementById)  {
          var button=document.getElementById(id);
          if (button){
            if (button.innerHTML==textA){
              button.innerHTML=textB;
            }
            else { 
              button.innerHTML=textA;
            }
          }
        }
    }
      var coll = document.getElementsByClassName("collapsible");
      var i;
      
      for (i = 0; i < coll.length; i++) {
        coll[i].addEventListener("click", function() {
          this.classList.toggle("active");
          var content = this.nextElementSibling;
          if (content.style.maxHeight){
            content.style.maxHeight = null;
          } else {
            content.style.maxHeight = content.scrollHeight + "px";
          }
          var parentDiv = this.closest("div");
          parentDiv.style.maxHeight = (parentDiv.scrollHeight + content.scrollHeight) + "px";
        });
      }
    </script>
    <script src='https://ajax.googleapis.com/ajax/libs/jquery/3.4.1/jquery.min.js'></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/css/theme.blue.min.css"></link>
    <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/jquery.tablesorter/2.30.5/js/jquery.tablesorter.min.js"></script>
    <script>
    $(".tablesorter").tablesorter({
    theme: "blue",
    headers:{
      '.clock-domains, .ports, .details' :{
        sorter: false
      }
    },
    widgets: ['zebra']
    });
    </script>
  </body>
  </html>
  