// Seed: 1616158491
module module_0 (
    output wand id_0,
    output tri1 id_1,
    id_3
);
  wire id_4;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    input  tri   id_2,
    id_11,
    output tri1  id_3,
    output uwire id_4,
    input  wor   id_5,
    input  tri1  id_6,
    input  wire  id_7,
    input  wand  id_8,
    input  uwire id_9
);
  assign id_4 = id_11;
  assign id_4 = id_6;
  always @(posedge 1)
  `define pp_12 0
  assign id_11 = -1;
  wire id_13;
  assign `pp_12 = 1;
  wire id_14, id_15;
  initial #1 assign id_3 = id_2 - id_8;
  wire id_16;
  tri0 id_17;
  wire id_18;
  assign id_17 = -1;
  module_0 modCall_1 (
      id_4,
      id_11
  );
  id_19(
      id_4
  );
  supply0 id_20, id_21 = -1, id_22, id_23;
  wire id_24;
endmodule
