# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do function_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/Repositories/SHA-1/SystemVerilog {D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:34 on Jul 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Repositories/SHA-1/SystemVerilog" D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv 
# -- Compiling module top_level_wrapper
# 
# Top level modules:
# 	top_level_wrapper
# End time: 13:45:34 on Jul 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Repositories/SHA-1/SystemVerilog {D:/Repositories/SHA-1/SystemVerilog/sha_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:34 on Jul 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Repositories/SHA-1/SystemVerilog" D:/Repositories/SHA-1/SystemVerilog/sha_1.sv 
# -- Compiling package state_machine_definitions
# -- Compiling module sha_1
# -- Importing package state_machine_definitions
# 
# Top level modules:
# 	sha_1
# End time: 13:45:34 on Jul 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/Repositories/SHA-1/SystemVerilog {D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:34 on Jul 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Repositories/SHA-1/SystemVerilog" D:/Repositories/SHA-1/SystemVerilog/sha_1_core.sv 
# -- Compiling module sha_1_core
# 
# Top level modules:
# 	sha_1_core
# End time: 13:45:34 on Jul 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/Repositories/SHA-1/SystemVerilog {D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:45:34 on Jul 20,2019
# vlog -reportprogress 300 -sv -work work "+incdir+D:/Repositories/SHA-1/SystemVerilog" D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv 
# -- Compiling module top_level_wrapper_tb
# 
# Top level modules:
# 	top_level_wrapper_tb
# End time: 13:45:35 on Jul 20,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top_level_wrapper_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top_level_wrapper_tb 
# Start time: 13:45:35 on Jul 20,2019
# Loading sv_std.std
# Loading work.top_level_wrapper_tb
# Loading work.top_level_wrapper
# Loading work.state_machine_definitions
# Loading work.sha_1
# Loading work.sha_1_core
# ** Warning: (vsim-3015) D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv(165): [PCDPC] - Port size (5) does not match connection size (32) for port 'address'. The port definition is at: D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb/inst_0_top_level_wrapper File: D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv
# ** Warning: (vsim-3839) D:/Repositories/SHA-1/SystemVerilog/sha_1.sv(55): Variable '/top_level_wrapper_tb/inst_0_top_level_wrapper/inst_sha_1_0/q_done', driven via a port connection, is multiply driven. See D:/Repositories/SHA-1/SystemVerilog/sha_1.sv(57).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb/inst_0_top_level_wrapper/inst_sha_1_0 File: D:/Repositories/SHA-1/SystemVerilog/sha_1.sv
# ** Warning: (vsim-3839) D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv(14): Variable '/top_level_wrapper_tb/inst_0_top_level_wrapper/stop', driven via a port connection, is multiply driven. See D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb/inst_0_top_level_wrapper File: D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper.sv
# ** Warning: (vsim-3839) D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv(33): Variable '/top_level_wrapper_tb/tb_readdata', driven via a port connection, is multiply driven. See D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv(165).
#    Time: 0 ps  Iteration: 0  Instance: /top_level_wrapper_tb File: D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation starts ...
# *********SHA Done******
# 
# Memory Layout
# 00000000 00000002
# 00000001 61626380
# 00000002 00000000
# 00000003 00000000
# 00000004 00000000
# 00000005 00000000
# 00000006 00000000
# 00000007 00000000
# 00000008 00000000
# 00000009 00000000
# 0000000a 00000000
# 0000000b 00000000
# 0000000c 00000000
# 0000000d 00000000
# 0000000e 00000000
# 0000000f 00000000
# 00000010 00000018
# 00000011 a9993e36
# 00000012 4706816a
# 00000013 ba3e2571
# 00000014 7850c26c
# 00000015 9cd0d89d
# *********SHA Done******
# 
# Memory Layout
# 00000000 00000002
# 00000001 61626380
# 00000002 00000000
# 00000003 00000000
# 00000004 00000000
# 00000005 00000000
# 00000006 00000000
# 00000007 00000000
# 00000008 00000000
# 00000009 00000000
# 0000000a 00000000
# 0000000b 00000000
# 0000000c 00000000
# 0000000d 00000000
# 0000000e 00000000
# 0000000f 00000000
# 00000010 00000018
# 00000011 a9993e36
# 00000012 4706816a
# 00000013 ba3e2571
# 00000014 7850c26c
# 00000015 9cd0d89d
# Simulation done ...
# Memory Layout
# 00000000 00000002
# 00000001 61626380
# 00000002 00000000
# 00000003 00000000
# 00000004 00000000
# 00000005 00000000
# 00000006 00000000
# 00000007 00000000
# 00000008 00000000
# 00000009 00000000
# 0000000a 00000000
# 0000000b 00000000
# 0000000c 00000000
# 0000000d 00000000
# 0000000e 00000000
# 0000000f 00000000
# 00000010 00000018
# 00000011 a9993e36
# 00000012 4706816a
# 00000013 ba3e2571
# 00000014 7850c26c
# 00000015 9cd0d89d
# ** Note: $stop    : D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv(162)
#    Time: 55280 ns  Iteration: 0  Instance: /top_level_wrapper_tb
# Break in NamedBeginStat reset_generation_process at D:/Repositories/SHA-1/SystemVerilog/top_level_wrapper_tb.sv line 162
# End time: 13:52:54 on Jul 20,2019, Elapsed time: 0:07:19
# Errors: 0, Warnings: 4
