// Seed: 888015072
module module_0 ();
  assign id_1 = id_1;
  reg id_2;
  reg id_4, id_5;
  reg id_6, id_7;
  reg id_8, id_9;
  assign id_5 = 1;
  wire id_10;
  id_11 :
  assert property (@(posedge 1) 1) id_3 = id_4.id_7;
  initial if (1'h0) id_2 <= id_7;
  wire id_12;
  function id_13;
    input id_14;
    id_9 <= 1;
  endfunction
  assign id_3 = id_7 - id_3;
endmodule
module module_1 ();
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_18 = 0;
endmodule
