Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:27:18	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	858	12	1	false	0	0		0	
2019-04-12 16:27:22	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2196	212	1	false	0	0		0	
2019-04-12 16:27:26	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	638	9	3	false	0	0		0	
2019-04-12 16:27:31	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1856	242	0	false	0	0		0	
2019-04-12 16:27:35	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	890	9	1	false	0	0		0	
2019-04-12 16:27:39	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2162	103	1	false	0	0		0	
2019-04-12 16:27:43	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3610	158	0	false	0	0		0	
2019-04-12 16:27:48	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	808	12	1	false	0	0		0	
2019-04-12 16:27:52	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3416	284	4	false	0	0		0	
2019-04-12 16:27:57	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3330	243	4	false	0	0		0	
2019-04-12 16:28:01	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2904	56	1	false	0	0		0	
2019-04-12 16:28:06	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2968	59	1	false	0	0		0	
2019-04-12 16:28:10	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2858	145	1	false	0	0		0	
2019-04-12 16:28:15	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1928	59	0	false	0	0		0	
2019-04-12 16:28:19	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3704	149	0	false	0	0		0	
2019-04-12 16:28:23	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1630	65	0	false	0	0		0	
2019-04-12 16:28:28	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3090	147	0	false	0	0		0	
2019-04-12 16:28:32	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2030	65	0	false	0	0		0	
2019-04-12 16:28:37	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6534	133	1	false	0	0		0	
2019-04-12 16:28:41	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1328	10	0	false	0	0		0	
2019-04-12 16:28:45	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2118	105	0	false	0	0		0	
2019-04-12 16:28:53	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	858	12	1	false	0	0		0	
2019-04-12 16:28:57	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2196	212	1	false	0	0		0	
2019-04-12 16:29:02	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	638	9	3	false	0	0		0	
2019-04-12 16:29:06	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1856	242	0	false	0	0		0	
2019-04-12 16:29:11	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	890	9	1	false	0	0		0	
2019-04-12 16:29:16	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2162	103	1	false	0	0		0	
2019-04-12 16:29:20	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3610	158	0	false	0	0		0	
2019-04-12 16:29:25	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	808	12	1	false	0	0		0	
2019-04-12 16:29:29	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3416	284	4	false	0	0		0	
2019-04-12 16:29:34	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3330	243	4	false	0	0		0	
2019-04-12 16:29:39	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2904	56	1	false	0	0		0	
2019-04-12 16:29:44	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2968	59	1	false	0	0		0	
2019-04-12 16:29:48	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2858	145	1	false	0	0		0	
2019-04-12 16:29:53	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1928	59	0	false	0	0		0	
2019-04-12 16:29:58	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3704	149	0	false	0	0		0	
2019-04-12 16:30:03	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1630	65	0	false	0	0		0	
2019-04-12 16:30:08	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3090	147	0	false	0	0		0	
2019-04-12 16:30:13	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2030	65	0	false	0	0		0	
2019-04-12 16:30:17	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6534	133	1	false	0	0		0	
2019-04-12 16:30:22	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1328	10	0	false	0	0		0	
2019-04-12 16:30:27	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2118	105	0	false	0	0		0	
2019-04-12 16:30:34	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	846	12	1	false	0	0		0	
2019-04-12 16:30:39	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2164	212	1	false	0	0		0	
2019-04-12 16:30:44	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	636	9	3	false	0	0		0	
2019-04-12 16:30:49	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1840	242	0	false	0	0		0	
2019-04-12 16:30:53	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	884	9	1	false	0	0		0	
2019-04-12 16:30:58	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2122	103	1	false	0	0		0	
2019-04-12 16:31:03	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3634	158	0	false	0	0		0	
2019-04-12 16:31:08	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	796	12	1	false	0	0		0	
2019-04-12 16:31:13	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3382	284	4	false	0	0		0	
2019-04-12 16:31:18	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3296	243	4	false	0	0		0	
2019-04-12 16:31:22	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2882	56	1	false	0	0		0	
2019-04-12 16:31:27	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2944	59	1	false	0	0		0	
2019-04-12 16:31:33	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2822	145	1	false	0	0		0	
2019-04-12 16:31:37	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1906	59	0	false	0	0		0	
2019-04-12 16:31:42	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3656	149	0	false	0	0		0	
2019-04-12 16:31:47	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1606	65	0	false	0	0		0	
2019-04-12 16:31:52	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3052	147	0	false	0	0		0	
2019-04-12 16:31:57	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2006	65	0	false	0	0		0	
2019-04-12 16:32:02	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6548	133	1	false	0	0		0	
2019-04-12 16:32:06	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1312	10	0	false	0	0		0	
2019-04-12 16:32:11	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2078	105	0	false	0	0		0	
2019-04-12 16:32:17	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	846	12	1	false	0	0		0	
2019-04-12 16:32:20	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2158	206	1	false	0	0		0	
2019-04-12 16:32:23	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	636	9	3	false	0	0		0	
2019-04-12 16:32:26	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1834	236	0	false	0	0		0	
2019-04-12 16:32:29	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	884	9	1	false	0	0		0	
2019-04-12 16:32:33	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2116	97	1	false	0	0		0	
2019-04-12 16:32:36	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3628	152	0	false	0	0		0	
2019-04-12 16:32:39	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	796	12	1	false	0	0		0	
2019-04-12 16:32:42	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3376	278	4	false	0	0		0	
2019-04-12 16:32:45	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3290	237	4	false	0	0		0	
2019-04-12 16:32:48	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2878	52	1	false	0	0		0	
2019-04-12 16:32:52	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2940	55	1	false	0	0		0	
2019-04-12 16:32:55	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2816	139	1	false	0	0		0	
2019-04-12 16:32:58	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1906	59	0	false	0	0		0	
2019-04-12 16:33:02	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3650	143	0	false	0	0		0	
2019-04-12 16:33:06	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1606	65	0	false	0	0		0	
2019-04-12 16:33:09	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3046	141	0	false	0	0		0	
2019-04-12 16:33:13	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2006	65	0	false	0	0		0	
2019-04-12 16:33:16	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6548	133	1	false	0	0		0	
2019-04-12 16:33:19	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1312	10	0	false	0	0		0	
2019-04-12 16:33:22	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2072	99	0	false	0	0		0	
2019-04-12 16:33:28	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	846	12	1	false	0	0		0	
2019-04-12 16:33:31	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2160	206	1	false	0	0		0	
2019-04-12 16:33:34	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	624	9	3	false	0	0		0	
2019-04-12 16:33:37	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1810	236	0	false	0	0		0	
2019-04-12 16:33:40	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	872	9	1	false	0	0		0	
2019-04-12 16:33:43	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2116	97	1	false	0	0		0	
2019-04-12 16:33:46	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3642	152	0	false	0	0		0	
2019-04-12 16:33:48	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	796	12	1	false	0	0		0	
2019-04-12 16:33:51	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3356	278	4	false	0	0		0	
2019-04-12 16:33:54	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3270	237	4	false	0	0		0	
2019-04-12 16:33:57	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2658	52	1	false	0	0		0	
2019-04-12 16:34:00	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2720	55	1	false	0	0		0	
2019-04-12 16:34:03	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2806	139	1	false	0	0		0	
2019-04-12 16:34:06	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1906	59	0	false	0	0		0	
2019-04-12 16:34:09	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3654	143	0	false	0	0		0	
2019-04-12 16:34:12	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1592	65	0	false	0	0		0	
2019-04-12 16:34:15	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3046	141	0	false	0	0		0	
2019-04-12 16:34:19	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2006	65	0	false	0	0		0	
2019-04-12 16:34:22	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6504	133	1	false	0	0		0	
2019-04-12 16:34:25	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1300	10	0	false	0	0		0	
2019-04-12 16:34:27	44	44.69	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304836	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=14external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2076	99	0	false	0	0		0	
