// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "correlator.h"
#include "shiftPhaseClass.h"

namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    correlator* grp_correlator_fu_1103;
    shiftPhaseClass* StgValue_35_shiftPhaseClass_fu_2132;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_data_out;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_V_data_V_0_sel;
    sc_signal< sc_logic > i_data_V_data_V_0_load_A;
    sc_signal< sc_logic > i_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_V_data_V_0_state;
    sc_signal< sc_logic > i_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_data_out;
    sc_signal< sc_logic > i_data_V_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_V_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_V_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_V_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_V_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_V_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_V_last_V_0_sel;
    sc_signal< sc_logic > i_data_V_last_V_0_load_A;
    sc_signal< sc_logic > i_data_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_V_last_V_0_state;
    sc_signal< sc_logic > i_data_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_in;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_data_out;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_data_V_1_sel;
    sc_signal< sc_logic > o_data_V_data_V_1_load_A;
    sc_signal< sc_logic > o_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_data_V_1_state;
    sc_signal< sc_logic > o_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_data_out;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_V_last_V_1_sel;
    sc_signal< sc_logic > o_data_V_last_V_1_load_A;
    sc_signal< sc_logic > o_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_V_last_V_1_state;
    sc_signal< sc_logic > o_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<4> > phaseClass_V;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass0i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass0q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass1i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass1q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass2i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass2q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass3i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass3q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass4i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass4q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass5i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass5q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass6i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass6q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass7i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass7q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass8i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass8q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass9i_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass9q_V_0;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass10i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass10q_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass11i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass11q_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass12i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass12q_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass13i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass13q_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass14i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass14q_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_14;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_15;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_13;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_12;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_11;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_10;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_9;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_8;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_7;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_6;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_5;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_4;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_3;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_2;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_1;
    sc_signal< sc_lv<16> > cor_phaseClass15i_V_s;
    sc_signal< sc_lv<16> > cor_phaseClass15q_V_s;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > tmp_5_fu_3246_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > currentState_load_reg_3257;
    sc_signal< sc_lv<1> > tmp_5_reg_3279;
    sc_signal< sc_lv<1> > currentState_load_load_fu_3163_p1;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > phaseClass_V_load_reg_3261;
    sc_signal< sc_lv<1> > tmp_last_V_reg_3268;
    sc_signal< sc_lv<32> > grp_correlator_fu_1103_ap_return;
    sc_signal< sc_lv<32> > out_sample_data_V_reg_3273;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_correlator_fu_1103_ap_done;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< sc_logic > grp_correlator_fu_1103_ap_start;
    sc_signal< sc_logic > grp_correlator_fu_1103_ap_idle;
    sc_signal< sc_logic > grp_correlator_fu_1103_ap_ready;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_ap_ready;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_newValuei_V;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_newValueq_V;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass0q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass1q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass2q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass3q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass4q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass5q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass6q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass7q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass8q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9i_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_0_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass9q_V_0_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass10q_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass11q_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass12q_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass13q_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass14q_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_14_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_14_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_15;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_15_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_13_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_13_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_12_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_12_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_11_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_11_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_10_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_10_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_9_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_9_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_8_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_8_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_7_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_7_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_6_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_6_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_5_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_5_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_4_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_4_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_3_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_3_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_2_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_2_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_1_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_1_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15i_V_s_o_ap_vld;
    sc_signal< sc_lv<16> > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_s_o;
    sc_signal< sc_logic > StgValue_35_shiftPhaseClass_fu_2132_cor_phaseClass15q_V_s_o_ap_vld;
    sc_signal< sc_logic > ap_reg_grp_correlator_fu_1103_ap_start;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< bool > ap_block_state6;
    sc_signal< bool > ap_predicate_op47_write_state6;
    sc_signal< bool > ap_predicate_op49_write_state6;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< sc_lv<4> > tmp_4_fu_3219_p2;
    sc_signal< sc_lv<32> > tmp_2_fu_3234_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_state5;
    static const sc_lv<6> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<4> ap_const_lv4_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_StgValue_35_shiftPhaseClass_fu_2132_newValuei_V();
    void thread_StgValue_35_shiftPhaseClass_fu_2132_newValueq_V();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_state5_io();
    void thread_ap_block_state6();
    void thread_ap_block_state6_io();
    void thread_ap_predicate_op47_write_state6();
    void thread_ap_predicate_op49_write_state6();
    void thread_ap_rst_n_inv();
    void thread_currentState_load_load_fu_3163_p1();
    void thread_grp_correlator_fu_1103_ap_start();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_V_data_V_0_ack_in();
    void thread_i_data_V_data_V_0_ack_out();
    void thread_i_data_V_data_V_0_data_out();
    void thread_i_data_V_data_V_0_load_A();
    void thread_i_data_V_data_V_0_load_B();
    void thread_i_data_V_data_V_0_sel();
    void thread_i_data_V_data_V_0_state_cmp_full();
    void thread_i_data_V_data_V_0_vld_in();
    void thread_i_data_V_data_V_0_vld_out();
    void thread_i_data_V_last_V_0_ack_in();
    void thread_i_data_V_last_V_0_ack_out();
    void thread_i_data_V_last_V_0_data_out();
    void thread_i_data_V_last_V_0_load_A();
    void thread_i_data_V_last_V_0_load_B();
    void thread_i_data_V_last_V_0_sel();
    void thread_i_data_V_last_V_0_state_cmp_full();
    void thread_i_data_V_last_V_0_vld_in();
    void thread_i_data_V_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_V_data_V_1_ack_in();
    void thread_o_data_V_data_V_1_ack_out();
    void thread_o_data_V_data_V_1_data_in();
    void thread_o_data_V_data_V_1_data_out();
    void thread_o_data_V_data_V_1_load_A();
    void thread_o_data_V_data_V_1_load_B();
    void thread_o_data_V_data_V_1_sel();
    void thread_o_data_V_data_V_1_state_cmp_full();
    void thread_o_data_V_data_V_1_vld_in();
    void thread_o_data_V_data_V_1_vld_out();
    void thread_o_data_V_last_V_1_ack_in();
    void thread_o_data_V_last_V_1_ack_out();
    void thread_o_data_V_last_V_1_data_out();
    void thread_o_data_V_last_V_1_load_A();
    void thread_o_data_V_last_V_1_load_B();
    void thread_o_data_V_last_V_1_sel();
    void thread_o_data_V_last_V_1_state_cmp_full();
    void thread_o_data_V_last_V_1_vld_in();
    void thread_o_data_V_last_V_1_vld_out();
    void thread_tmp_2_fu_3234_p2();
    void thread_tmp_4_fu_3219_p2();
    void thread_tmp_5_fu_3246_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
