# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3095 \
    name layer28_cpy1_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_0 \
    op interface \
    ports { layer28_cpy1_0_dout { I 16 vector } layer28_cpy1_0_num_data_valid { I 2 vector } layer28_cpy1_0_fifo_cap { I 2 vector } layer28_cpy1_0_empty_n { I 1 bit } layer28_cpy1_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3096 \
    name layer28_cpy1_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_1 \
    op interface \
    ports { layer28_cpy1_1_dout { I 16 vector } layer28_cpy1_1_num_data_valid { I 2 vector } layer28_cpy1_1_fifo_cap { I 2 vector } layer28_cpy1_1_empty_n { I 1 bit } layer28_cpy1_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3097 \
    name layer28_cpy1_2 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_2 \
    op interface \
    ports { layer28_cpy1_2_dout { I 16 vector } layer28_cpy1_2_num_data_valid { I 2 vector } layer28_cpy1_2_fifo_cap { I 2 vector } layer28_cpy1_2_empty_n { I 1 bit } layer28_cpy1_2_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3098 \
    name layer28_cpy1_3 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_3 \
    op interface \
    ports { layer28_cpy1_3_dout { I 16 vector } layer28_cpy1_3_num_data_valid { I 2 vector } layer28_cpy1_3_fifo_cap { I 2 vector } layer28_cpy1_3_empty_n { I 1 bit } layer28_cpy1_3_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3099 \
    name layer28_cpy1_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_4 \
    op interface \
    ports { layer28_cpy1_4_dout { I 16 vector } layer28_cpy1_4_num_data_valid { I 2 vector } layer28_cpy1_4_fifo_cap { I 2 vector } layer28_cpy1_4_empty_n { I 1 bit } layer28_cpy1_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3100 \
    name layer28_cpy1_5 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_5 \
    op interface \
    ports { layer28_cpy1_5_dout { I 16 vector } layer28_cpy1_5_num_data_valid { I 2 vector } layer28_cpy1_5_fifo_cap { I 2 vector } layer28_cpy1_5_empty_n { I 1 bit } layer28_cpy1_5_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3101 \
    name layer28_cpy1_6 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_6 \
    op interface \
    ports { layer28_cpy1_6_dout { I 16 vector } layer28_cpy1_6_num_data_valid { I 2 vector } layer28_cpy1_6_fifo_cap { I 2 vector } layer28_cpy1_6_empty_n { I 1 bit } layer28_cpy1_6_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3102 \
    name layer28_cpy1_7 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_7 \
    op interface \
    ports { layer28_cpy1_7_dout { I 16 vector } layer28_cpy1_7_num_data_valid { I 2 vector } layer28_cpy1_7_fifo_cap { I 2 vector } layer28_cpy1_7_empty_n { I 1 bit } layer28_cpy1_7_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3103 \
    name layer28_cpy1_8 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_8 \
    op interface \
    ports { layer28_cpy1_8_dout { I 16 vector } layer28_cpy1_8_num_data_valid { I 2 vector } layer28_cpy1_8_fifo_cap { I 2 vector } layer28_cpy1_8_empty_n { I 1 bit } layer28_cpy1_8_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3104 \
    name layer28_cpy1_9 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_9 \
    op interface \
    ports { layer28_cpy1_9_dout { I 16 vector } layer28_cpy1_9_num_data_valid { I 2 vector } layer28_cpy1_9_fifo_cap { I 2 vector } layer28_cpy1_9_empty_n { I 1 bit } layer28_cpy1_9_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3105 \
    name layer28_cpy1_10 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_10 \
    op interface \
    ports { layer28_cpy1_10_dout { I 16 vector } layer28_cpy1_10_num_data_valid { I 2 vector } layer28_cpy1_10_fifo_cap { I 2 vector } layer28_cpy1_10_empty_n { I 1 bit } layer28_cpy1_10_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3106 \
    name layer28_cpy1_11 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_11 \
    op interface \
    ports { layer28_cpy1_11_dout { I 16 vector } layer28_cpy1_11_num_data_valid { I 2 vector } layer28_cpy1_11_fifo_cap { I 2 vector } layer28_cpy1_11_empty_n { I 1 bit } layer28_cpy1_11_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3107 \
    name layer28_cpy1_12 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_12 \
    op interface \
    ports { layer28_cpy1_12_dout { I 16 vector } layer28_cpy1_12_num_data_valid { I 2 vector } layer28_cpy1_12_fifo_cap { I 2 vector } layer28_cpy1_12_empty_n { I 1 bit } layer28_cpy1_12_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3108 \
    name layer28_cpy1_13 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_13 \
    op interface \
    ports { layer28_cpy1_13_dout { I 16 vector } layer28_cpy1_13_num_data_valid { I 2 vector } layer28_cpy1_13_fifo_cap { I 2 vector } layer28_cpy1_13_empty_n { I 1 bit } layer28_cpy1_13_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3109 \
    name layer28_cpy1_14 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_14 \
    op interface \
    ports { layer28_cpy1_14_dout { I 16 vector } layer28_cpy1_14_num_data_valid { I 2 vector } layer28_cpy1_14_fifo_cap { I 2 vector } layer28_cpy1_14_empty_n { I 1 bit } layer28_cpy1_14_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3110 \
    name layer28_cpy1_15 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_15 \
    op interface \
    ports { layer28_cpy1_15_dout { I 16 vector } layer28_cpy1_15_num_data_valid { I 2 vector } layer28_cpy1_15_fifo_cap { I 2 vector } layer28_cpy1_15_empty_n { I 1 bit } layer28_cpy1_15_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3111 \
    name layer28_cpy1_16 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_16 \
    op interface \
    ports { layer28_cpy1_16_dout { I 16 vector } layer28_cpy1_16_num_data_valid { I 2 vector } layer28_cpy1_16_fifo_cap { I 2 vector } layer28_cpy1_16_empty_n { I 1 bit } layer28_cpy1_16_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3112 \
    name layer28_cpy1_17 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_17 \
    op interface \
    ports { layer28_cpy1_17_dout { I 16 vector } layer28_cpy1_17_num_data_valid { I 2 vector } layer28_cpy1_17_fifo_cap { I 2 vector } layer28_cpy1_17_empty_n { I 1 bit } layer28_cpy1_17_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3113 \
    name layer28_cpy1_18 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_18 \
    op interface \
    ports { layer28_cpy1_18_dout { I 16 vector } layer28_cpy1_18_num_data_valid { I 2 vector } layer28_cpy1_18_fifo_cap { I 2 vector } layer28_cpy1_18_empty_n { I 1 bit } layer28_cpy1_18_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3114 \
    name layer28_cpy1_19 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_19 \
    op interface \
    ports { layer28_cpy1_19_dout { I 16 vector } layer28_cpy1_19_num_data_valid { I 2 vector } layer28_cpy1_19_fifo_cap { I 2 vector } layer28_cpy1_19_empty_n { I 1 bit } layer28_cpy1_19_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3115 \
    name layer28_cpy1_20 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_20 \
    op interface \
    ports { layer28_cpy1_20_dout { I 16 vector } layer28_cpy1_20_num_data_valid { I 2 vector } layer28_cpy1_20_fifo_cap { I 2 vector } layer28_cpy1_20_empty_n { I 1 bit } layer28_cpy1_20_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3116 \
    name layer28_cpy1_21 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_21 \
    op interface \
    ports { layer28_cpy1_21_dout { I 16 vector } layer28_cpy1_21_num_data_valid { I 2 vector } layer28_cpy1_21_fifo_cap { I 2 vector } layer28_cpy1_21_empty_n { I 1 bit } layer28_cpy1_21_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3117 \
    name layer28_cpy1_22 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_22 \
    op interface \
    ports { layer28_cpy1_22_dout { I 16 vector } layer28_cpy1_22_num_data_valid { I 2 vector } layer28_cpy1_22_fifo_cap { I 2 vector } layer28_cpy1_22_empty_n { I 1 bit } layer28_cpy1_22_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3118 \
    name layer28_cpy1_23 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_23 \
    op interface \
    ports { layer28_cpy1_23_dout { I 16 vector } layer28_cpy1_23_num_data_valid { I 2 vector } layer28_cpy1_23_fifo_cap { I 2 vector } layer28_cpy1_23_empty_n { I 1 bit } layer28_cpy1_23_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3119 \
    name layer28_cpy1_24 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_24 \
    op interface \
    ports { layer28_cpy1_24_dout { I 16 vector } layer28_cpy1_24_num_data_valid { I 2 vector } layer28_cpy1_24_fifo_cap { I 2 vector } layer28_cpy1_24_empty_n { I 1 bit } layer28_cpy1_24_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3120 \
    name layer28_cpy1_25 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_25 \
    op interface \
    ports { layer28_cpy1_25_dout { I 16 vector } layer28_cpy1_25_num_data_valid { I 2 vector } layer28_cpy1_25_fifo_cap { I 2 vector } layer28_cpy1_25_empty_n { I 1 bit } layer28_cpy1_25_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3121 \
    name layer28_cpy1_26 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_26 \
    op interface \
    ports { layer28_cpy1_26_dout { I 16 vector } layer28_cpy1_26_num_data_valid { I 2 vector } layer28_cpy1_26_fifo_cap { I 2 vector } layer28_cpy1_26_empty_n { I 1 bit } layer28_cpy1_26_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3122 \
    name layer28_cpy1_27 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_27 \
    op interface \
    ports { layer28_cpy1_27_dout { I 16 vector } layer28_cpy1_27_num_data_valid { I 2 vector } layer28_cpy1_27_fifo_cap { I 2 vector } layer28_cpy1_27_empty_n { I 1 bit } layer28_cpy1_27_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3123 \
    name layer28_cpy1_28 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_28 \
    op interface \
    ports { layer28_cpy1_28_dout { I 16 vector } layer28_cpy1_28_num_data_valid { I 2 vector } layer28_cpy1_28_fifo_cap { I 2 vector } layer28_cpy1_28_empty_n { I 1 bit } layer28_cpy1_28_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3124 \
    name layer28_cpy1_29 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_29 \
    op interface \
    ports { layer28_cpy1_29_dout { I 16 vector } layer28_cpy1_29_num_data_valid { I 2 vector } layer28_cpy1_29_fifo_cap { I 2 vector } layer28_cpy1_29_empty_n { I 1 bit } layer28_cpy1_29_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3125 \
    name layer28_cpy1_30 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_30 \
    op interface \
    ports { layer28_cpy1_30_dout { I 16 vector } layer28_cpy1_30_num_data_valid { I 2 vector } layer28_cpy1_30_fifo_cap { I 2 vector } layer28_cpy1_30_empty_n { I 1 bit } layer28_cpy1_30_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3126 \
    name layer28_cpy1_31 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_31 \
    op interface \
    ports { layer28_cpy1_31_dout { I 16 vector } layer28_cpy1_31_num_data_valid { I 2 vector } layer28_cpy1_31_fifo_cap { I 2 vector } layer28_cpy1_31_empty_n { I 1 bit } layer28_cpy1_31_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3127 \
    name layer28_cpy1_32 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_32 \
    op interface \
    ports { layer28_cpy1_32_dout { I 16 vector } layer28_cpy1_32_num_data_valid { I 2 vector } layer28_cpy1_32_fifo_cap { I 2 vector } layer28_cpy1_32_empty_n { I 1 bit } layer28_cpy1_32_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3128 \
    name layer28_cpy1_33 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_33 \
    op interface \
    ports { layer28_cpy1_33_dout { I 16 vector } layer28_cpy1_33_num_data_valid { I 2 vector } layer28_cpy1_33_fifo_cap { I 2 vector } layer28_cpy1_33_empty_n { I 1 bit } layer28_cpy1_33_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3129 \
    name layer28_cpy1_34 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_34 \
    op interface \
    ports { layer28_cpy1_34_dout { I 16 vector } layer28_cpy1_34_num_data_valid { I 2 vector } layer28_cpy1_34_fifo_cap { I 2 vector } layer28_cpy1_34_empty_n { I 1 bit } layer28_cpy1_34_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3130 \
    name layer28_cpy1_35 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_35 \
    op interface \
    ports { layer28_cpy1_35_dout { I 16 vector } layer28_cpy1_35_num_data_valid { I 2 vector } layer28_cpy1_35_fifo_cap { I 2 vector } layer28_cpy1_35_empty_n { I 1 bit } layer28_cpy1_35_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3131 \
    name layer28_cpy1_36 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_36 \
    op interface \
    ports { layer28_cpy1_36_dout { I 16 vector } layer28_cpy1_36_num_data_valid { I 2 vector } layer28_cpy1_36_fifo_cap { I 2 vector } layer28_cpy1_36_empty_n { I 1 bit } layer28_cpy1_36_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3132 \
    name layer28_cpy1_37 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_37 \
    op interface \
    ports { layer28_cpy1_37_dout { I 16 vector } layer28_cpy1_37_num_data_valid { I 2 vector } layer28_cpy1_37_fifo_cap { I 2 vector } layer28_cpy1_37_empty_n { I 1 bit } layer28_cpy1_37_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3133 \
    name layer28_cpy1_38 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_38 \
    op interface \
    ports { layer28_cpy1_38_dout { I 16 vector } layer28_cpy1_38_num_data_valid { I 2 vector } layer28_cpy1_38_fifo_cap { I 2 vector } layer28_cpy1_38_empty_n { I 1 bit } layer28_cpy1_38_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3134 \
    name layer28_cpy1_39 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_39 \
    op interface \
    ports { layer28_cpy1_39_dout { I 16 vector } layer28_cpy1_39_num_data_valid { I 2 vector } layer28_cpy1_39_fifo_cap { I 2 vector } layer28_cpy1_39_empty_n { I 1 bit } layer28_cpy1_39_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3135 \
    name layer28_cpy1_40 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_40 \
    op interface \
    ports { layer28_cpy1_40_dout { I 16 vector } layer28_cpy1_40_num_data_valid { I 2 vector } layer28_cpy1_40_fifo_cap { I 2 vector } layer28_cpy1_40_empty_n { I 1 bit } layer28_cpy1_40_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3136 \
    name layer28_cpy1_41 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_41 \
    op interface \
    ports { layer28_cpy1_41_dout { I 16 vector } layer28_cpy1_41_num_data_valid { I 2 vector } layer28_cpy1_41_fifo_cap { I 2 vector } layer28_cpy1_41_empty_n { I 1 bit } layer28_cpy1_41_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3137 \
    name layer28_cpy1_42 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_42 \
    op interface \
    ports { layer28_cpy1_42_dout { I 16 vector } layer28_cpy1_42_num_data_valid { I 2 vector } layer28_cpy1_42_fifo_cap { I 2 vector } layer28_cpy1_42_empty_n { I 1 bit } layer28_cpy1_42_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3138 \
    name layer28_cpy1_43 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_43 \
    op interface \
    ports { layer28_cpy1_43_dout { I 16 vector } layer28_cpy1_43_num_data_valid { I 2 vector } layer28_cpy1_43_fifo_cap { I 2 vector } layer28_cpy1_43_empty_n { I 1 bit } layer28_cpy1_43_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3139 \
    name layer28_cpy1_44 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_44 \
    op interface \
    ports { layer28_cpy1_44_dout { I 16 vector } layer28_cpy1_44_num_data_valid { I 2 vector } layer28_cpy1_44_fifo_cap { I 2 vector } layer28_cpy1_44_empty_n { I 1 bit } layer28_cpy1_44_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3140 \
    name layer28_cpy1_45 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_45 \
    op interface \
    ports { layer28_cpy1_45_dout { I 16 vector } layer28_cpy1_45_num_data_valid { I 2 vector } layer28_cpy1_45_fifo_cap { I 2 vector } layer28_cpy1_45_empty_n { I 1 bit } layer28_cpy1_45_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3141 \
    name layer28_cpy1_46 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_46 \
    op interface \
    ports { layer28_cpy1_46_dout { I 16 vector } layer28_cpy1_46_num_data_valid { I 2 vector } layer28_cpy1_46_fifo_cap { I 2 vector } layer28_cpy1_46_empty_n { I 1 bit } layer28_cpy1_46_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3142 \
    name layer28_cpy1_47 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_47 \
    op interface \
    ports { layer28_cpy1_47_dout { I 16 vector } layer28_cpy1_47_num_data_valid { I 2 vector } layer28_cpy1_47_fifo_cap { I 2 vector } layer28_cpy1_47_empty_n { I 1 bit } layer28_cpy1_47_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3143 \
    name layer28_cpy1_48 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_48 \
    op interface \
    ports { layer28_cpy1_48_dout { I 16 vector } layer28_cpy1_48_num_data_valid { I 2 vector } layer28_cpy1_48_fifo_cap { I 2 vector } layer28_cpy1_48_empty_n { I 1 bit } layer28_cpy1_48_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3144 \
    name layer28_cpy1_49 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_49 \
    op interface \
    ports { layer28_cpy1_49_dout { I 16 vector } layer28_cpy1_49_num_data_valid { I 2 vector } layer28_cpy1_49_fifo_cap { I 2 vector } layer28_cpy1_49_empty_n { I 1 bit } layer28_cpy1_49_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3145 \
    name layer28_cpy1_50 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_50 \
    op interface \
    ports { layer28_cpy1_50_dout { I 16 vector } layer28_cpy1_50_num_data_valid { I 2 vector } layer28_cpy1_50_fifo_cap { I 2 vector } layer28_cpy1_50_empty_n { I 1 bit } layer28_cpy1_50_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3146 \
    name layer28_cpy1_51 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_51 \
    op interface \
    ports { layer28_cpy1_51_dout { I 16 vector } layer28_cpy1_51_num_data_valid { I 2 vector } layer28_cpy1_51_fifo_cap { I 2 vector } layer28_cpy1_51_empty_n { I 1 bit } layer28_cpy1_51_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3147 \
    name layer28_cpy1_52 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_52 \
    op interface \
    ports { layer28_cpy1_52_dout { I 16 vector } layer28_cpy1_52_num_data_valid { I 2 vector } layer28_cpy1_52_fifo_cap { I 2 vector } layer28_cpy1_52_empty_n { I 1 bit } layer28_cpy1_52_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3148 \
    name layer28_cpy1_53 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_53 \
    op interface \
    ports { layer28_cpy1_53_dout { I 16 vector } layer28_cpy1_53_num_data_valid { I 2 vector } layer28_cpy1_53_fifo_cap { I 2 vector } layer28_cpy1_53_empty_n { I 1 bit } layer28_cpy1_53_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3149 \
    name layer28_cpy1_54 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_54 \
    op interface \
    ports { layer28_cpy1_54_dout { I 16 vector } layer28_cpy1_54_num_data_valid { I 2 vector } layer28_cpy1_54_fifo_cap { I 2 vector } layer28_cpy1_54_empty_n { I 1 bit } layer28_cpy1_54_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3150 \
    name layer28_cpy1_55 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_55 \
    op interface \
    ports { layer28_cpy1_55_dout { I 16 vector } layer28_cpy1_55_num_data_valid { I 2 vector } layer28_cpy1_55_fifo_cap { I 2 vector } layer28_cpy1_55_empty_n { I 1 bit } layer28_cpy1_55_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3151 \
    name layer28_cpy1_56 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_56 \
    op interface \
    ports { layer28_cpy1_56_dout { I 16 vector } layer28_cpy1_56_num_data_valid { I 2 vector } layer28_cpy1_56_fifo_cap { I 2 vector } layer28_cpy1_56_empty_n { I 1 bit } layer28_cpy1_56_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3152 \
    name layer28_cpy1_57 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_57 \
    op interface \
    ports { layer28_cpy1_57_dout { I 16 vector } layer28_cpy1_57_num_data_valid { I 2 vector } layer28_cpy1_57_fifo_cap { I 2 vector } layer28_cpy1_57_empty_n { I 1 bit } layer28_cpy1_57_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3153 \
    name layer28_cpy1_58 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_58 \
    op interface \
    ports { layer28_cpy1_58_dout { I 16 vector } layer28_cpy1_58_num_data_valid { I 2 vector } layer28_cpy1_58_fifo_cap { I 2 vector } layer28_cpy1_58_empty_n { I 1 bit } layer28_cpy1_58_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3154 \
    name layer28_cpy1_59 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_59 \
    op interface \
    ports { layer28_cpy1_59_dout { I 16 vector } layer28_cpy1_59_num_data_valid { I 2 vector } layer28_cpy1_59_fifo_cap { I 2 vector } layer28_cpy1_59_empty_n { I 1 bit } layer28_cpy1_59_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3155 \
    name layer28_cpy1_60 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_60 \
    op interface \
    ports { layer28_cpy1_60_dout { I 16 vector } layer28_cpy1_60_num_data_valid { I 2 vector } layer28_cpy1_60_fifo_cap { I 2 vector } layer28_cpy1_60_empty_n { I 1 bit } layer28_cpy1_60_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3156 \
    name layer28_cpy1_61 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_61 \
    op interface \
    ports { layer28_cpy1_61_dout { I 16 vector } layer28_cpy1_61_num_data_valid { I 2 vector } layer28_cpy1_61_fifo_cap { I 2 vector } layer28_cpy1_61_empty_n { I 1 bit } layer28_cpy1_61_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3157 \
    name layer28_cpy1_62 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_62 \
    op interface \
    ports { layer28_cpy1_62_dout { I 16 vector } layer28_cpy1_62_num_data_valid { I 2 vector } layer28_cpy1_62_fifo_cap { I 2 vector } layer28_cpy1_62_empty_n { I 1 bit } layer28_cpy1_62_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3158 \
    name layer28_cpy1_63 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_63 \
    op interface \
    ports { layer28_cpy1_63_dout { I 16 vector } layer28_cpy1_63_num_data_valid { I 2 vector } layer28_cpy1_63_fifo_cap { I 2 vector } layer28_cpy1_63_empty_n { I 1 bit } layer28_cpy1_63_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3159 \
    name layer28_cpy1_64 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_64 \
    op interface \
    ports { layer28_cpy1_64_dout { I 16 vector } layer28_cpy1_64_num_data_valid { I 2 vector } layer28_cpy1_64_fifo_cap { I 2 vector } layer28_cpy1_64_empty_n { I 1 bit } layer28_cpy1_64_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3160 \
    name layer28_cpy1_65 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_65 \
    op interface \
    ports { layer28_cpy1_65_dout { I 16 vector } layer28_cpy1_65_num_data_valid { I 2 vector } layer28_cpy1_65_fifo_cap { I 2 vector } layer28_cpy1_65_empty_n { I 1 bit } layer28_cpy1_65_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3161 \
    name layer28_cpy1_66 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_66 \
    op interface \
    ports { layer28_cpy1_66_dout { I 16 vector } layer28_cpy1_66_num_data_valid { I 2 vector } layer28_cpy1_66_fifo_cap { I 2 vector } layer28_cpy1_66_empty_n { I 1 bit } layer28_cpy1_66_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3162 \
    name layer28_cpy1_67 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_67 \
    op interface \
    ports { layer28_cpy1_67_dout { I 16 vector } layer28_cpy1_67_num_data_valid { I 2 vector } layer28_cpy1_67_fifo_cap { I 2 vector } layer28_cpy1_67_empty_n { I 1 bit } layer28_cpy1_67_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3163 \
    name layer28_cpy1_68 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_68 \
    op interface \
    ports { layer28_cpy1_68_dout { I 16 vector } layer28_cpy1_68_num_data_valid { I 2 vector } layer28_cpy1_68_fifo_cap { I 2 vector } layer28_cpy1_68_empty_n { I 1 bit } layer28_cpy1_68_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3164 \
    name layer28_cpy1_69 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_69 \
    op interface \
    ports { layer28_cpy1_69_dout { I 16 vector } layer28_cpy1_69_num_data_valid { I 2 vector } layer28_cpy1_69_fifo_cap { I 2 vector } layer28_cpy1_69_empty_n { I 1 bit } layer28_cpy1_69_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3165 \
    name layer28_cpy1_70 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_70 \
    op interface \
    ports { layer28_cpy1_70_dout { I 16 vector } layer28_cpy1_70_num_data_valid { I 2 vector } layer28_cpy1_70_fifo_cap { I 2 vector } layer28_cpy1_70_empty_n { I 1 bit } layer28_cpy1_70_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3166 \
    name layer28_cpy1_71 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_71 \
    op interface \
    ports { layer28_cpy1_71_dout { I 16 vector } layer28_cpy1_71_num_data_valid { I 2 vector } layer28_cpy1_71_fifo_cap { I 2 vector } layer28_cpy1_71_empty_n { I 1 bit } layer28_cpy1_71_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3167 \
    name layer28_cpy1_72 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_72 \
    op interface \
    ports { layer28_cpy1_72_dout { I 16 vector } layer28_cpy1_72_num_data_valid { I 2 vector } layer28_cpy1_72_fifo_cap { I 2 vector } layer28_cpy1_72_empty_n { I 1 bit } layer28_cpy1_72_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3168 \
    name layer28_cpy1_73 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_73 \
    op interface \
    ports { layer28_cpy1_73_dout { I 16 vector } layer28_cpy1_73_num_data_valid { I 2 vector } layer28_cpy1_73_fifo_cap { I 2 vector } layer28_cpy1_73_empty_n { I 1 bit } layer28_cpy1_73_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3169 \
    name layer28_cpy1_74 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_74 \
    op interface \
    ports { layer28_cpy1_74_dout { I 16 vector } layer28_cpy1_74_num_data_valid { I 2 vector } layer28_cpy1_74_fifo_cap { I 2 vector } layer28_cpy1_74_empty_n { I 1 bit } layer28_cpy1_74_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3170 \
    name layer28_cpy1_75 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_75 \
    op interface \
    ports { layer28_cpy1_75_dout { I 16 vector } layer28_cpy1_75_num_data_valid { I 2 vector } layer28_cpy1_75_fifo_cap { I 2 vector } layer28_cpy1_75_empty_n { I 1 bit } layer28_cpy1_75_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3171 \
    name layer28_cpy1_76 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_76 \
    op interface \
    ports { layer28_cpy1_76_dout { I 16 vector } layer28_cpy1_76_num_data_valid { I 2 vector } layer28_cpy1_76_fifo_cap { I 2 vector } layer28_cpy1_76_empty_n { I 1 bit } layer28_cpy1_76_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3172 \
    name layer28_cpy1_77 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_77 \
    op interface \
    ports { layer28_cpy1_77_dout { I 16 vector } layer28_cpy1_77_num_data_valid { I 2 vector } layer28_cpy1_77_fifo_cap { I 2 vector } layer28_cpy1_77_empty_n { I 1 bit } layer28_cpy1_77_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3173 \
    name layer28_cpy1_78 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_78 \
    op interface \
    ports { layer28_cpy1_78_dout { I 16 vector } layer28_cpy1_78_num_data_valid { I 2 vector } layer28_cpy1_78_fifo_cap { I 2 vector } layer28_cpy1_78_empty_n { I 1 bit } layer28_cpy1_78_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3174 \
    name layer28_cpy1_79 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_79 \
    op interface \
    ports { layer28_cpy1_79_dout { I 16 vector } layer28_cpy1_79_num_data_valid { I 2 vector } layer28_cpy1_79_fifo_cap { I 2 vector } layer28_cpy1_79_empty_n { I 1 bit } layer28_cpy1_79_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3175 \
    name layer28_cpy1_80 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_80 \
    op interface \
    ports { layer28_cpy1_80_dout { I 16 vector } layer28_cpy1_80_num_data_valid { I 2 vector } layer28_cpy1_80_fifo_cap { I 2 vector } layer28_cpy1_80_empty_n { I 1 bit } layer28_cpy1_80_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3176 \
    name layer28_cpy1_81 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_81 \
    op interface \
    ports { layer28_cpy1_81_dout { I 16 vector } layer28_cpy1_81_num_data_valid { I 2 vector } layer28_cpy1_81_fifo_cap { I 2 vector } layer28_cpy1_81_empty_n { I 1 bit } layer28_cpy1_81_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3177 \
    name layer28_cpy1_82 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_82 \
    op interface \
    ports { layer28_cpy1_82_dout { I 16 vector } layer28_cpy1_82_num_data_valid { I 2 vector } layer28_cpy1_82_fifo_cap { I 2 vector } layer28_cpy1_82_empty_n { I 1 bit } layer28_cpy1_82_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3178 \
    name layer28_cpy1_83 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_83 \
    op interface \
    ports { layer28_cpy1_83_dout { I 16 vector } layer28_cpy1_83_num_data_valid { I 2 vector } layer28_cpy1_83_fifo_cap { I 2 vector } layer28_cpy1_83_empty_n { I 1 bit } layer28_cpy1_83_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3179 \
    name layer28_cpy1_84 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_84 \
    op interface \
    ports { layer28_cpy1_84_dout { I 16 vector } layer28_cpy1_84_num_data_valid { I 2 vector } layer28_cpy1_84_fifo_cap { I 2 vector } layer28_cpy1_84_empty_n { I 1 bit } layer28_cpy1_84_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3180 \
    name layer28_cpy1_85 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_85 \
    op interface \
    ports { layer28_cpy1_85_dout { I 16 vector } layer28_cpy1_85_num_data_valid { I 2 vector } layer28_cpy1_85_fifo_cap { I 2 vector } layer28_cpy1_85_empty_n { I 1 bit } layer28_cpy1_85_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3181 \
    name layer28_cpy1_86 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_86 \
    op interface \
    ports { layer28_cpy1_86_dout { I 16 vector } layer28_cpy1_86_num_data_valid { I 2 vector } layer28_cpy1_86_fifo_cap { I 2 vector } layer28_cpy1_86_empty_n { I 1 bit } layer28_cpy1_86_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3182 \
    name layer28_cpy1_87 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_87 \
    op interface \
    ports { layer28_cpy1_87_dout { I 16 vector } layer28_cpy1_87_num_data_valid { I 2 vector } layer28_cpy1_87_fifo_cap { I 2 vector } layer28_cpy1_87_empty_n { I 1 bit } layer28_cpy1_87_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3183 \
    name layer28_cpy1_88 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_88 \
    op interface \
    ports { layer28_cpy1_88_dout { I 16 vector } layer28_cpy1_88_num_data_valid { I 2 vector } layer28_cpy1_88_fifo_cap { I 2 vector } layer28_cpy1_88_empty_n { I 1 bit } layer28_cpy1_88_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3184 \
    name layer28_cpy1_89 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_89 \
    op interface \
    ports { layer28_cpy1_89_dout { I 16 vector } layer28_cpy1_89_num_data_valid { I 2 vector } layer28_cpy1_89_fifo_cap { I 2 vector } layer28_cpy1_89_empty_n { I 1 bit } layer28_cpy1_89_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3185 \
    name layer28_cpy1_90 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_90 \
    op interface \
    ports { layer28_cpy1_90_dout { I 16 vector } layer28_cpy1_90_num_data_valid { I 2 vector } layer28_cpy1_90_fifo_cap { I 2 vector } layer28_cpy1_90_empty_n { I 1 bit } layer28_cpy1_90_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3186 \
    name layer28_cpy1_91 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_91 \
    op interface \
    ports { layer28_cpy1_91_dout { I 16 vector } layer28_cpy1_91_num_data_valid { I 2 vector } layer28_cpy1_91_fifo_cap { I 2 vector } layer28_cpy1_91_empty_n { I 1 bit } layer28_cpy1_91_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3187 \
    name layer28_cpy1_92 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_92 \
    op interface \
    ports { layer28_cpy1_92_dout { I 16 vector } layer28_cpy1_92_num_data_valid { I 2 vector } layer28_cpy1_92_fifo_cap { I 2 vector } layer28_cpy1_92_empty_n { I 1 bit } layer28_cpy1_92_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3188 \
    name layer28_cpy1_93 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_93 \
    op interface \
    ports { layer28_cpy1_93_dout { I 16 vector } layer28_cpy1_93_num_data_valid { I 2 vector } layer28_cpy1_93_fifo_cap { I 2 vector } layer28_cpy1_93_empty_n { I 1 bit } layer28_cpy1_93_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3189 \
    name layer28_cpy1_94 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_94 \
    op interface \
    ports { layer28_cpy1_94_dout { I 16 vector } layer28_cpy1_94_num_data_valid { I 2 vector } layer28_cpy1_94_fifo_cap { I 2 vector } layer28_cpy1_94_empty_n { I 1 bit } layer28_cpy1_94_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3190 \
    name layer28_cpy1_95 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_95 \
    op interface \
    ports { layer28_cpy1_95_dout { I 16 vector } layer28_cpy1_95_num_data_valid { I 2 vector } layer28_cpy1_95_fifo_cap { I 2 vector } layer28_cpy1_95_empty_n { I 1 bit } layer28_cpy1_95_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3191 \
    name layer28_cpy1_96 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_96 \
    op interface \
    ports { layer28_cpy1_96_dout { I 16 vector } layer28_cpy1_96_num_data_valid { I 2 vector } layer28_cpy1_96_fifo_cap { I 2 vector } layer28_cpy1_96_empty_n { I 1 bit } layer28_cpy1_96_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3192 \
    name layer28_cpy1_97 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_97 \
    op interface \
    ports { layer28_cpy1_97_dout { I 16 vector } layer28_cpy1_97_num_data_valid { I 2 vector } layer28_cpy1_97_fifo_cap { I 2 vector } layer28_cpy1_97_empty_n { I 1 bit } layer28_cpy1_97_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3193 \
    name layer28_cpy1_98 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_98 \
    op interface \
    ports { layer28_cpy1_98_dout { I 16 vector } layer28_cpy1_98_num_data_valid { I 2 vector } layer28_cpy1_98_fifo_cap { I 2 vector } layer28_cpy1_98_empty_n { I 1 bit } layer28_cpy1_98_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3194 \
    name layer28_cpy1_99 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_99 \
    op interface \
    ports { layer28_cpy1_99_dout { I 16 vector } layer28_cpy1_99_num_data_valid { I 2 vector } layer28_cpy1_99_fifo_cap { I 2 vector } layer28_cpy1_99_empty_n { I 1 bit } layer28_cpy1_99_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3195 \
    name layer28_cpy1_100 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_100 \
    op interface \
    ports { layer28_cpy1_100_dout { I 16 vector } layer28_cpy1_100_num_data_valid { I 2 vector } layer28_cpy1_100_fifo_cap { I 2 vector } layer28_cpy1_100_empty_n { I 1 bit } layer28_cpy1_100_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3196 \
    name layer28_cpy1_101 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_101 \
    op interface \
    ports { layer28_cpy1_101_dout { I 16 vector } layer28_cpy1_101_num_data_valid { I 2 vector } layer28_cpy1_101_fifo_cap { I 2 vector } layer28_cpy1_101_empty_n { I 1 bit } layer28_cpy1_101_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3197 \
    name layer28_cpy1_102 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_102 \
    op interface \
    ports { layer28_cpy1_102_dout { I 16 vector } layer28_cpy1_102_num_data_valid { I 2 vector } layer28_cpy1_102_fifo_cap { I 2 vector } layer28_cpy1_102_empty_n { I 1 bit } layer28_cpy1_102_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3198 \
    name layer28_cpy1_103 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_103 \
    op interface \
    ports { layer28_cpy1_103_dout { I 16 vector } layer28_cpy1_103_num_data_valid { I 2 vector } layer28_cpy1_103_fifo_cap { I 2 vector } layer28_cpy1_103_empty_n { I 1 bit } layer28_cpy1_103_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3199 \
    name layer28_cpy1_104 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_104 \
    op interface \
    ports { layer28_cpy1_104_dout { I 16 vector } layer28_cpy1_104_num_data_valid { I 2 vector } layer28_cpy1_104_fifo_cap { I 2 vector } layer28_cpy1_104_empty_n { I 1 bit } layer28_cpy1_104_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3200 \
    name layer28_cpy1_105 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_105 \
    op interface \
    ports { layer28_cpy1_105_dout { I 16 vector } layer28_cpy1_105_num_data_valid { I 2 vector } layer28_cpy1_105_fifo_cap { I 2 vector } layer28_cpy1_105_empty_n { I 1 bit } layer28_cpy1_105_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3201 \
    name layer28_cpy1_106 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_106 \
    op interface \
    ports { layer28_cpy1_106_dout { I 16 vector } layer28_cpy1_106_num_data_valid { I 2 vector } layer28_cpy1_106_fifo_cap { I 2 vector } layer28_cpy1_106_empty_n { I 1 bit } layer28_cpy1_106_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3202 \
    name layer28_cpy1_107 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_107 \
    op interface \
    ports { layer28_cpy1_107_dout { I 16 vector } layer28_cpy1_107_num_data_valid { I 2 vector } layer28_cpy1_107_fifo_cap { I 2 vector } layer28_cpy1_107_empty_n { I 1 bit } layer28_cpy1_107_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3203 \
    name layer28_cpy1_108 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_108 \
    op interface \
    ports { layer28_cpy1_108_dout { I 16 vector } layer28_cpy1_108_num_data_valid { I 2 vector } layer28_cpy1_108_fifo_cap { I 2 vector } layer28_cpy1_108_empty_n { I 1 bit } layer28_cpy1_108_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3204 \
    name layer28_cpy1_109 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_109 \
    op interface \
    ports { layer28_cpy1_109_dout { I 16 vector } layer28_cpy1_109_num_data_valid { I 2 vector } layer28_cpy1_109_fifo_cap { I 2 vector } layer28_cpy1_109_empty_n { I 1 bit } layer28_cpy1_109_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3205 \
    name layer28_cpy1_110 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_110 \
    op interface \
    ports { layer28_cpy1_110_dout { I 16 vector } layer28_cpy1_110_num_data_valid { I 2 vector } layer28_cpy1_110_fifo_cap { I 2 vector } layer28_cpy1_110_empty_n { I 1 bit } layer28_cpy1_110_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3206 \
    name layer28_cpy1_111 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_111 \
    op interface \
    ports { layer28_cpy1_111_dout { I 16 vector } layer28_cpy1_111_num_data_valid { I 2 vector } layer28_cpy1_111_fifo_cap { I 2 vector } layer28_cpy1_111_empty_n { I 1 bit } layer28_cpy1_111_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3207 \
    name layer28_cpy1_112 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_112 \
    op interface \
    ports { layer28_cpy1_112_dout { I 16 vector } layer28_cpy1_112_num_data_valid { I 2 vector } layer28_cpy1_112_fifo_cap { I 2 vector } layer28_cpy1_112_empty_n { I 1 bit } layer28_cpy1_112_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3208 \
    name layer28_cpy1_113 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_113 \
    op interface \
    ports { layer28_cpy1_113_dout { I 16 vector } layer28_cpy1_113_num_data_valid { I 2 vector } layer28_cpy1_113_fifo_cap { I 2 vector } layer28_cpy1_113_empty_n { I 1 bit } layer28_cpy1_113_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3209 \
    name layer28_cpy1_114 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_114 \
    op interface \
    ports { layer28_cpy1_114_dout { I 16 vector } layer28_cpy1_114_num_data_valid { I 2 vector } layer28_cpy1_114_fifo_cap { I 2 vector } layer28_cpy1_114_empty_n { I 1 bit } layer28_cpy1_114_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3210 \
    name layer28_cpy1_115 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_115 \
    op interface \
    ports { layer28_cpy1_115_dout { I 16 vector } layer28_cpy1_115_num_data_valid { I 2 vector } layer28_cpy1_115_fifo_cap { I 2 vector } layer28_cpy1_115_empty_n { I 1 bit } layer28_cpy1_115_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3211 \
    name layer28_cpy1_116 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_116 \
    op interface \
    ports { layer28_cpy1_116_dout { I 16 vector } layer28_cpy1_116_num_data_valid { I 2 vector } layer28_cpy1_116_fifo_cap { I 2 vector } layer28_cpy1_116_empty_n { I 1 bit } layer28_cpy1_116_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3212 \
    name layer28_cpy1_117 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_117 \
    op interface \
    ports { layer28_cpy1_117_dout { I 16 vector } layer28_cpy1_117_num_data_valid { I 2 vector } layer28_cpy1_117_fifo_cap { I 2 vector } layer28_cpy1_117_empty_n { I 1 bit } layer28_cpy1_117_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3213 \
    name layer28_cpy1_118 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_118 \
    op interface \
    ports { layer28_cpy1_118_dout { I 16 vector } layer28_cpy1_118_num_data_valid { I 2 vector } layer28_cpy1_118_fifo_cap { I 2 vector } layer28_cpy1_118_empty_n { I 1 bit } layer28_cpy1_118_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3214 \
    name layer28_cpy1_119 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_119 \
    op interface \
    ports { layer28_cpy1_119_dout { I 16 vector } layer28_cpy1_119_num_data_valid { I 2 vector } layer28_cpy1_119_fifo_cap { I 2 vector } layer28_cpy1_119_empty_n { I 1 bit } layer28_cpy1_119_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3215 \
    name layer28_cpy1_120 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_120 \
    op interface \
    ports { layer28_cpy1_120_dout { I 16 vector } layer28_cpy1_120_num_data_valid { I 2 vector } layer28_cpy1_120_fifo_cap { I 2 vector } layer28_cpy1_120_empty_n { I 1 bit } layer28_cpy1_120_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3216 \
    name layer28_cpy1_121 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_121 \
    op interface \
    ports { layer28_cpy1_121_dout { I 16 vector } layer28_cpy1_121_num_data_valid { I 2 vector } layer28_cpy1_121_fifo_cap { I 2 vector } layer28_cpy1_121_empty_n { I 1 bit } layer28_cpy1_121_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3217 \
    name layer28_cpy1_122 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_122 \
    op interface \
    ports { layer28_cpy1_122_dout { I 16 vector } layer28_cpy1_122_num_data_valid { I 2 vector } layer28_cpy1_122_fifo_cap { I 2 vector } layer28_cpy1_122_empty_n { I 1 bit } layer28_cpy1_122_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3218 \
    name layer28_cpy1_123 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_123 \
    op interface \
    ports { layer28_cpy1_123_dout { I 16 vector } layer28_cpy1_123_num_data_valid { I 2 vector } layer28_cpy1_123_fifo_cap { I 2 vector } layer28_cpy1_123_empty_n { I 1 bit } layer28_cpy1_123_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3219 \
    name layer28_cpy1_124 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_124 \
    op interface \
    ports { layer28_cpy1_124_dout { I 16 vector } layer28_cpy1_124_num_data_valid { I 2 vector } layer28_cpy1_124_fifo_cap { I 2 vector } layer28_cpy1_124_empty_n { I 1 bit } layer28_cpy1_124_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3220 \
    name layer28_cpy1_125 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_125 \
    op interface \
    ports { layer28_cpy1_125_dout { I 16 vector } layer28_cpy1_125_num_data_valid { I 2 vector } layer28_cpy1_125_fifo_cap { I 2 vector } layer28_cpy1_125_empty_n { I 1 bit } layer28_cpy1_125_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3221 \
    name layer28_cpy1_126 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_126 \
    op interface \
    ports { layer28_cpy1_126_dout { I 16 vector } layer28_cpy1_126_num_data_valid { I 2 vector } layer28_cpy1_126_fifo_cap { I 2 vector } layer28_cpy1_126_empty_n { I 1 bit } layer28_cpy1_126_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3222 \
    name layer28_cpy1_127 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer28_cpy1_127 \
    op interface \
    ports { layer28_cpy1_127_dout { I 16 vector } layer28_cpy1_127_num_data_valid { I 2 vector } layer28_cpy1_127_fifo_cap { I 2 vector } layer28_cpy1_127_empty_n { I 1 bit } layer28_cpy1_127_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3223 \
    name layer4_out_0 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_0 \
    op interface \
    ports { layer4_out_0_din { O 16 vector } layer4_out_0_num_data_valid { I 2 vector } layer4_out_0_fifo_cap { I 2 vector } layer4_out_0_full_n { I 1 bit } layer4_out_0_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3224 \
    name layer4_out_1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_1 \
    op interface \
    ports { layer4_out_1_din { O 16 vector } layer4_out_1_num_data_valid { I 2 vector } layer4_out_1_fifo_cap { I 2 vector } layer4_out_1_full_n { I 1 bit } layer4_out_1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3225 \
    name layer4_out_2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_2 \
    op interface \
    ports { layer4_out_2_din { O 16 vector } layer4_out_2_num_data_valid { I 2 vector } layer4_out_2_fifo_cap { I 2 vector } layer4_out_2_full_n { I 1 bit } layer4_out_2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3226 \
    name layer4_out_3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_3 \
    op interface \
    ports { layer4_out_3_din { O 16 vector } layer4_out_3_num_data_valid { I 2 vector } layer4_out_3_fifo_cap { I 2 vector } layer4_out_3_full_n { I 1 bit } layer4_out_3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3227 \
    name layer4_out_4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_4 \
    op interface \
    ports { layer4_out_4_din { O 16 vector } layer4_out_4_num_data_valid { I 2 vector } layer4_out_4_fifo_cap { I 2 vector } layer4_out_4_full_n { I 1 bit } layer4_out_4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3228 \
    name layer4_out_5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_5 \
    op interface \
    ports { layer4_out_5_din { O 16 vector } layer4_out_5_num_data_valid { I 2 vector } layer4_out_5_fifo_cap { I 2 vector } layer4_out_5_full_n { I 1 bit } layer4_out_5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3229 \
    name layer4_out_6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_6 \
    op interface \
    ports { layer4_out_6_din { O 16 vector } layer4_out_6_num_data_valid { I 2 vector } layer4_out_6_fifo_cap { I 2 vector } layer4_out_6_full_n { I 1 bit } layer4_out_6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3230 \
    name layer4_out_7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_7 \
    op interface \
    ports { layer4_out_7_din { O 16 vector } layer4_out_7_num_data_valid { I 2 vector } layer4_out_7_fifo_cap { I 2 vector } layer4_out_7_full_n { I 1 bit } layer4_out_7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3231 \
    name layer4_out_8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_8 \
    op interface \
    ports { layer4_out_8_din { O 16 vector } layer4_out_8_num_data_valid { I 2 vector } layer4_out_8_fifo_cap { I 2 vector } layer4_out_8_full_n { I 1 bit } layer4_out_8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3232 \
    name layer4_out_9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_9 \
    op interface \
    ports { layer4_out_9_din { O 16 vector } layer4_out_9_num_data_valid { I 2 vector } layer4_out_9_fifo_cap { I 2 vector } layer4_out_9_full_n { I 1 bit } layer4_out_9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3233 \
    name layer4_out_10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_10 \
    op interface \
    ports { layer4_out_10_din { O 16 vector } layer4_out_10_num_data_valid { I 2 vector } layer4_out_10_fifo_cap { I 2 vector } layer4_out_10_full_n { I 1 bit } layer4_out_10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3234 \
    name layer4_out_11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_11 \
    op interface \
    ports { layer4_out_11_din { O 16 vector } layer4_out_11_num_data_valid { I 2 vector } layer4_out_11_fifo_cap { I 2 vector } layer4_out_11_full_n { I 1 bit } layer4_out_11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3235 \
    name layer4_out_12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_12 \
    op interface \
    ports { layer4_out_12_din { O 16 vector } layer4_out_12_num_data_valid { I 2 vector } layer4_out_12_fifo_cap { I 2 vector } layer4_out_12_full_n { I 1 bit } layer4_out_12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3236 \
    name layer4_out_13 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_13 \
    op interface \
    ports { layer4_out_13_din { O 16 vector } layer4_out_13_num_data_valid { I 2 vector } layer4_out_13_fifo_cap { I 2 vector } layer4_out_13_full_n { I 1 bit } layer4_out_13_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3237 \
    name layer4_out_14 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_14 \
    op interface \
    ports { layer4_out_14_din { O 16 vector } layer4_out_14_num_data_valid { I 2 vector } layer4_out_14_fifo_cap { I 2 vector } layer4_out_14_full_n { I 1 bit } layer4_out_14_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3238 \
    name layer4_out_15 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_15 \
    op interface \
    ports { layer4_out_15_din { O 16 vector } layer4_out_15_num_data_valid { I 2 vector } layer4_out_15_fifo_cap { I 2 vector } layer4_out_15_full_n { I 1 bit } layer4_out_15_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3239 \
    name layer4_out_16 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_16 \
    op interface \
    ports { layer4_out_16_din { O 16 vector } layer4_out_16_num_data_valid { I 2 vector } layer4_out_16_fifo_cap { I 2 vector } layer4_out_16_full_n { I 1 bit } layer4_out_16_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3240 \
    name layer4_out_17 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_17 \
    op interface \
    ports { layer4_out_17_din { O 16 vector } layer4_out_17_num_data_valid { I 2 vector } layer4_out_17_fifo_cap { I 2 vector } layer4_out_17_full_n { I 1 bit } layer4_out_17_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3241 \
    name layer4_out_18 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_18 \
    op interface \
    ports { layer4_out_18_din { O 16 vector } layer4_out_18_num_data_valid { I 2 vector } layer4_out_18_fifo_cap { I 2 vector } layer4_out_18_full_n { I 1 bit } layer4_out_18_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3242 \
    name layer4_out_19 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_19 \
    op interface \
    ports { layer4_out_19_din { O 16 vector } layer4_out_19_num_data_valid { I 2 vector } layer4_out_19_fifo_cap { I 2 vector } layer4_out_19_full_n { I 1 bit } layer4_out_19_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3243 \
    name layer4_out_20 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_20 \
    op interface \
    ports { layer4_out_20_din { O 16 vector } layer4_out_20_num_data_valid { I 2 vector } layer4_out_20_fifo_cap { I 2 vector } layer4_out_20_full_n { I 1 bit } layer4_out_20_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3244 \
    name layer4_out_21 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_21 \
    op interface \
    ports { layer4_out_21_din { O 16 vector } layer4_out_21_num_data_valid { I 2 vector } layer4_out_21_fifo_cap { I 2 vector } layer4_out_21_full_n { I 1 bit } layer4_out_21_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3245 \
    name layer4_out_22 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_22 \
    op interface \
    ports { layer4_out_22_din { O 16 vector } layer4_out_22_num_data_valid { I 2 vector } layer4_out_22_fifo_cap { I 2 vector } layer4_out_22_full_n { I 1 bit } layer4_out_22_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3246 \
    name layer4_out_23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_23 \
    op interface \
    ports { layer4_out_23_din { O 16 vector } layer4_out_23_num_data_valid { I 2 vector } layer4_out_23_fifo_cap { I 2 vector } layer4_out_23_full_n { I 1 bit } layer4_out_23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3247 \
    name layer4_out_24 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_24 \
    op interface \
    ports { layer4_out_24_din { O 16 vector } layer4_out_24_num_data_valid { I 2 vector } layer4_out_24_fifo_cap { I 2 vector } layer4_out_24_full_n { I 1 bit } layer4_out_24_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3248 \
    name layer4_out_25 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_25 \
    op interface \
    ports { layer4_out_25_din { O 16 vector } layer4_out_25_num_data_valid { I 2 vector } layer4_out_25_fifo_cap { I 2 vector } layer4_out_25_full_n { I 1 bit } layer4_out_25_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3249 \
    name layer4_out_26 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_26 \
    op interface \
    ports { layer4_out_26_din { O 16 vector } layer4_out_26_num_data_valid { I 2 vector } layer4_out_26_fifo_cap { I 2 vector } layer4_out_26_full_n { I 1 bit } layer4_out_26_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3250 \
    name layer4_out_27 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_27 \
    op interface \
    ports { layer4_out_27_din { O 16 vector } layer4_out_27_num_data_valid { I 2 vector } layer4_out_27_fifo_cap { I 2 vector } layer4_out_27_full_n { I 1 bit } layer4_out_27_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3251 \
    name layer4_out_28 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_28 \
    op interface \
    ports { layer4_out_28_din { O 16 vector } layer4_out_28_num_data_valid { I 2 vector } layer4_out_28_fifo_cap { I 2 vector } layer4_out_28_full_n { I 1 bit } layer4_out_28_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3252 \
    name layer4_out_29 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_29 \
    op interface \
    ports { layer4_out_29_din { O 16 vector } layer4_out_29_num_data_valid { I 2 vector } layer4_out_29_fifo_cap { I 2 vector } layer4_out_29_full_n { I 1 bit } layer4_out_29_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3253 \
    name layer4_out_30 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_30 \
    op interface \
    ports { layer4_out_30_din { O 16 vector } layer4_out_30_num_data_valid { I 2 vector } layer4_out_30_fifo_cap { I 2 vector } layer4_out_30_full_n { I 1 bit } layer4_out_30_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3254 \
    name layer4_out_31 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_31 \
    op interface \
    ports { layer4_out_31_din { O 16 vector } layer4_out_31_num_data_valid { I 2 vector } layer4_out_31_fifo_cap { I 2 vector } layer4_out_31_full_n { I 1 bit } layer4_out_31_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3255 \
    name layer4_out_32 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_32 \
    op interface \
    ports { layer4_out_32_din { O 16 vector } layer4_out_32_num_data_valid { I 2 vector } layer4_out_32_fifo_cap { I 2 vector } layer4_out_32_full_n { I 1 bit } layer4_out_32_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3256 \
    name layer4_out_33 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_33 \
    op interface \
    ports { layer4_out_33_din { O 16 vector } layer4_out_33_num_data_valid { I 2 vector } layer4_out_33_fifo_cap { I 2 vector } layer4_out_33_full_n { I 1 bit } layer4_out_33_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3257 \
    name layer4_out_34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_34 \
    op interface \
    ports { layer4_out_34_din { O 16 vector } layer4_out_34_num_data_valid { I 2 vector } layer4_out_34_fifo_cap { I 2 vector } layer4_out_34_full_n { I 1 bit } layer4_out_34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3258 \
    name layer4_out_35 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_35 \
    op interface \
    ports { layer4_out_35_din { O 16 vector } layer4_out_35_num_data_valid { I 2 vector } layer4_out_35_fifo_cap { I 2 vector } layer4_out_35_full_n { I 1 bit } layer4_out_35_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3259 \
    name layer4_out_36 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_36 \
    op interface \
    ports { layer4_out_36_din { O 16 vector } layer4_out_36_num_data_valid { I 2 vector } layer4_out_36_fifo_cap { I 2 vector } layer4_out_36_full_n { I 1 bit } layer4_out_36_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3260 \
    name layer4_out_37 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_37 \
    op interface \
    ports { layer4_out_37_din { O 16 vector } layer4_out_37_num_data_valid { I 2 vector } layer4_out_37_fifo_cap { I 2 vector } layer4_out_37_full_n { I 1 bit } layer4_out_37_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3261 \
    name layer4_out_38 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_38 \
    op interface \
    ports { layer4_out_38_din { O 16 vector } layer4_out_38_num_data_valid { I 2 vector } layer4_out_38_fifo_cap { I 2 vector } layer4_out_38_full_n { I 1 bit } layer4_out_38_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3262 \
    name layer4_out_39 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_39 \
    op interface \
    ports { layer4_out_39_din { O 16 vector } layer4_out_39_num_data_valid { I 2 vector } layer4_out_39_fifo_cap { I 2 vector } layer4_out_39_full_n { I 1 bit } layer4_out_39_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3263 \
    name layer4_out_40 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_40 \
    op interface \
    ports { layer4_out_40_din { O 16 vector } layer4_out_40_num_data_valid { I 2 vector } layer4_out_40_fifo_cap { I 2 vector } layer4_out_40_full_n { I 1 bit } layer4_out_40_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3264 \
    name layer4_out_41 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_41 \
    op interface \
    ports { layer4_out_41_din { O 16 vector } layer4_out_41_num_data_valid { I 2 vector } layer4_out_41_fifo_cap { I 2 vector } layer4_out_41_full_n { I 1 bit } layer4_out_41_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3265 \
    name layer4_out_42 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_42 \
    op interface \
    ports { layer4_out_42_din { O 16 vector } layer4_out_42_num_data_valid { I 2 vector } layer4_out_42_fifo_cap { I 2 vector } layer4_out_42_full_n { I 1 bit } layer4_out_42_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3266 \
    name layer4_out_43 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_43 \
    op interface \
    ports { layer4_out_43_din { O 16 vector } layer4_out_43_num_data_valid { I 2 vector } layer4_out_43_fifo_cap { I 2 vector } layer4_out_43_full_n { I 1 bit } layer4_out_43_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3267 \
    name layer4_out_44 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_44 \
    op interface \
    ports { layer4_out_44_din { O 16 vector } layer4_out_44_num_data_valid { I 2 vector } layer4_out_44_fifo_cap { I 2 vector } layer4_out_44_full_n { I 1 bit } layer4_out_44_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3268 \
    name layer4_out_45 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_45 \
    op interface \
    ports { layer4_out_45_din { O 16 vector } layer4_out_45_num_data_valid { I 2 vector } layer4_out_45_fifo_cap { I 2 vector } layer4_out_45_full_n { I 1 bit } layer4_out_45_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3269 \
    name layer4_out_46 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_46 \
    op interface \
    ports { layer4_out_46_din { O 16 vector } layer4_out_46_num_data_valid { I 2 vector } layer4_out_46_fifo_cap { I 2 vector } layer4_out_46_full_n { I 1 bit } layer4_out_46_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3270 \
    name layer4_out_47 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_47 \
    op interface \
    ports { layer4_out_47_din { O 16 vector } layer4_out_47_num_data_valid { I 2 vector } layer4_out_47_fifo_cap { I 2 vector } layer4_out_47_full_n { I 1 bit } layer4_out_47_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3271 \
    name layer4_out_48 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_48 \
    op interface \
    ports { layer4_out_48_din { O 16 vector } layer4_out_48_num_data_valid { I 2 vector } layer4_out_48_fifo_cap { I 2 vector } layer4_out_48_full_n { I 1 bit } layer4_out_48_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3272 \
    name layer4_out_49 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_49 \
    op interface \
    ports { layer4_out_49_din { O 16 vector } layer4_out_49_num_data_valid { I 2 vector } layer4_out_49_fifo_cap { I 2 vector } layer4_out_49_full_n { I 1 bit } layer4_out_49_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3273 \
    name layer4_out_50 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_50 \
    op interface \
    ports { layer4_out_50_din { O 16 vector } layer4_out_50_num_data_valid { I 2 vector } layer4_out_50_fifo_cap { I 2 vector } layer4_out_50_full_n { I 1 bit } layer4_out_50_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3274 \
    name layer4_out_51 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_51 \
    op interface \
    ports { layer4_out_51_din { O 16 vector } layer4_out_51_num_data_valid { I 2 vector } layer4_out_51_fifo_cap { I 2 vector } layer4_out_51_full_n { I 1 bit } layer4_out_51_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3275 \
    name layer4_out_52 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_52 \
    op interface \
    ports { layer4_out_52_din { O 16 vector } layer4_out_52_num_data_valid { I 2 vector } layer4_out_52_fifo_cap { I 2 vector } layer4_out_52_full_n { I 1 bit } layer4_out_52_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3276 \
    name layer4_out_53 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_53 \
    op interface \
    ports { layer4_out_53_din { O 16 vector } layer4_out_53_num_data_valid { I 2 vector } layer4_out_53_fifo_cap { I 2 vector } layer4_out_53_full_n { I 1 bit } layer4_out_53_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3277 \
    name layer4_out_54 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_54 \
    op interface \
    ports { layer4_out_54_din { O 16 vector } layer4_out_54_num_data_valid { I 2 vector } layer4_out_54_fifo_cap { I 2 vector } layer4_out_54_full_n { I 1 bit } layer4_out_54_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3278 \
    name layer4_out_55 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_55 \
    op interface \
    ports { layer4_out_55_din { O 16 vector } layer4_out_55_num_data_valid { I 2 vector } layer4_out_55_fifo_cap { I 2 vector } layer4_out_55_full_n { I 1 bit } layer4_out_55_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3279 \
    name layer4_out_56 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_56 \
    op interface \
    ports { layer4_out_56_din { O 16 vector } layer4_out_56_num_data_valid { I 2 vector } layer4_out_56_fifo_cap { I 2 vector } layer4_out_56_full_n { I 1 bit } layer4_out_56_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3280 \
    name layer4_out_57 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_57 \
    op interface \
    ports { layer4_out_57_din { O 16 vector } layer4_out_57_num_data_valid { I 2 vector } layer4_out_57_fifo_cap { I 2 vector } layer4_out_57_full_n { I 1 bit } layer4_out_57_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3281 \
    name layer4_out_58 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_58 \
    op interface \
    ports { layer4_out_58_din { O 16 vector } layer4_out_58_num_data_valid { I 2 vector } layer4_out_58_fifo_cap { I 2 vector } layer4_out_58_full_n { I 1 bit } layer4_out_58_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3282 \
    name layer4_out_59 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_59 \
    op interface \
    ports { layer4_out_59_din { O 16 vector } layer4_out_59_num_data_valid { I 2 vector } layer4_out_59_fifo_cap { I 2 vector } layer4_out_59_full_n { I 1 bit } layer4_out_59_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3283 \
    name layer4_out_60 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_60 \
    op interface \
    ports { layer4_out_60_din { O 16 vector } layer4_out_60_num_data_valid { I 2 vector } layer4_out_60_fifo_cap { I 2 vector } layer4_out_60_full_n { I 1 bit } layer4_out_60_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3284 \
    name layer4_out_61 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_61 \
    op interface \
    ports { layer4_out_61_din { O 16 vector } layer4_out_61_num_data_valid { I 2 vector } layer4_out_61_fifo_cap { I 2 vector } layer4_out_61_full_n { I 1 bit } layer4_out_61_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3285 \
    name layer4_out_62 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_62 \
    op interface \
    ports { layer4_out_62_din { O 16 vector } layer4_out_62_num_data_valid { I 2 vector } layer4_out_62_fifo_cap { I 2 vector } layer4_out_62_full_n { I 1 bit } layer4_out_62_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3286 \
    name layer4_out_63 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_layer4_out_63 \
    op interface \
    ports { layer4_out_63_din { O 16 vector } layer4_out_63_num_data_valid { I 2 vector } layer4_out_63_fifo_cap { I 2 vector } layer4_out_63_full_n { I 1 bit } layer4_out_63_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


