#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  4 16:15:31 2021
# Process ID: 9708
# Current directory: C:/Users/D-105/1104_Mux41
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11360 C:\Users\D-105\1104_Mux41\1104_Mux41.xpr
# Log file: C:/Users/D-105/1104_Mux41/vivado.log
# Journal file: C:/Users/D-105/1104_Mux41\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/D-105/1104_Mux41/1104_Mux41.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.730 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Nov  4 16:39:35 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1104_Mux41/1104_Mux41.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a75tfgg484-1
Top: mux41
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1369.566 ; gain = 240.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux41' [C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/sources_1/new/mux41.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mux41' (1#1) [C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/sources_1/new/mux41.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.836 ; gain = 289.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.836 ; gain = 289.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.836 ; gain = 289.359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1418.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1507.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1522.105 ; gain = 392.629
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1522.105 ; gain = 495.375
place_ports A J4
set_property package_pin "" [get_ports [list  a]]
place_ports B L3
set_property package_pin "" [get_ports [list  b]]
place_ports C K3
place_ports D M2
place_ports a K6
place_ports b J6
place_ports O F15
set_property IOSTANDARD LVCMOS18 [get_ports [list A]]
set_property IOSTANDARD LVCMOS18 [get_ports [list a]]
set_property IOSTANDARD LVCMOS18 [get_ports [list B]]
set_property IOSTANDARD LVCMOS18 [get_ports [list b]]
set_property IOSTANDARD LVCMOS18 [get_ports [list C]]
set_property IOSTANDARD LVCMOS18 [get_ports [list D]]
set_property IOSTANDARD LVCMOS18 [get_ports [list O]]
file mkdir C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/constrs_1/new
close [ open C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/constrs_1/new/mux.xdc w ]
add_files -fileset constrs_1 C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/constrs_1/new/mux.xdc
set_property target_constrs_file C:/Users/D-105/1104_Mux41/1104_Mux41.srcs/constrs_1/new/mux.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Nov  4 16:42:17 2021] Launched synth_1...
Run output will be captured here: C:/Users/D-105/1104_Mux41/1104_Mux41.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov  4 16:44:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov  4 16:46:02 2021] Launched impl_1...
Run output will be captured here: C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-10:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.234 ; gain = 3.539
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53AF9
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.875 ; gain = 1295.641
set_property PROGRAM.FILE {C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/mux41.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/mux41.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A53AF9
set_property PROGRAM.FILE {C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/mux41.bit} [get_hw_devices xc7a75t_0]
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:\Users\D-105\Desktop\debug_nets.ltx} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
set_property PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {C:/Users/D-105/Desktop/debug_nets.ltx} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {C:/Users/D-105/1104_Mux41/1104_Mux41.runs/impl_1/mux41.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
INFO: [Labtools 27-1434] Device xc7a75t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
INFO: [Designutils 20-2515] Parsing LTX file using non-hierarchical reader. 
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location '1:0-0' from probes file, since it cannot be found on the programmed device.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/D-105/1104_Mux41/1104_Mux41.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux41_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/D-105/1104_Mux41/1104_Mux41.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux41_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/D-105/1104_Mux41/1104_Mux41.sim/sim_1/behav/xsim'
"xelab -wto e52f9b8616cb4ee7b30ddefcb23244c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux41_tb_behav xil_defaultlib.mux41_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e52f9b8616cb4ee7b30ddefcb23244c4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux41_tb_behav xil_defaultlib.mux41_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/D-105/1104_Mux41/1104_Mux41.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux41_tb_behav -key {Behavioral:sim_1:Functional:mux41_tb} -tclbatch {mux41_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux41_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux41_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2932.930 ; gain = 27.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 17:38:02 2021...
