================================
Clock Cycle #: 1
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0000 set R0 #50       	| F    (P2): 0004 set R1 #50       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0000 set R0 #50       	| DE   (P2): 0004 set R1 #50       
| F    (P1): 0008 set R2 #1000     	| F    (P2): 0012 set R3 #4000     
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0000 set R0 #50       	| EXa  (P2): 0004 set R1 #50       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0008 set R2 #1000     	| DE   (P2): 0012 set R3 #4000     
| F    (P1): 0016 set R4 #7000     	| F    (P2): 0020 set R5, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
| WB   (P1): 0000 set R0 #50       	| WB   (P2): 0004 set R1 #50       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0008 set R2 #1000     	| EXa  (P2): 0012 set R3 #4000     	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0016 set R4 #7000     	| DE   (P2): 0020 set R5, #0       
| F    (P1): 0024 set R6, #0       	| F    (P2): 0028 sub R7, R0, R5   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
| WB   (P1): 0008 set R2 #1000     	| WB   (P2): 0012 set R3 #4000     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0016 set R4 #7000     	| EXa  (P2): 0020 set R5, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0024 set R6, #0       	| DE   (P2): 0028 sub R7, R0, R5   
| F    (P1): 0032 blez R7, #0104   	| F    (P2): 0036 sub R7, R6, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
| WB   (P1): 0016 set R4 #7000     	| WB   (P2): 0020 set R5, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0024 set R6, #0       	| EXa  (P2): 0028 sub R7, R0, R5   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0032 blez R7, #0104   	| DE   (P2): 0036 sub R7, R6, R1   
| F    (P1): 0040 bgez R7, #0028   	| F    (P2): 0044 mul R7, R6, #4   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
| WB   (P1): 0024 set R6, #0       	| WB   (P2): 0028 sub R7, R0, R5   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0032 blez R7, #0104   	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0040 bgez R7, #0028   	| F    (P2): 0044 mul R7, R6, #4   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
| WB   (P1): 0032 blez R7, #0104   	| WB   (P2): 0036 sub R7, R6, R1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0040 bgez R7, #0028   	| DE   (P2): 0044 mul R7, R6, #4   
| F    (P1): 0048 mul R8, R5, R1   	| F    (P2): 0052 mul R9, R8, #4   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0048 mul R8, R5, R1   	| F    (P2): 0052 mul R9, R8, #4   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0048 mul R8, R5, R1   	| DE   (P2): 0052 mul R9, R8, #4   
| F    (P1): 0056 add R10, R7, R9  	| F    (P2): 0060 add R7, R2, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=-50   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0052 mul R9, R8, #4   
| F    (P1): 0056 add R10, R7, R9  	| F    (P2): 0060 add R7, R2, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0052 mul R9, R8, #4   
| F    (P1): 0056 add R10, R7, R9  	| F    (P2): 0060 add R7, R2, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0056 add R10, R7, R9  	| DE   (P2): 0060 add R7, R2, R10  
| F    (P1): 0064 ld R12, R7       	| F    (P2): 0068 add R7, R3, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0056 add R10, R7, R9  	| DE   (P2): 0060 add R7, R2, R10  
| F    (P1): 0064 ld R12, R7       	| F    (P2): 0068 add R7, R3, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0060 add R7, R2, R10  
| F    (P1): 0064 ld R12, R7       	| F    (P2): 0068 add R7, R3, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0064 ld R12, R7       	| DE   (P2): 0068 add R7, R3, R10  
| F    (P1): 0072 ld R13, R7       	| F    (P2): 0076 add R14, R12, R13
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0072 ld R13, R7       	| DE   (P2): 0076 add R14, R12, R13
| F    (P1): 0080 add R7, R4, R10  	| F    (P2): 0084 st R14, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=1000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0076 add R14, R12, R13
| F    (P1): 0080 add R7, R4, R10  	| F    (P2): 0084 st R14, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0076 add R14, R12, R13
| F    (P1): 0080 add R7, R4, R10  	| F    (P2): 0084 st R14, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0076 add R14, R12, R13
| F    (P1): 0080 add R7, R4, R10  	| F    (P2): 0084 st R14, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0076 add R14, R12, R13
| F    (P1): 0080 add R7, R4, R10  	| F    (P2): 0084 st R14, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0080 add R7, R4, R10  	| DE   (P2): 0084 st R14, R7       
| F    (P1): 0088 add R6, R6, #1   	| F    (P2): 0092 add R5, R5, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0080 add R7, R4, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0084 st R14, R7       
| F    (P1): 0088 add R6, R6, #1   	| F    (P2): 0092 add R5, R5, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=4000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
| WB   (P1): 0080 add R7, R4, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0088 add R6, R6, #1   	| DE   (P2): 0092 add R5, R5, #1   
| F    (P1): 0096 set R7, #0       	| F    (P2): 0100 bez R7, #0036    
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2): 0092 add R5, R5, #1   	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0096 set R7, #0       	| DE   (P2): 0100 bez R7, #0036    
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2): 0092 add R5, R5, #1   
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0096 set R7, #0       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0100 bez R7, #0036    
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=7000   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
| WB   (P1): 0096 set R7, #0       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2): 0084 st R14, R7       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=-49   |   Status=writing   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=writing   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=writing   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=1204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=valid   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=41   |   Status=writing   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=valid   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=4204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=150   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=1   |   Status=writing   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=7204   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=-48   |   Status=writing   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=valid   |
|   REG[ 8]   |   Value=50   |   Status=writing   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=200   |   Status=writing   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=204   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=8   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=1408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=127   |   Status=writing   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=valid   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=122   |   Status=writing   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=valid   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=4408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=249   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=2   |   Status=writing   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=7408   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=-47   |   Status=writing   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=valid   |
|   REG[ 8]   |   Value=100   |   Status=writing   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=400   |   Status=writing   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=408   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=12   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=1612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=16   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=valid   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=valid   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=4612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=3   |   Status=writing   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=7612   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=-46   |   Status=writing   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=valid   |
|   REG[ 8]   |   Value=150   |   Status=writing   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=600   |   Status=writing   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=612   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=16   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=1816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=27   |   Status=writing   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=valid   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=93   |   Status=writing   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=valid   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=4816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=120   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=4   |   Status=writing   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=4   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=7816   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=-45   |   Status=writing   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=valid   |
|   REG[ 8]   |   Value=200   |   Status=writing   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=800   |   Status=writing   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=816   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=20   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=2020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=valid   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=63   |   Status=writing   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=valid   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=5020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=104   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=5   |   Status=writing   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=8020   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=-44   |   Status=writing   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=valid   |
|   REG[ 8]   |   Value=250   |   Status=writing   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1000   |   Status=writing   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1020   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=24   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=2224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=19   |   Status=writing   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=valid   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=45   |   Status=writing   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=valid   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=5224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=64   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=6   |   Status=writing   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=6   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=8224   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=-43   |   Status=writing   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=valid   |
|   REG[ 8]   |   Value=300   |   Status=writing   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1200   |   Status=writing   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1224   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=28   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=2428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=23   |   Status=writing   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=valid   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=writing   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=valid   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=5428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=23   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=7   |   Status=writing   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=7   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=8428   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=-42   |   Status=writing   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=valid   |
|   REG[ 8]   |   Value=350   |   Status=writing   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1400   |   Status=writing   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1428   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=32   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=2632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=123   |   Status=writing   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=valid   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=6   |   Status=writing   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=5632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=129   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=8   |   Status=writing   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=8632   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=-41   |   Status=writing   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=valid   |
|   REG[ 8]   |   Value=400   |   Status=writing   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1600   |   Status=writing   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1632   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=36   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=2836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=valid   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=valid   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=5836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=189   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=9   |   Status=writing   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=9   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=8836   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=-40   |   Status=writing   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=valid   |
|   REG[ 8]   |   Value=450   |   Status=writing   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=1800   |   Status=writing   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=1836   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=40   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=3040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=valid   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=99   |   Status=writing   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=valid   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=6040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=162   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=10   |   Status=writing   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=10   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=9040   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=-39   |   Status=writing   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=valid   |
|   REG[ 8]   |   Value=500   |   Status=writing   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2000   |   Status=writing   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2040   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=44   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=3244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=120   |   Status=writing   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=valid   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=67   |   Status=writing   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=valid   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=6244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=187   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=11   |   Status=writing   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=11   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=9244   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=-38   |   Status=writing   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=valid   |
|   REG[ 8]   |   Value=550   |   Status=writing   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2200   |   Status=writing   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2244   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=48   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=3448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=valid   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=88   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=valid   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=6448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=12   |   Status=writing   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=12   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=9448   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=-37   |   Status=writing   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=valid   |
|   REG[ 8]   |   Value=600   |   Status=writing   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2400   |   Status=writing   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2448   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=52   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=3652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=61   |   Status=writing   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=valid   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=102   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=valid   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=6652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=13   |   Status=writing   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=9652   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=-36   |   Status=writing   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=valid   |
|   REG[ 8]   |   Value=650   |   Status=writing   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2600   |   Status=writing   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2652   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=56   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=3856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=68   |   Status=writing   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=valid   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=25   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=valid   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=6856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=14   |   Status=writing   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=14   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=9856   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=-35   |   Status=writing   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=valid   |
|   REG[ 8]   |   Value=700   |   Status=writing   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=2800   |   Status=writing   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=2856   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=60   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=4060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=41   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=valid   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=valid   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=7060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=70   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=15   |   Status=writing   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=15   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=10060   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=-34   |   Status=writing   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=valid   |
|   REG[ 8]   |   Value=750   |   Status=writing   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3000   |   Status=writing   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3060   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=64   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=4264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=105   |   Status=writing   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=valid   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=66   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=valid   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=7264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=16   |   Status=writing   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=16   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=10264   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=-33   |   Status=writing   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=valid   |
|   REG[ 8]   |   Value=800   |   Status=writing   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3200   |   Status=writing   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3264   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=68   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=4468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=valid   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=valid   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=7468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=75   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=17   |   Status=writing   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=17   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=10468   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=-32   |   Status=writing   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=valid   |
|   REG[ 8]   |   Value=850   |   Status=writing   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3400   |   Status=writing   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 394
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3468   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 395
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=72   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 396
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 397
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=4672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 398
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 399
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 400
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 401
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=valid   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=33   |   Status=writing   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 402
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=valid   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=7672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=109   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 403
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=18   |   Status=writing   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 404
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=18   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=10672   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 405
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 406
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 407
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 408
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 409
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 410
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 411
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=-31   |   Status=writing   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 412
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=valid   |
|   REG[ 8]   |   Value=900   |   Status=writing   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 413
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 414
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3600   |   Status=writing   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 415
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3672   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 416
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=76   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 417
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 418
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=4876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 419
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 420
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=63   |   Status=writing   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 421
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 422
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=valid   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=100   |   Status=writing   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 423
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=valid   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=7876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=163   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 424
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=19   |   Status=writing   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 425
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=19   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=10876   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 426
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 427
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 428
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 429
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 430
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 431
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 432
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=-30   |   Status=writing   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 433
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=valid   |
|   REG[ 8]   |   Value=950   |   Status=writing   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 434
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 435
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=3800   |   Status=writing   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 436
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=3876   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 437
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=80   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 438
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 439
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=5080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 440
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 441
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=96   |   Status=writing   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 442
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 443
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=valid   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=114   |   Status=writing   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 444
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=valid   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=8080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=210   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 445
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=20   |   Status=writing   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 446
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=20   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=11080   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 447
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 448
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 449
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 450
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 451
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 452
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 453
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=-29   |   Status=writing   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 454
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=valid   |
|   REG[ 8]   |   Value=1000   |   Status=writing   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 455
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 456
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4000   |   Status=writing   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 457
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4080   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 458
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=84   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 459
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 460
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=5284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 461
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 462
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=104   |   Status=writing   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 463
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 464
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=valid   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=121   |   Status=writing   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 465
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=valid   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=8284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=225   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 466
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=21   |   Status=writing   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 467
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=11284   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 468
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 469
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 470
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 471
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 472
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 473
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 474
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=-28   |   Status=writing   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 475
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=valid   |
|   REG[ 8]   |   Value=1050   |   Status=writing   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 476
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 477
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4200   |   Status=writing   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 478
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4284   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 479
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=88   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 480
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 481
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=5488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 482
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 483
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 484
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 485
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=valid   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=73   |   Status=writing   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 486
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=valid   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=8488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=194   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 487
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=22   |   Status=writing   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 488
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=22   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=11488   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 489
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 490
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 491
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 492
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 493
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 494
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 495
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=-27   |   Status=writing   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 496
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=valid   |
|   REG[ 8]   |   Value=1100   |   Status=writing   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 497
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 498
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4400   |   Status=writing   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 499
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4488   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 500
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=92   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 501
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 502
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=5692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 503
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 504
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=44   |   Status=writing   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 505
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 506
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=valid   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=40   |   Status=writing   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 507
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=valid   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=8692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=84   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 508
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=23   |   Status=writing   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 509
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=23   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=11692   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 510
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 511
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 512
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 513
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 514
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 515
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 516
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=-26   |   Status=writing   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 517
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=valid   |
|   REG[ 8]   |   Value=1150   |   Status=writing   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 518
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 519
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4600   |   Status=writing   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 520
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4692   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 521
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=96   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 522
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 523
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=5896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 524
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 525
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=109   |   Status=writing   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 526
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 527
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=valid   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=32   |   Status=writing   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 528
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=valid   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=8896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=141   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 529
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=24   |   Status=writing   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 530
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=24   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=11896   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 531
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 532
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 533
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 534
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 535
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 536
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 537
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=-25   |   Status=writing   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 538
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=valid   |
|   REG[ 8]   |   Value=1200   |   Status=writing   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 539
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 540
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=4800   |   Status=writing   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 541
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=4896   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 542
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 543
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 544
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=6100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 545
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 546
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=76   |   Status=writing   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 547
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 548
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=valid   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=22   |   Status=writing   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 549
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=valid   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=9100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=98   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 550
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=25   |   Status=writing   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 551
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=25   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=12100   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 552
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 553
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 554
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 555
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 556
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 557
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 558
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=-24   |   Status=writing   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 559
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=valid   |
|   REG[ 8]   |   Value=1250   |   Status=writing   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 560
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 561
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5000   |   Status=writing   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 562
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5100   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 563
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=104   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 564
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 565
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=6304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 566
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 567
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=49   |   Status=writing   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 568
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 569
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=valid   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=70   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 570
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=valid   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=9304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 571
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=26   |   Status=writing   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 572
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=26   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=12304   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 573
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 574
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 575
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 576
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 577
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 578
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 579
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=-23   |   Status=writing   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 580
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=valid   |
|   REG[ 8]   |   Value=1300   |   Status=writing   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 581
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 582
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5200   |   Status=writing   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 583
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5304   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 584
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=108   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 585
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 586
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=6508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 587
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 588
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 589
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 590
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=valid   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=78   |   Status=writing   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 591
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=valid   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=9508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=136   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 592
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=27   |   Status=writing   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 593
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=27   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=12508   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 594
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 595
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 596
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 597
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 598
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 599
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 600
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=-22   |   Status=writing   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 601
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=valid   |
|   REG[ 8]   |   Value=1350   |   Status=writing   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 602
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 603
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5400   |   Status=writing   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 604
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5508   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 605
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=112   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 606
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 607
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=6712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 608
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 609
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=64   |   Status=writing   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 610
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 611
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=valid   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=29   |   Status=writing   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 612
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=valid   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=9712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=93   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 613
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=28   |   Status=writing   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 614
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=28   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=12712   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 615
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 616
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 617
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 618
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 619
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 620
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 621
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=-21   |   Status=writing   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 622
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=valid   |
|   REG[ 8]   |   Value=1400   |   Status=writing   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 623
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 624
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5600   |   Status=writing   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 625
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5712   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 626
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=116   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 627
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 628
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=6916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 629
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 630
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=107   |   Status=writing   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 631
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 632
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=valid   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=12   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 633
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=valid   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=9916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 634
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=29   |   Status=writing   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 635
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=29   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=12916   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 636
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 637
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 638
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 639
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 640
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 641
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 642
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=-20   |   Status=writing   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 643
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=valid   |
|   REG[ 8]   |   Value=1450   |   Status=writing   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 644
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 645
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=5800   |   Status=writing   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 646
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=5916   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 647
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 648
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 649
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=7120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 650
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 651
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=40   |   Status=writing   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 652
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 653
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=valid   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=103   |   Status=writing   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 654
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=valid   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=10120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=143   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 655
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=30   |   Status=writing   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 656
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=30   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=13120   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 657
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 658
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 659
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 660
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 661
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 662
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 663
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=-19   |   Status=writing   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 664
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=valid   |
|   REG[ 8]   |   Value=1500   |   Status=writing   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 665
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 666
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6000   |   Status=writing   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 667
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6120   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 668
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=124   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 669
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 670
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=7324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 671
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 672
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=72   |   Status=writing   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 673
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 674
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=valid   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=112   |   Status=writing   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 675
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=valid   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=10324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=184   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 676
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=31   |   Status=writing   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 677
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=31   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=13324   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 678
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 679
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 680
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 681
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 682
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 683
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 684
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=-18   |   Status=writing   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 685
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=valid   |
|   REG[ 8]   |   Value=1550   |   Status=writing   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 686
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 687
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6200   |   Status=writing   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 688
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6324   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 689
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=128   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 690
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 691
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=7528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 692
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 693
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=21   |   Status=writing   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 694
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 695
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=valid   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=27   |   Status=writing   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 696
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=valid   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=10528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=48   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 697
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=32   |   Status=writing   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 698
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=32   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=13528   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 699
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 700
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 701
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 702
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 703
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 704
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 705
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=-17   |   Status=writing   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 706
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=valid   |
|   REG[ 8]   |   Value=1600   |   Status=writing   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 707
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 708
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6400   |   Status=writing   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 709
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6528   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 710
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=132   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 711
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 712
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=7732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 713
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 714
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=97   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 715
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 716
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=valid   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 717
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=valid   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=10732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=204   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 718
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=33   |   Status=writing   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 719
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=33   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=13732   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 720
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 721
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 722
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 723
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 724
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 725
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 726
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=-16   |   Status=writing   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 727
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=valid   |
|   REG[ 8]   |   Value=1650   |   Status=writing   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 728
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 729
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6600   |   Status=writing   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 730
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6732   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 731
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=136   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 732
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 733
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=7936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 734
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 735
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 736
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 737
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=valid   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 738
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=valid   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=10936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=164   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 739
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=34   |   Status=writing   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 740
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=13936   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 741
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 742
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 743
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 744
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 745
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 746
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 747
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=-15   |   Status=writing   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 748
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=valid   |
|   REG[ 8]   |   Value=1700   |   Status=writing   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 749
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 750
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=6800   |   Status=writing   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 751
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=6936   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 752
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 753
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 754
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=8140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 755
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 756
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=66   |   Status=writing   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 757
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 758
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=valid   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=116   |   Status=writing   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 759
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=valid   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=11140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=182   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 760
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=35   |   Status=writing   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 761
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=35   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=14140   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 762
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 763
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 764
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 765
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 766
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 767
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 768
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=-14   |   Status=writing   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 769
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=valid   |
|   REG[ 8]   |   Value=1750   |   Status=writing   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 770
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 771
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7000   |   Status=writing   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 772
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7140   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 773
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=144   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 774
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 775
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=8344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 776
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 777
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=34   |   Status=writing   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 778
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 779
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=valid   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=62   |   Status=writing   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 780
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=valid   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=11344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=96   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 781
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=36   |   Status=writing   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 782
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=36   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=14344   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 783
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 784
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 785
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 786
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 787
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 788
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 789
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=-13   |   Status=writing   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 790
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=valid   |
|   REG[ 8]   |   Value=1800   |   Status=writing   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 791
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 792
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7200   |   Status=writing   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 793
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7344   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 794
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=148   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 795
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 796
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=8548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 797
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 798
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=110   |   Status=writing   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 799
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 800
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=valid   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=118   |   Status=writing   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 801
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=valid   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=11548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=228   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 802
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=37   |   Status=writing   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 803
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=37   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=14548   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 804
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 805
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 806
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 807
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 808
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 809
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 810
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=-12   |   Status=writing   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 811
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=valid   |
|   REG[ 8]   |   Value=1850   |   Status=writing   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 812
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 813
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7400   |   Status=writing   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 814
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7548   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 815
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=152   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 816
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 817
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=8752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 818
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 819
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=58   |   Status=writing   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 820
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 821
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=valid   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=113   |   Status=writing   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 822
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=valid   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=11752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=171   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 823
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=38   |   Status=writing   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 824
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=38   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=14752   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 825
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 826
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 827
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 828
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 829
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 830
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 831
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=-11   |   Status=writing   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 832
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=valid   |
|   REG[ 8]   |   Value=1900   |   Status=writing   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 833
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 834
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7600   |   Status=writing   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 835
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7752   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 836
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=156   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 837
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 838
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=8956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 839
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 840
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=101   |   Status=writing   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 841
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 842
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=valid   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=107   |   Status=writing   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 843
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=valid   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=11956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=208   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 844
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=39   |   Status=writing   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 845
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=39   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=14956   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 846
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 847
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 848
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 849
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 850
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 851
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 852
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=-10   |   Status=writing   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 853
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=valid   |
|   REG[ 8]   |   Value=1950   |   Status=writing   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 854
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 855
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=7800   |   Status=writing   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 856
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=7956   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 857
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 858
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 859
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=9160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 860
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 861
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=67   |   Status=writing   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 862
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 863
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=valid   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=98   |   Status=writing   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 864
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=valid   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=12160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=165   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 865
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=40   |   Status=writing   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 866
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=40   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=15160   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 867
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 868
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 869
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 870
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 871
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 872
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 873
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=-9   |   Status=writing   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 874
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=valid   |
|   REG[ 8]   |   Value=2000   |   Status=writing   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 875
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 876
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8000   |   Status=writing   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 877
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8160   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 878
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=164   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 879
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 880
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=9364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 881
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 882
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=85   |   Status=writing   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 883
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 884
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=valid   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=34   |   Status=writing   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 885
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=valid   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=12364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=119   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 886
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=41   |   Status=writing   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 887
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=41   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=15364   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 888
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 889
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 890
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 891
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 892
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 893
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 894
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=-8   |   Status=writing   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 895
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=valid   |
|   REG[ 8]   |   Value=2050   |   Status=writing   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 896
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 897
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8200   |   Status=writing   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 898
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8364   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 899
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=168   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 900
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 901
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=9568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 902
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 903
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=55   |   Status=writing   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 904
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 905
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=valid   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=106   |   Status=writing   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 906
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=valid   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=12568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=161   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 907
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=42   |   Status=writing   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 908
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=42   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=15568   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 909
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 910
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 911
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 912
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 913
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 914
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 915
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=-7   |   Status=writing   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 916
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=valid   |
|   REG[ 8]   |   Value=2100   |   Status=writing   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 917
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 918
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8400   |   Status=writing   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 919
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8568   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 920
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=172   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 921
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 922
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=9772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 923
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 924
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 925
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 926
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=valid   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=43   |   Status=writing   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 927
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=valid   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=12772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=95   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 928
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=43   |   Status=writing   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 929
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=43   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=15772   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 930
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 931
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 932
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 933
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 934
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 935
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 936
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=-6   |   Status=writing   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 937
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=valid   |
|   REG[ 8]   |   Value=2150   |   Status=writing   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 938
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 939
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8600   |   Status=writing   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 940
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8772   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 941
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=176   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 942
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 943
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=9976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 944
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 945
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=100   |   Status=writing   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 946
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 947
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=valid   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=46   |   Status=writing   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 948
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=valid   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=12976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=146   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 949
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=44   |   Status=writing   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 950
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=44   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=15976   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 951
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 952
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 953
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 954
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 955
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 956
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 957
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=-5   |   Status=writing   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 958
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=valid   |
|   REG[ 8]   |   Value=2200   |   Status=writing   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 959
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 960
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=8800   |   Status=writing   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 961
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=8976   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 962
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 963
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 964
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=10180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 965
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 966
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=121   |   Status=writing   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 967
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 968
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=valid   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=80   |   Status=writing   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 969
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=valid   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=13180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=201   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 970
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=45   |   Status=writing   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 971
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=45   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=16180   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 972
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 973
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 974
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 975
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 976
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 977
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 978
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=-4   |   Status=writing   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 979
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=valid   |
|   REG[ 8]   |   Value=2250   |   Status=writing   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 980
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 981
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9000   |   Status=writing   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 982
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9180   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 983
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=184   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 984
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 985
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=10384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 986
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 987
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=13   |   Status=writing   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 988
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 989
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=valid   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=58   |   Status=writing   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 990
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=valid   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=13384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=71   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 991
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=46   |   Status=writing   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 992
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=46   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=16384   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 993
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 994
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 995
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 996
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 997
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 998
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 999
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=-3   |   Status=writing   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1000
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=valid   |
|   REG[ 8]   |   Value=2300   |   Status=writing   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1001
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1002
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9200   |   Status=writing   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1003
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9384   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1004
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=188   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1005
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1006
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=10588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1007
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1008
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=53   |   Status=writing   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1009
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1010
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=valid   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=47   |   Status=writing   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1011
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=valid   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=13588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=100   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1012
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=47   |   Status=writing   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1013
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=47   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=16588   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1014
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1015
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1016
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1017
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1018
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1019
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1020
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=-2   |   Status=writing   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1021
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=valid   |
|   REG[ 8]   |   Value=2350   |   Status=writing   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1022
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1023
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9400   |   Status=writing   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1024
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9588   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1025
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=192   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1026
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1027
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=10792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1028
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1029
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=46   |   Status=writing   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1030
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1031
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=valid   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=89   |   Status=writing   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1032
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=valid   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=13792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=135   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1033
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=48   |   Status=writing   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1034
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=48   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=16792   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1035
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1036
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1037
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1038
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1039
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0044 mul R7, R6, #4   	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1040
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0044 mul R7, R6, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0048 mul R8, R5, R1   
| F    (P1): 0052 mul R9, R8, #4   	| F    (P2): 0056 add R10, R7, R9  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1041
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0044 mul R7, R6, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0048 mul R8, R5, R1   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=-1   |   Status=writing   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1042
| WB   (P1): 0044 mul R7, R6, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0048 mul R8, R5, R1   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0052 mul R9, R8, #4   	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=valid   |
|   REG[ 8]   |   Value=2400   |   Status=writing   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1043
| WB   (P1): 0048 mul R8, R5, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1): 0052 mul R9, R8, #4   	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1044
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1): 0052 mul R9, R8, #4   	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0056 add R10, R7, R9  
| F    (P1): 0060 add R7, R2, R10  	| F    (P2): 0064 ld R12, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9600   |   Status=writing   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1045
| WB   (P1): 0052 mul R9, R8, #4   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0056 add R10, R7, R9  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0060 add R7, R2, R10  	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9792   |   Status=writing   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1046
| WB   (P1): 0056 add R10, R7, R9  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0060 add R7, R2, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0064 ld R12, R7       
| F    (P1): 0068 add R7, R3, R10  	| F    (P2): 0072 ld R13, R7       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=196   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1047
| WB   (P1): 0060 add R7, R2, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0064 ld R12, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0068 add R7, R3, R10  	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1048
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0068 add R7, R3, R10  	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0072 ld R13, R7       
| F    (P1): 0076 add R14, R12, R13	| F    (P2): 0080 add R7, R4, R10  
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=10996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1049
| WB   (P1): 0068 add R7, R3, R10  	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0072 ld R13, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1050
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0064 ld R12, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=52   |   Status=writing   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1051
| WB   (P1): 0064 ld R12, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1052
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0072 ld R13, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0076 add R14, R12, R13	| DE   (P2): 0080 add R7, R4, R10  
| F    (P1): 0084 st R14, R7       	| F    (P2): 0088 add R6, R6, #1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=valid   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=74   |   Status=writing   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1053
| WB   (P1): 0072 ld R13, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0076 add R14, R12, R13	| EXa  (P2): 0080 add R7, R4, R10  	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0084 st R14, R7       	| DE   (P2): 0088 add R6, R6, #1   
| F    (P1): 0092 add R5, R5, #1   	| F    (P2): 0096 set R7, #0       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=valid   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=13996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=126   |   Status=writing   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1054
| WB   (P1): 0076 add R14, R12, R13	| WB   (P2): 0080 add R7, R4, R10  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0088 add R6, R6, #1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1): 0084 st R14, R7       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0092 add R5, R5, #1   	| DE   (P2): 0096 set R7, #0       
| F    (P1): 0100 bez R7, #0036    	| F    (P2): 0104 ret              
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=49   |   Status=writing   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1055
| WB   (P1): 0088 add R6, R6, #1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0092 add R5, R5, #1   	| EXa  (P2): 0096 set R7, #0       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0100 bez R7, #0036    	| DE   (P2): 0104 ret              
| F    (P1):                       	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=49   |   Status=writing   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=16996   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1056
| WB   (P1): 0092 add R5, R5, #1   	| WB   (P2): 0096 set R7, #0       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0100 bez R7, #0036    	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1): 0084 st R14, R7       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1057
| WB   (P1): 0100 bez R7, #0036    	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1): 0084 st R14, R7       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0036 sub R7, R6, R1   	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1058
| WB   (P1): 0084 st R14, R7       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0036 sub R7, R6, R1   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0040 bgez R7, #0028   
| F    (P1): 0044 mul R7, R6, #4   	| F    (P2): 0048 mul R8, R5, R1   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1059
| WB   (P1): 0036 sub R7, R6, R1   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0040 bgez R7, #0028   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0028 sub R7, R0, R5   	| F    (P2): 0032 blez R7, #0104   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1060
| WB   (P1): 0040 bgez R7, #0028   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0028 sub R7, R0, R5   	| DE   (P2): 0032 blez R7, #0104   
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1061
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1): 0028 sub R7, R0, R5   	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2): 0032 blez R7, #0104   
| F    (P1): 0036 sub R7, R6, R1   	| F    (P2): 0040 bgez R7, #0028   
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=writing   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1062
| WB   (P1): 0028 sub R7, R0, R5   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0032 blez R7, #0104   	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1063
| WB   (P1): 0032 blez R7, #0104   	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1): 0104 ret              	| DE   (P2):                       
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1064
| WB   (P1):                       	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1): 0104 ret              	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 1065
| WB   (P1): 0104 ret              	| WB   (P2):                       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| Cond (P1):                       	| EXa  (P1):                       	| EXa  (P2):                       	| EXb 2(P1):                       	| MEM 4(P1):                       |
|                                   |                                   |                                   | EXb 1(P1):                       	| MEM 3(P1):                       |
|                                   |                                   |                                   |                                   | MEM 2(P1):                       |
|                                   |                                   |                                   |                                   | MEM 1(P1):                       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| DE   (P1):                       	| DE   (P2):                       
| F    (P1): 0104 ret              	| F    (P2):                       
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=50   |   Status=valid   |
|   REG[ 1]   |   Value=50   |   Status=valid   |
|   REG[ 2]   |   Value=1000   |   Status=valid   |
|   REG[ 3]   |   Value=4000   |   Status=valid   |
|   REG[ 4]   |   Value=7000   |   Status=valid   |
|   REG[ 5]   |   Value=50   |   Status=valid   |
|   REG[ 6]   |   Value=50   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=2450   |   Status=valid   |
|   REG[ 9]   |   Value=9800   |   Status=valid   |
|   REG[10]   |   Value=9996   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=113   |   Status=valid   |
|   REG[13]   |   Value=108   |   Status=valid   |
|   REG[14]   |   Value=221   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 401 
Control hazard count: 155 
Structural hazard count: 49 
Total: 605 
