Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Jun 18 16:25:09 2019
| Host             : Berk-Asus running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.249 |
| Dynamic (W)              | 2.964 |
| Device Static (W)        | 0.285 |
| Total Off-Chip Power (W) | 0.440 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 81.3  |
| Junction Temperature (C) | 28.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.286 |       57 |       --- |             --- |
| Slice Logic              |     0.076 |    84590 |       --- |             --- |
|   LUT as Logic           |     0.067 |    29949 |    303600 |            9.86 |
|   CARRY4                 |     0.003 |      911 |     75900 |            1.20 |
|   Register               |     0.003 |    37741 |    607200 |            6.22 |
|   LUT as Distributed RAM |     0.002 |     2204 |    130800 |            1.69 |
|   F7/F8 Muxes            |    <0.001 |      938 |    303600 |            0.31 |
|   LUT as Shift Register  |    <0.001 |     1174 |    130800 |            0.90 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     2683 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       224 |            0.45 |
| Signals                  |     0.127 |    64380 |       --- |             --- |
| Block RAM                |     0.070 |     35.5 |      1030 |            3.45 |
| MMCM                     |     0.321 |        3 |        14 |           21.43 |
| PLL                      |     0.133 |        1 |        14 |            7.14 |
| DSPs                     |     0.005 |        6 |      2800 |            0.21 |
| I/O                      |     1.044 |      122 |       700 |           17.43 |
| GTX                      |     0.237 |        1 |        28 |            3.57 |
| PHASER                   |     0.661 |       44 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.285 |          |           |                 |
| Total                    |     3.249 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.951 |       0.795 |      0.156 |
| Vccaux    |       1.800 |     0.765 |       0.727 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.712 |       0.711 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.005 |      0.005 |
| MGTAVcc   |       1.000 |     0.116 |       0.109 |      0.007 |
| MGTAVtt   |       1.200 |     0.106 |       0.098 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pll_i                                                                                                                                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |             5.0 |
| clk_ref_mmcm_400                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_mmcm_400                                                                                                                                                              |             2.5 |
| clkfbout                                                                                                                                                  | design_1_i/axi_ethernet_0/U0/pcs_pma/U0/core_clocking_i/clkfbout                                                                                                                                                                                     |            16.0 |
| clkout0                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/pcs_pma/U0/core_clocking_i/clkout0                                                                                                                                                                                      |             8.0 |
| clkout1                                                                                                                                                   | design_1_i/axi_ethernet_0/U0/pcs_pma/U0/core_clocking_i/clkout1                                                                                                                                                                                      |            16.0 |
| design_1_i/axi_ethernet_0/U0/pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK                      | design_1_i/axi_ethernet_0/U0/pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/rxoutclk                                                                                                                         |            16.0 |
| design_1_i/axi_ethernet_0/U0/pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                      | design_1_i/axi_ethernet_0/U0/pcs_pma/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txoutclk                                                                                                                         |            16.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                  | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i                                                                                                                                                                                                            |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31                                                                                                                                                                                                     |            33.3 |
| freq_refclk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_4                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_5                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_6                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |             2.5 |
| iserdes_clkdiv_7                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |             2.5 |
| mem_refclk                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             1.3 |
| mmcm_clkfbout                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_iodelay_ctrl/mmcm_clkfbout                                                                                                                                                                 |             5.0 |
| mmcm_ps_clk_bufg_in                                                                                                                                       | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_ps_clk_bufg_in                                                                                                                                                    |            10.0 |
| oserdes_clk                                                                                                                                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_1                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_10                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_2                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_3                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_4                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_5                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clk_6                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             1.3 |
| oserdes_clk_7                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             1.3 |
| oserdes_clk_8                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             1.3 |
| oserdes_clk_9                                                                                                                                             | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             1.3 |
| oserdes_clkdiv                                                                                                                                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_1                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_10                                                                                                                                         | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_2                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_3                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_4                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_5                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_6                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_7                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_8                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |             2.5 |
| oserdes_clkdiv_9                                                                                                                                          | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             2.5 |
| pll_clk3_out                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |             5.0 |
| pll_clkfbout                                                                                                                                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |             5.0 |
| sync_pulse                                                                                                                                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            20.0 |
| sys_clk_p                                                                                                                                                 | sys_clk_p                                                                                                                                                                                                                                            |             5.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | design_1_i/mig_7series_0/u_design_1_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             1.3 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                  | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                                      |     2.964 |
|   design_1_i                                                                                                          |     2.963 |
|     axi_ethernet_0                                                                                                    |     0.428 |
|       U0                                                                                                              |     0.428 |
|         eth_buf                                                                                                       |     0.037 |
|           U0                                                                                                          |     0.037 |
|             AXITX_2_TXCLIENT_FSM_GO                                                                                   |    <0.001 |
|               ClkB_reset_inst                                                                                         |    <0.001 |
|             CLK2AXICLK_ISR_7                                                                                          |    <0.001 |
|             COMBINE_RESETS                                                                                            |     0.002 |
|               AXI_RESET_TO_GTX                                                                                        |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXCLIENT                                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXD_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_RXS_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXCLIENT                                                                                   |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXC_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               AXI_RESET_TO_TXD_AXSTREAM                                                                               |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               RXD_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXC_AXSTREAM_TO_RXD_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXC_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_RXD_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_RXS_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|               TXD_AXSTREAM_TO_TXC_AXSTREAM                                                                            |    <0.001 |
|                 ClkA_reset_inst                                                                                       |    <0.001 |
|                 ClkB_reset_inst                                                                                       |    <0.001 |
|             I_ADDR_SHIM                                                                                               |    <0.001 |
|             I_AXI_LITE_IPIF                                                                                           |     0.001 |
|               I_SLAVE_ATTACHMENT                                                                                      |     0.001 |
|                 I_DECODER                                                                                             |    <0.001 |
|             I_REGISTERS                                                                                               |     0.002 |
|               CR_I                                                                                                    |    <0.001 |
|               IE_I                                                                                                    |    <0.001 |
|               IFGP_I                                                                                                  |    <0.001 |
|               IP_I                                                                                                    |    <0.001 |
|               IS_I                                                                                                    |    <0.001 |
|               RTAG_I                                                                                                  |    <0.001 |
|               TPID0_I                                                                                                 |    <0.001 |
|               TPID1_I                                                                                                 |    <0.001 |
|               TP_I                                                                                                    |    <0.001 |
|               TTAG_I                                                                                                  |    <0.001 |
|               UAWL_I                                                                                                  |    <0.001 |
|               UAWU_I                                                                                                  |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[0].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[10].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[11].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[12].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[13].sync_pcspma_status                                                              |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[1].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[2].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[3].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[4].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[5].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[6].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[7].sync_pcspma_status                                                               |    <0.001 |
|             PCSPMA_STATUS_CROSS_I[9].sync_pcspma_status                                                               |    <0.001 |
|             RAF_REG_CROSS_I                                                                                           |    <0.001 |
|             RCV_INTFCE_I                                                                                              |     0.020 |
|               NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                                         |     0.006 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                                           |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                                            |    <0.001 |
|               RX_AXISTREAM_IF_I                                                                                       |     0.003 |
|                 ELASTIC_FIFO                                                                                          |    <0.001 |
|                   I_BASIC_SFIFO                                                                                       |    <0.001 |
|                     inst_fifo_gen                                                                                     |    <0.001 |
|                       gconvfifo.rf                                                                                    |    <0.001 |
|                         grf.rf                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                    |    <0.001 |
|                             gr1.gdcf.dc                                                                               |    <0.001 |
|                               dc                                                                                      |    <0.001 |
|                             gr1.rfwft                                                                                 |    <0.001 |
|                             grss.rsts                                                                                 |    <0.001 |
|                             rpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                    |    <0.001 |
|                             gwss.wsts                                                                                 |    <0.001 |
|                             wpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                       |    <0.001 |
|                             gdm.dm                                                                                    |    <0.001 |
|                               RAM_reg_0_31_0_5                                                                        |    <0.001 |
|                               RAM_reg_0_31_12_17                                                                      |    <0.001 |
|                               RAM_reg_0_31_18_23                                                                      |    <0.001 |
|                               RAM_reg_0_31_24_29                                                                      |    <0.001 |
|                               RAM_reg_0_31_30_35                                                                      |    <0.001 |
|                               RAM_reg_0_31_6_11                                                                       |    <0.001 |
|               RX_DP_MEM_IF_I                                                                                          |     0.010 |
|                 I_RXD_MEM                                                                                             |     0.001 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                       |     0.001 |
|                     inst_blk_mem_gen                                                                                  |     0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.001 |
|                         valid.cstr                                                                                    |     0.001 |
|                           ramloop[0].ram.r                                                                            |     0.001 |
|                             prim_noinit.ram                                                                           |     0.001 |
|                 I_RXS_MEM                                                                                             |     0.008 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                       |     0.008 |
|                     inst_blk_mem_gen                                                                                  |     0.008 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.008 |
|                         valid.cstr                                                                                    |     0.008 |
|                           ramloop[0].ram.r                                                                            |     0.008 |
|                             prim_noinit.ram                                                                           |     0.008 |
|             RXCLCLK2AXICLK_INTRPT0                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT1                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT2                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             RXCLCLK2AXICLK_ISR_6                                                                                      |    <0.001 |
|             TXCLCLK2AXICLK_ISR_1                                                                                      |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             TXCLCLK2AXICLK_ISR_5                                                                                      |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             TXCLCLK2AXICLK_ISR_8                                                                                      |    <0.001 |
|             TX_IFGP_CROSS_I                                                                                           |    <0.001 |
|             TX_INTFCE_I                                                                                               |     0.010 |
|               TX_AXISTREAM_INTERFACE                                                                                  |     0.002 |
|                 GEN_BASIC.TX_BASIC_INTERFACE                                                                          |     0.002 |
|               TX_EMAC_INTERFACE                                                                                       |     0.002 |
|               TX_MEM_INTERFACE                                                                                        |     0.006 |
|                 TXC_MEM                                                                                               |     0.005 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                       |     0.005 |
|                     inst_blk_mem_gen                                                                                  |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |     0.005 |
|                         valid.cstr                                                                                    |     0.005 |
|                           ramloop[0].ram.r                                                                            |     0.005 |
|                             prim_init.ram                                                                             |     0.005 |
|                 TXD_MEM                                                                                               |    <0.001 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                                       |    <0.001 |
|                     inst_blk_mem_gen                                                                                  |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                                            |    <0.001 |
|                         valid.cstr                                                                                    |    <0.001 |
|                           ramloop[0].ram.r                                                                            |    <0.001 |
|                             prim_noinit.ram                                                                           |    <0.001 |
|             TX_PAUSE_FRAME_CROSS_I                                                                                    |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             gen_sample_rx_mac_config                                                                                  |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|             gen_sample_tx_mac_config                                                                                  |    <0.001 |
|               data_sync                                                                                               |    <0.001 |
|         eth_mac                                                                                                       |     0.029 |
|           U0                                                                                                          |     0.029 |
|             axi4_lite_ipif                                                                                            |    <0.001 |
|               axi_lite_top                                                                                            |    <0.001 |
|                 I_SLAVE_ATTACHMENT                                                                                    |    <0.001 |
|                   I_DECODER                                                                                           |    <0.001 |
|             bd_525a_eth_mac_0_core                                                                                    |     0.028 |
|               addr_filter_top                                                                                         |     0.003 |
|                 address_filter_inst                                                                                   |     0.003 |
|                   addr_regs.unicast_address_compare                                                                   |    <0.001 |
|                     byte_wide_ram[0].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                   address_filters[0].configurable_addresses                                                           |    <0.001 |
|                     byte_wide_ram[0].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                   address_filters[0].sync_enable                                                                      |    <0.001 |
|                   address_filters[1].configurable_addresses                                                           |    <0.001 |
|                     byte_wide_ram[0].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                   address_filters[1].sync_enable                                                                      |    <0.001 |
|                   address_filters[2].configurable_addresses                                                           |    <0.001 |
|                     byte_wide_ram[0].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                   address_filters[2].sync_enable                                                                      |    <0.001 |
|                   address_filters[3].configurable_addresses                                                           |    <0.001 |
|                     byte_wide_ram[0].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[1].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[2].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[3].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[4].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[5].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[6].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                                            |    <0.001 |
|                     byte_wide_ram[7].header_compare_dist_ram                                                          |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                                            |    <0.001 |
|                   address_filters[3].sync_enable                                                                      |    <0.001 |
|                   byte_wide_ram[0].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[1].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[2].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[3].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[4].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[5].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[6].header_field_dist_ram                                                              |    <0.001 |
|                   byte_wide_ram[7].header_field_dist_ram                                                              |    <0.001 |
|                   resync_promiscuous_mode                                                                             |    <0.001 |
|                   sync_update                                                                                         |    <0.001 |
|               flow                                                                                                    |     0.002 |
|                 pfc_tx                                                                                                |    <0.001 |
|                 rx                                                                                                    |    <0.001 |
|                 rx_pause                                                                                              |    <0.001 |
|                 sync_rx_enable                                                                                        |    <0.001 |
|                 sync_tx_enable                                                                                        |    <0.001 |
|                 tx                                                                                                    |    <0.001 |
|                 tx_pause                                                                                              |    <0.001 |
|                   sync_good_rx                                                                                        |    <0.001 |
|               intc_control.intc                                                                                       |    <0.001 |
|                 gen_sync[0].sync_request                                                                              |    <0.001 |
|               ipic_mux_inst                                                                                           |    <0.001 |
|               man_block.managen                                                                                       |     0.002 |
|                 conf                                                                                                  |     0.001 |
|                 mdio_enabled.phy                                                                                      |    <0.001 |
|               man_reset.sync_bus2ip_reset_bus2ip_clk                                                                  |    <0.001 |
|               man_reset.sync_glbl_rstn_bus2ip_clk                                                                     |    <0.001 |
|               no_avb_tx_axi_intf.tx_axi_shim                                                                          |     0.001 |
|               rx_axi_shim                                                                                             |    <0.001 |
|               rxgen                                                                                                   |     0.003 |
|                 CONFIG_SELECT.CALCULATE_CRC2                                                                          |    <0.001 |
|                   CRC1                                                                                                |    <0.001 |
|                   CRC2                                                                                                |    <0.001 |
|                   CRC3                                                                                                |    <0.001 |
|                   CRC4                                                                                                |    <0.001 |
|                   CRC5                                                                                                |    <0.001 |
|                 CONFIG_SELECT.SPEED_0_SYNC                                                                            |    <0.001 |
|                 CONFIG_SELECT.SPEED_1_SYNC                                                                            |    <0.001 |
|                 FCS_CHECK                                                                                             |    <0.001 |
|                 FRAME_CHECKER                                                                                         |    <0.001 |
|                 FRAME_DECODER                                                                                         |    <0.001 |
|                 RX_SM                                                                                                 |    <0.001 |
|               stats_block.statistics_counters                                                                         |     0.011 |
|                 fast_statistic_control[0].fast_statistics                                                             |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 fast_statistic_control[1].fast_statistics                                                             |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 fast_statistic_control[2].fast_statistics                                                             |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 fast_statistic_control[3].fast_statistics                                                             |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[10].frame_size_stats1                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[4].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[5].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[6].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[7].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[8].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control1[9].frame_size_stats1                                                          |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[11].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[12].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[13].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[14].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[15].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[16].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 frame_size_bin_control2[17].frame_size_stats2                                                         |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 gen_distributed_mem[0].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[10].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[11].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[12].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[13].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[14].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[15].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[16].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[17].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[18].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[19].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[1].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[20].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[21].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[22].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[23].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[24].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[25].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[26].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[27].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[28].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[29].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[2].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[30].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[31].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[32].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[33].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[34].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[35].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[36].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[37].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[38].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[39].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[3].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[40].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[41].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[42].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[43].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[44].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[45].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[46].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[47].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[48].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[49].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[4].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[50].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[51].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[52].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[53].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[54].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[55].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[56].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[57].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[58].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[59].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[5].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[60].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[61].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[62].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[63].RAM64X1D_inst                                                                 |    <0.001 |
|                 gen_distributed_mem[6].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[7].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[8].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_mem[9].RAM64X1D_inst                                                                  |    <0.001 |
|                 gen_distributed_parity[0].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[1].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[2].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[3].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[4].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[5].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[6].RAM64X1D_inst                                                               |    <0.001 |
|                 gen_distributed_parity[7].RAM64X1D_inst                                                               |    <0.001 |
|                 general_statisic_control[18].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[19].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[20].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[21].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[22].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[23].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[24].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[25].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[26].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[27].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[28].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[29].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[30].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[31].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[32].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 general_statisic_control[33].general_statisics                                                        |    <0.001 |
|                   sync_inc_vector                                                                                     |    <0.001 |
|                 rx_byte_counter                                                                                       |    <0.001 |
|                   SYNC_STATS_RESET                                                                                    |    <0.001 |
|                   accum_gray_resync[0].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[1].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[2].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[3].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[4].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[5].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[6].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[7].sync_accum_gray_i                                                              |    <0.001 |
|                 rx_fragment_counter                                                                                   |    <0.001 |
|                   SYNC_STATS_RESET                                                                                    |    <0.001 |
|                   accum_gray_resync[0].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[1].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[2].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[3].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[4].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[5].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[6].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[7].sync_accum_gray_i                                                              |    <0.001 |
|                 rx_undersized_counter                                                                                 |    <0.001 |
|                   SYNC_STATS_RESET                                                                                    |    <0.001 |
|                   accum_gray_resync[0].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[1].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[2].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[3].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[4].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[5].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[6].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[7].sync_accum_gray_i                                                              |    <0.001 |
|                 sync_request                                                                                          |    <0.001 |
|                 sync_response                                                                                         |    <0.001 |
|                 tx_byte_counter                                                                                       |    <0.001 |
|                   SYNC_STATS_RESET                                                                                    |    <0.001 |
|                   accum_gray_resync[0].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[1].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[2].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[3].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[4].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[5].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[6].sync_accum_gray_i                                                              |    <0.001 |
|                   accum_gray_resync[7].sync_accum_gray_i                                                              |    <0.001 |
|               sync_axi_rx_rstn_rx_clk                                                                                 |    <0.001 |
|               sync_glbl_rstn_rx_clk                                                                                   |    <0.001 |
|               sync_glbl_rstn_tx_clk                                                                                   |    <0.001 |
|               sync_int_rx_rst_mgmt_rx_clk                                                                             |    <0.001 |
|               sync_int_tx_rst_mgmt_tx_clk                                                                             |    <0.001 |
|               sync_stats_reset                                                                                        |    <0.001 |
|               sync_tx_axi_rstn_tx_clk                                                                                 |    <0.001 |
|               txgen                                                                                                   |     0.003 |
|                 CONFIG_SELECT.CRCGEN2                                                                                 |    <0.001 |
|                   CRC1                                                                                                |    <0.001 |
|                   CRC2                                                                                                |    <0.001 |
|                   CRC3                                                                                                |    <0.001 |
|                   CRC4                                                                                                |    <0.001 |
|                   CRC5                                                                                                |    <0.001 |
|                 CONFIG_SELECT.SPEED_0_SYNC                                                                            |    <0.001 |
|                 CONFIG_SELECT.SPEED_1_SYNC                                                                            |    <0.001 |
|                 TX_SM1                                                                                                |     0.002 |
|                   CRCGEN                                                                                              |    <0.001 |
|             vector_decode_inst                                                                                        |    <0.001 |
|         pcs_pma                                                                                                       |     0.362 |
|           U0                                                                                                          |     0.362 |
|             core_clocking_i                                                                                           |     0.107 |
|             core_gt_common_i                                                                                          |    <0.001 |
|             core_resets_i                                                                                             |    <0.001 |
|             pcs_pma_block_i                                                                                           |     0.255 |
|               bd_525a_pcs_pma_0_core                                                                                  |     0.004 |
|                 gpcs_pma_inst                                                                                         |     0.004 |
|                   HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION                                                |     0.001 |
|                   HAS_MANAGEMENT.MDIO                                                                                 |    <0.001 |
|                     MDIO_INTERFACE_1                                                                                  |    <0.001 |
|                     SYNC_MDC                                                                                          |    <0.001 |
|                     SYNC_MDIO_IN                                                                                      |    <0.001 |
|                   MGT_RESET.SYNC_ASYNC_RESET                                                                          |    <0.001 |
|                   RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK                                                               |     0.001 |
|                   RX_GMII_AT_TXOUTCLK.SYNCHRONISATION                                                                 |    <0.001 |
|                   SYNC_SIGNAL_DETECT                                                                                  |    <0.001 |
|                   TRANSMITTER                                                                                         |    <0.001 |
|               sgmii_logic                                                                                             |    <0.001 |
|                 clock_generation                                                                                      |    <0.001 |
|                   clk_div_stage1                                                                                      |    <0.001 |
|                   clk_div_stage2                                                                                      |    <0.001 |
|                 gen_sync_reset                                                                                        |    <0.001 |
|                 receiver                                                                                              |    <0.001 |
|                 resync_speed_100                                                                                      |    <0.001 |
|                 resync_speed_10_100                                                                                   |    <0.001 |
|                 transmitter                                                                                           |    <0.001 |
|               sync_block_rx_reset_done                                                                                |    <0.001 |
|               sync_block_tx_reset_done                                                                                |    <0.001 |
|               transceiver_inst                                                                                        |     0.249 |
|                 gtwizard_inst                                                                                         |     0.242 |
|                   U0                                                                                                  |     0.242 |
|                     gt0_rxresetfsm_i                                                                                  |     0.002 |
|                       sync_RXRESETDONE                                                                                |    <0.001 |
|                       sync_cplllock                                                                                   |    <0.001 |
|                       sync_data_valid                                                                                 |    <0.001 |
|                       sync_mmcm_lock_reclocked                                                                        |    <0.001 |
|                       sync_run_phase_alignment_int                                                                    |    <0.001 |
|                       sync_time_out_wait_bypass                                                                       |    <0.001 |
|                       sync_tx_fsm_reset_done_int                                                                      |    <0.001 |
|                     gt0_txresetfsm_i                                                                                  |     0.003 |
|                       sync_TXRESETDONE                                                                                |    <0.001 |
|                       sync_cplllock                                                                                   |    <0.001 |
|                       sync_mmcm_lock_reclocked                                                                        |    <0.001 |
|                       sync_run_phase_alignment_int                                                                    |    <0.001 |
|                       sync_time_out_wait_bypass                                                                       |    <0.001 |
|                       sync_tx_fsm_reset_done_int                                                                      |    <0.001 |
|                     gtwizard_i                                                                                        |     0.237 |
|                       cpll_railing0_i                                                                                 |     0.000 |
|                       gt0_GTWIZARD_i                                                                                  |     0.237 |
|                 reclock_encommaalign                                                                                  |    <0.001 |
|                 reclock_rxreset                                                                                       |    <0.001 |
|                 reclock_rxreset_ind_clk                                                                               |    <0.001 |
|                 reclock_txreset                                                                                       |    <0.001 |
|                 reset_wtd_timer                                                                                       |    <0.001 |
|                 rx_elastic_buffer_inst                                                                                |     0.005 |
|                   ram_reg_0_63_0_2                                                                                    |    <0.001 |
|                   ram_reg_0_63_12_14                                                                                  |    <0.001 |
|                   ram_reg_0_63_15_17                                                                                  |    <0.001 |
|                   ram_reg_0_63_18_20                                                                                  |    <0.001 |
|                   ram_reg_0_63_21_23                                                                                  |    <0.001 |
|                   ram_reg_0_63_24_26                                                                                  |    <0.001 |
|                   ram_reg_0_63_27_29                                                                                  |    <0.001 |
|                   ram_reg_0_63_3_5                                                                                    |    <0.001 |
|                   ram_reg_0_63_6_8                                                                                    |    <0.001 |
|                   ram_reg_0_63_9_11                                                                                   |    <0.001 |
|                   reclock_rd_addrgray[0].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_rd_addrgray[1].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_rd_addrgray[2].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_rd_addrgray[3].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_rd_addrgray[4].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_rd_addrgray[5].sync_rd_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[0].sync_wr_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[1].sync_wr_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[2].sync_wr_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[3].sync_wr_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[4].sync_wr_addrgray                                                             |    <0.001 |
|                   reclock_wr_addrgray[5].sync_wr_addrgray                                                             |    <0.001 |
|                   sync_initialize_ram_comp                                                                            |    <0.001 |
|                 sync_block_data_valid                                                                                 |    <0.001 |
|     axi_ethernet_0_dma                                                                                                |     0.040 |
|       U0                                                                                                              |     0.040 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                                     |     0.008 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                                            |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                                          |    <0.001 |
|             I_UPDT_SG                                                                                                 |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                                           |     0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                               |     0.001 |
|               GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                                                 |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                   DYNSHREG_F_I                                                                                        |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                                         |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                                          |     0.002 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                                       |    <0.001 |
|               I_ADDR_CNTL                                                                                             |    <0.001 |
|               I_CMD_STATUS                                                                                            |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                    |    <0.001 |
|                 I_CMD_FIFO                                                                                            |    <0.001 |
|               I_MSTR_SCC                                                                                              |    <0.001 |
|               I_RD_DATA_CNTL                                                                                          |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                                       |    <0.001 |
|               I_RESET                                                                                                 |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                                       |     0.001 |
|               I_ADDR_CNTL                                                                                             |    <0.001 |
|               I_CMD_STATUS                                                                                            |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                    |    <0.001 |
|                 I_CMD_FIFO                                                                                            |    <0.001 |
|               I_MSTR_SCC                                                                                              |    <0.001 |
|               I_WR_DATA_CNTL                                                                                          |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                                       |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|           I_SG_FETCH_MNGR                                                                                             |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                                          |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                                          |    <0.001 |
|             I_FTCH_SG                                                                                                 |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                                            |     0.003 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                                    |     0.002 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                                             |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                                                            |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                   |    <0.001 |
|                     inst_fifo_gen                                                                                     |    <0.001 |
|                       gconvfifo.rf                                                                                    |    <0.001 |
|                         grf.rf                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                    |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                         |    <0.001 |
|                             grss.rsts                                                                                 |    <0.001 |
|                             rpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                    |    <0.001 |
|                             gwss.wsts                                                                                 |    <0.001 |
|                             wpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                       |    <0.001 |
|                             gdm.dm_gen.dm                                                                             |    <0.001 |
|                               RAM_reg_0_63_30_32                                                                      |    <0.001 |
|                               RAM_reg_64_127_30_32                                                                    |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                                |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                   |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                                     |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                          |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                                        |    <0.001 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                              |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                                |     0.002 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                                   |    <0.001 |
|             GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO                        |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                                       |    <0.001 |
|             GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                                             |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                                          |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                                        |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                              |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                                          |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                               |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                                      |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                                      |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                             |     0.026 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                           |     0.014 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                               |     0.009 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                             |     0.009 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |     0.009 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                   |     0.009 |
|                     inst_fifo_gen                                                                                     |     0.009 |
|                       gconvfifo.rf                                                                                    |     0.009 |
|                         grf.rf                                                                                        |     0.009 |
|                           gntv_or_sync_fifo.gl0.rd                                                                    |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                         |    <0.001 |
|                             grss.gdc.dc                                                                               |    <0.001 |
|                               gsym_dc.dc                                                                              |    <0.001 |
|                             grss.rsts                                                                                 |    <0.001 |
|                               c1                                                                                      |     0.000 |
|                               c2                                                                                      |    <0.001 |
|                             rpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                    |    <0.001 |
|                             gwss.wsts                                                                                 |    <0.001 |
|                               c0                                                                                      |    <0.001 |
|                               c1                                                                                      |     0.000 |
|                             wpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                       |     0.009 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                  |     0.009 |
|                               inst_blk_mem_gen                                                                        |     0.009 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                  |     0.009 |
|                                   valid.cstr                                                                          |     0.009 |
|                                     ramloop[0].ram.r                                                                  |     0.009 |
|                                       prim_noinit.ram                                                                 |     0.009 |
|             I_ADDR_CNTL                                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                                              |    <0.001 |
|             I_MSTR_PCC                                                                                                |     0.002 |
|               I_STRT_STRB_GEN                                                                                         |    <0.001 |
|             I_RD_DATA_CNTL                                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                         |    <0.001 |
|             I_RESET                                                                                                   |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                           |     0.012 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                                     |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                                            |     0.005 |
|               I_DATA_FIFO                                                                                             |     0.005 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                           |     0.005 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                   |     0.005 |
|                     inst_fifo_gen                                                                                     |     0.005 |
|                       gconvfifo.rf                                                                                    |     0.005 |
|                         grf.rf                                                                                        |     0.005 |
|                           gntv_or_sync_fifo.gl0.rd                                                                    |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                         |    <0.001 |
|                             grss.rsts                                                                                 |    <0.001 |
|                               c1                                                                                      |    <0.001 |
|                               c2                                                                                      |    <0.001 |
|                             rpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                    |    <0.001 |
|                             gwss.wsts                                                                                 |    <0.001 |
|                               c0                                                                                      |    <0.001 |
|                               c1                                                                                      |    <0.001 |
|                             wpntr                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                       |     0.004 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                  |     0.004 |
|                               inst_blk_mem_gen                                                                        |     0.004 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                                  |     0.004 |
|                                   valid.cstr                                                                          |     0.004 |
|                                     ramloop[0].ram.r                                                                  |     0.004 |
|                                       prim_noinit.ram                                                                 |     0.004 |
|               I_WR_LEN_FIFO                                                                                           |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                                      |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                                             |    <0.001 |
|                   DYNSHREG_F_I                                                                                        |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                                                |     0.001 |
|               I_STRT_STRB_GEN                                                                                         |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                    |     0.003 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                                        |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                      |     0.002 |
|                 I_MSSAI_SKID_BUF                                                                                      |    <0.001 |
|                 I_TSTRB_FIFO                                                                                          |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                            |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                  |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                         |    <0.001 |
|                       DYNSHREG_F_I                                                                                    |    <0.001 |
|                 SLICE_INSERTION                                                                                       |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_ADDR_CNTL                                                                                               |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_CMD_STATUS                                                                                              |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                      |    <0.001 |
|               I_CMD_FIFO                                                                                              |    <0.001 |
|             I_RESET                                                                                                   |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                      |    <0.001 |
|             I_WR_DATA_CNTL                                                                                            |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                         |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                              |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                    |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                           |    <0.001 |
|                     DYNSHREG_F_I                                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                                  |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                  |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                  |    <0.001 |
|           REG_HRD_RST                                                                                                 |    <0.001 |
|           REG_HRD_RST_OUT                                                                                             |    <0.001 |
|     axi_mem_intercon                                                                                                  |     0.092 |
|       s00_couplers                                                                                                    |     0.022 |
|         auto_us                                                                                                       |     0.022 |
|           inst                                                                                                        |     0.022 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                             |     0.022 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                  |     0.008 |
|                 r_pipe                                                                                                |     0.008 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                          |     0.003 |
|               USE_READ.read_addr_inst                                                                                 |     0.002 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |     0.002 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                        |     0.007 |
|               USE_WRITE.write_addr_inst                                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |    <0.001 |
|               si_register_slice_inst                                                                                  |     0.001 |
|                 ar_pipe                                                                                               |     0.001 |
|                 aw_pipe                                                                                               |    <0.001 |
|       s01_couplers                                                                                                    |     0.013 |
|         auto_us                                                                                                       |     0.013 |
|           inst                                                                                                        |     0.013 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                             |     0.013 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                  |     0.007 |
|                 r_pipe                                                                                                |     0.007 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                          |     0.003 |
|               USE_READ.read_addr_inst                                                                                 |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |     0.001 |
|               si_register_slice_inst                                                                                  |     0.001 |
|                 ar_pipe                                                                                               |     0.001 |
|       s02_couplers                                                                                                    |     0.019 |
|         auto_us                                                                                                       |     0.019 |
|           inst                                                                                                        |     0.019 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                             |     0.019 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                  |     0.006 |
|                 r_pipe                                                                                                |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                          |     0.003 |
|               USE_READ.read_addr_inst                                                                                 |     0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |     0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                        |     0.007 |
|               USE_WRITE.write_addr_inst                                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |    <0.001 |
|               si_register_slice_inst                                                                                  |    <0.001 |
|                 ar_pipe                                                                                               |    <0.001 |
|                 aw_pipe                                                                                               |    <0.001 |
|       s03_couplers                                                                                                    |     0.011 |
|         auto_us                                                                                                       |     0.011 |
|           inst                                                                                                        |     0.011 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                             |     0.011 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                                  |     0.006 |
|                 r_pipe                                                                                                |     0.006 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                                          |     0.003 |
|               USE_READ.read_addr_inst                                                                                 |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |    <0.001 |
|               si_register_slice_inst                                                                                  |    <0.001 |
|                 ar_pipe                                                                                               |    <0.001 |
|       s04_couplers                                                                                                    |     0.008 |
|         auto_us                                                                                                       |     0.008 |
|           inst                                                                                                        |     0.008 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                             |     0.008 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                                        |     0.007 |
|               USE_WRITE.write_addr_inst                                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                                               |    <0.001 |
|               si_register_slice_inst                                                                                  |    <0.001 |
|                 aw_pipe                                                                                               |    <0.001 |
|       xbar                                                                                                            |     0.018 |
|         inst                                                                                                          |     0.018 |
|           gen_samd.crossbar_samd                                                                                      |     0.018 |
|             addr_arbiter_ar                                                                                           |     0.002 |
|               gen_arbiter.mux_mesg                                                                                    |    <0.001 |
|             addr_arbiter_aw                                                                                           |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                    |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                        |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.mux_w                                                                                          |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                          |     0.012 |
|               b_pipe                                                                                                  |    <0.001 |
|               r_pipe                                                                                                  |     0.012 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                              |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                        |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                                        |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                          |    <0.001 |
|               b_pipe                                                                                                  |    <0.001 |
|               r_pipe                                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                           |     0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[2].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                                           |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                                                          |    <0.001 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                                                            |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                                                            |    <0.001 |
|               wrouter_aw_fifo                                                                                         |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                        |    <0.001 |
|             splitter_aw_mi                                                                                            |    <0.001 |
|     axi_timer_0                                                                                                       |     0.007 |
|       U0                                                                                                              |     0.007 |
|         AXI4_LITE_I                                                                                                   |     0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |     0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |     0.000 |
|         TC_CORE_I                                                                                                     |     0.005 |
|           COUNTER_0_I                                                                                                 |     0.003 |
|             COUNTER_I                                                                                                 |     0.002 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                                |     0.003 |
|             COUNTER_I                                                                                                 |     0.002 |
|           READ_MUX_I                                                                                                  |     0.000 |
|           TIMER_CONTROL_I                                                                                             |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                        |    <0.001 |
|     axi_uartlite_0                                                                                                    |     0.001 |
|       U0                                                                                                              |     0.001 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                           |    <0.001 |
|         UARTLITE_CORE_I                                                                                               |    <0.001 |
|           BAUD_RATE_I                                                                                                 |    <0.001 |
|           UARTLITE_RX_I                                                                                               |    <0.001 |
|             DELAY_16_I                                                                                                |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                                        |    <0.001 |
|             SRL_FIFO_I                                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|           UARTLITE_TX_I                                                                                               |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                                     |    <0.001 |
|             SRL_FIFO_I                                                                                                |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                                        |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                               |    <0.001 |
|                 DYNSHREG_F_I                                                                                          |    <0.001 |
|     mdm_1                                                                                                             |     0.001 |
|       U0                                                                                                              |     0.001 |
|         MDM_Core_I1                                                                                                   |     0.001 |
|           JTAG_CONTROL_I                                                                                              |    <0.001 |
|             FDC_I                                                                                                     |    <0.001 |
|             SYNC_FDRE                                                                                                 |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                                |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                                |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                                 |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                                 |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                                   |    <0.001 |
|         Use_E2.BSCAN_I                                                                                                |    <0.001 |
|     microblaze_0                                                                                                      |     0.119 |
|       U0                                                                                                              |     0.119 |
|         MicroBlaze_Core_I                                                                                             |     0.118 |
|           Frequency.Core                                                                                              |     0.118 |
|             DATA_FLOW_I1                                                                                              |     0.033 |
|               ALU_I1                                                                                                  |     0.002 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                     |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                                |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                               |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                                 |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                                |    <0.001 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                    |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                     |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                     Using_FPGA.Native                                                                                 |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|               Barrel_Shifter_I                                                                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                                    |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                                     |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                                     |    <0.001 |
|               Byte_Doublet_Handle_I1                                                                                  |    <0.001 |
|               Data_Flow_Logic_I1                                                                                      |     0.006 |
|                 Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                              |    <0.001 |
|                 Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                              |     0.000 |
|               FPU_I1                                                                                                  |     0.009 |
|                 Use_FPU.FPU_ADDSUB_I                                                                                  |     0.002 |
|                 Use_FPU.FPU_DIV_I                                                                                     |     0.001 |
|                 Use_FPU.FPU_MUL_I                                                                                     |    <0.001 |
|                   Use_DSP48E.dsp_module_lower                                                                         |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |    <0.001 |
|                   Use_DSP48E.dsp_module_upper                                                                         |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                          |    <0.001 |
|                 Use_FPU.M1_DIV_Op_3_REG                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.M1_FLT_Op_3_REG                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.M1_SQRT_Op_3_REG                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                                     |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                                           |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                                          |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                                          |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                                      |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                                          |     0.000 |
|                 Use_FPU.Using_FPU_Exception_2.M3_Dead_Hold_REG                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.Using_FPU_Exception_2.WB_Excep_DFF                                                            |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                                |     0.002 |
|                   Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                                       |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                                       |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                                        |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                                        |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                                        |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                                        |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                                           |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                                           |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                                            |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                                            |    <0.001 |
|                   abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                                            |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                                            |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                                |     0.001 |
|                   AddSub_Gen[0].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[10].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[11].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[12].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[13].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[14].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[15].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[16].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[17].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[18].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[19].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[1].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[20].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[21].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[22].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[23].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[24].MUXCY_XOR_I                                                                          |    <0.001 |
|                   AddSub_Gen[2].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[3].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[4].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[5].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[6].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[7].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[8].MUXCY_XOR_I                                                                           |    <0.001 |
|                   AddSub_Gen[9].MUXCY_XOR_I                                                                           |    <0.001 |
|                   exp_add_gen[0].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[1].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[2].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[3].MUXCY_XOR_I                                                                          |    <0.001 |
|                   exp_add_gen[4].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[5].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[6].MUXCY_XOR_I                                                                          |     0.000 |
|                   exp_add_gen[7].MUXCY_XOR_I                                                                          |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                                |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                                           |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                               |    <0.001 |
|                   carry_compare_const_i1                                                                              |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                               |    <0.001 |
|                   carry_compare_const_i1                                                                              |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|               MSR_I1                                                                                                  |    <0.001 |
|                 Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[17].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[18].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[19].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[20].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[22].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[23].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[24].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[26].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[17].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[18].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[19].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[20].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[22].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[23].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[24].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[26].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[17].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[18].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[19].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[20].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[22].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[23].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[24].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[26].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[17].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[18].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[19].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[20].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[22].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[23].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[24].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[26].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[17].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[18].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[19].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[20].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[22].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[23].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[24].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[26].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                |    <0.001 |
|                 Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                |    <0.001 |
|               MUL_Unit_I1                                                                                             |     0.005 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I2                                        |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I3                                        |     0.002 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.dsp_module_I4                                        |     0.002 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |     0.002 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                    |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|               Operand_Select_I1                                                                                       |     0.002 |
|               PVR_I1                                                                                                  |    <0.001 |
|               Register_File_I1                                                                                        |     0.002 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                                    |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                                     |    <0.001 |
|                   Using_FPGA.Native                                                                                   |    <0.001 |
|               Shift_Logic_Module_I1                                                                                   |     0.000 |
|               Using_Div_Unit.Div_Unit_I1                                                                              |    <0.001 |
|                 Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                   |    <0.001 |
|                 Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                    |    <0.001 |
|                 Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                    |     0.000 |
|                 Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                 Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                |    <0.001 |
|                 Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                 Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                 Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                 |    <0.001 |
|                 Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                          |     0.000 |
|               WB_Mux_I1                                                                                               |    <0.001 |
|               Zero_Detect_I                                                                                           |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                              |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                               |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|               exception_registers_I1                                                                                  |     0.002 |
|             DAXI_interface_I1                                                                                         |    <0.001 |
|             DCache_I1                                                                                                 |     0.029 |
|               Using_Cache.C0_Power_PipeRun                                                                            |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|               Using_Cache.Cache_Interface_Inst                                                                        |     0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                               |     0.020 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                   |     0.003 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                   |     0.002 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                   |     0.003 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.RI_Queue                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7               |     0.000 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                      |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                      |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                              |     0.003 |
|                 Using_B36_S18.The_BRAMs[0].RAMB36_I1                                                                  |     0.002 |
|                 Using_B36_S18.The_BRAMs[1].RAMB36_I1                                                                  |     0.002 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                      |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                      |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                               |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                     |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[14].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Tag_Qual.Tag_Carry                                                                                |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c2_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |     0.000 |
|                   carry_compare_i1                                                                                    |     0.000 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                  |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                         |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_c0_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_tag_c0_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_tag_c1_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             DECODE_I1                                                                                                 |     0.032 |
|               EX_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               EX_Jump_handling                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Jump_Logic_I1                                                                                           |    <0.001 |
|                 EX_Jump_Delay_DFF                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                                      |    <0.001 |
|                 MUXCY_JUMP_CARRY2                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY4                                                                                     |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY8                                                                                     |     0.000 |
|                 MUXCY_JUMP_CARRY9                                                                                     |    <0.001 |
|                 Use_BTC.MUXCY_JUMP_CARRY6                                                                             |     0.000 |
|                 Use_BTC.MUXCY_JUMP_CARRY7                                                                             |     0.000 |
|               Kill_Fetch_Carry                                                                                        |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Kill_Fetch_MMU_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               M0_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M0_Load_Store_Access_DFF                                                                                |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Cache_Decode_DFF                                                                                     |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M1_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Cache_Decode                                                                                         |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_DIV_DFF                                                                                              |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M2_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_Cache_Decode                                                                                         |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_Exception_From_DFF                                                                                   |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               M3_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               OF_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               Op1_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Simple_Carry.OF_EX_Use                                                                             |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Simple_Carry.OF_M0_Use                                                                             |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Simple_Carry.OF_M1_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Simple_Carry.OF_M2_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Simple_Carry.OF_M3_Use                                                                             |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_M0_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op2_Conflict_Stall                                                                                      |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 EX_Advanced_Carry.OF_EX_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Advanced_Carry.OF_EX_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M0_Advanced_Carry.OF_M0_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Advanced_Carry.OF_M0_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M1_Advanced_Carry.OF_M1_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Advanced_Carry.OF_M1_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M2_Advanced_Carry.OF_M2_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Advanced_Carry.OF_M2_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use1                                                                          |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 M3_Advanced_Carry.OF_M3_Use2                                                                          |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Advanced_Carry.OF_M3_Use3                                                                          |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M0_Cmp                                                                                             |    <0.001 |
|                   comparator_i1                                                                                       |    <0.001 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Op3_Conflict_Stall                                                                                      |     0.000 |
|                 EX_Big_Carry.OF_EX_Use1                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Big_Carry.OF_EX_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 EX_Big_Carry.OF_EX_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use1                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M0_Big_Carry.OF_M0_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use1                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M1_Big_Carry.OF_M1_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use1                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M2_Big_Carry.OF_M2_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use1                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use2                                                                               |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 M3_Big_Carry.OF_M3_Use3                                                                               |     0.000 |
|                   carry_or_i1                                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_EX_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_EX_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_EX_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M0_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M0_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M0_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M1_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M1_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M1_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M2_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M2_Mask_No_Stall                                                                                   |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                 OF_M2_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Cmp                                                                                             |     0.000 |
|                   comparator_i1                                                                                       |     0.000 |
|                     Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                     Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                 OF_M3_Conflict                                                                                        |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 OF_M3_Mask_Stall                                                                                      |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               PC_MODULE_I1                                                                                            |     0.027 |
|                 PC_BUFFER_I1                                                                                          |    <0.001 |
|                 Use_BTC.BTC_RAM_Module                                                                                |     0.022 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                |     0.011 |
|                   Using_B36_S36.The_BRAMs[1].RAMB36_I1                                                                |     0.011 |
|                 Use_BTC.EX_Jump_Wanted_Keep_DFF                                                                       |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                       |    <0.001 |
|                 Use_BTC.Prediction_BUFFER_I                                                                           |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_ex_pc_comparator                                                                |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[1].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                                         |    <0.001 |
|                   Comp_Carry_Chain[4].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[5].MUXCY_I                                                                         |     0.000 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                                         |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_hit_carry_and                                                                   |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and0                                                                 |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and1                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and2                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and3                                                                 |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.Using_FPGA.bt_jump_carry_and4                                                                 |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_BTC.bt_ex_mispredict_pc_hold_DFF                                                                  |    <0.001 |
|                 Use_BTC.bt_ex_mispredict_taken_hold_DFF                                                               |    <0.001 |
|                 Use_BTC.bt_jump_masked_carry_and0                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and1                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and2                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Use_BTC.bt_jump_masked_carry_and3                                                                     |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               PREFETCH_BUFFER_I1                                                                                      |    <0.001 |
|                 INSTR_BUFFER_I1                                                                                       |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                    |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                           |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                   Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                    |    <0.001 |
|                 PREDECODE_BUFFER_I1                                                                                   |    <0.001 |
|                 Using_Bus_Exceptions.EXCEPTION_BUFFER_I1                                                              |    <0.001 |
|                 Using_MMU_Exceptions.EXCEPTION_BUFFER_I1                                                              |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_BP0_FPGA.PR_BP0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_BP1_FPGA.PR_BP1_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_BP1_FPGA.PR_BP1_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And1                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_EX_FPGA.PR_EX_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And4                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And6                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_And7                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_EX_FPGA.PR_EX_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF0_FPGA.PR_IF0_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF0_FPGA.PR_IF0_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And1                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF1_FPGA.PR_IF1_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_FPGA.PR_IF1_Or1                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                   |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                    |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF2_FPGA.PR_IF2_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_And2                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF2_FPGA.PR_IF2_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF3_FPGA.PR_IF3_And3                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF3_FPGA.PR_IF3_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_And1                                                                              |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_And2                                                                              |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or1                                                                               |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_IF4_FPGA.PR_IF4_Or2                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_FPGA.PR_IF4_Or3                                                                               |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_IF4_Push_FPGA.Push_PipeRun                                                                        |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|               Using_M0_FPGA.PR_M0_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M0_FPGA.PR_M0_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M0_FPGA.PR_M0_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M0_FPGA.PR_M0_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M1_FPGA.PR_M1_And2                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M1_FPGA.PR_M1_And3                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M1_FPGA.PR_M1_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And1                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And5                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M2_FPGA.PR_M2_And6                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M2_FPGA.PR_M2_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_M3_FPGA.PR_M3_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_M3_FPGA.PR_M3_Or1                                                                                 |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And1                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And10                                                                               |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And11                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And2                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And3                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And4                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And5                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_And6                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And7                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And8                                                                                |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_OF_FPGA.PR_OF_And9                                                                                |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_OF_FPGA.PR_OF_Or1                                                                                 |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               WB_GPR_Dbg_Write_DFF                                                                                    |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               WB_GPR_Write_DFF                                                                                        |    <0.001 |
|                 Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|               if0_dead_fetch_Carry                                                                                    |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|             DLMB_Interface_I1                                                                                         |    <0.001 |
|             DSide_Logic_I1                                                                                            |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               read_data_mux_I1                                                                                        |    <0.001 |
|             ICache_I1                                                                                                 |     0.004 |
|               Using_Cache.C0_Power_PipeRun                                                                            |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|               Using_Cache.Cache_Interface_Inst                                                                        |    <0.001 |
|               Using_Cache.Data_Way_I[0].DATA_RAM_Module                                                               |    <0.001 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                                   |    <0.001 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                                   |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[0].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[1].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[2].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].BE_LUT_Inst                                      |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[0].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[1].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[2].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[3].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[4].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[5].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[6].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.Gen_Overwrite_Way[0].Gen_Overwrite_Byte[3].Gen_Overwrite_Bit[7].Data_LUT_Inst               |    <0.001 |
|               Using_Cache.RI_Queue                                                                                    |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                            |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7               |     0.000 |
|                 Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                      |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                             |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                          |    <0.001 |
|                 Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                      |    <0.001 |
|               Using_Cache.TAG_RAM_Module                                                                              |    <0.001 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                                  |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_And1                                                                      |     0.000 |
|                 carry_and_i1                                                                                          |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_And2                                                                      |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or1                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or2                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or3                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or4                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or5                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or6                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or7                                                                       |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Cache.Using_OF_FPGA.Rdy_Or8                                                                       |    <0.001 |
|                 carry_or_i1                                                                                           |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c1_Modify_Tags[0].TagCmp_Inst                                                               |    <0.001 |
|                 Use_Tag.Tag_Carry                                                                                     |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[10].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[11].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[12].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[13].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[14].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[15].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[16].carry_and_I1                                                                      |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Tag.Use_MMU.MMU_Carry                                                                             |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Tag_Qual.Tag_Carry                                                                                |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_BigDValid.LineBigValid_Carry[0].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[1].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[2].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[3].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[4].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[5].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[6].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 Use_Word_BigDValid.LineBigValid_Carry[7].Word_Bit_Carry                                               |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Cache.c2_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.d1_c1_Inst                                                                                  |    <0.001 |
|                 No_Carry_Start.Insert_Carry_Start.Start_Carry                                                         |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_c0_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_c1_Inst                                                                                  |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Use_Word_Idx.Line_Carry                                                                               |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Word_Qual.Tag_Carry                                                                               |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|               Using_Cache.ud_tag_c0_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[4].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[7].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |     0.000 |
|                   carry_and_i1                                                                                        |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|               Using_Cache.ud_tag_c1_Inst                                                                              |    <0.001 |
|                 Use_Line.Line_Carry                                                                                   |    <0.001 |
|                   carry_compare_i1                                                                                    |    <0.001 |
|                     The_Compare[0].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[1].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[2].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[3].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[4].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[5].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[6].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[7].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                     The_Compare[8].carry_and_I1                                                                       |     0.000 |
|                       MUXCY_I                                                                                         |     0.000 |
|                     The_Compare[9].carry_and_I1                                                                       |    <0.001 |
|                       MUXCY_I                                                                                         |    <0.001 |
|                 Use_Line_Qual.Line_Carry                                                                              |    <0.001 |
|                   carry_and_i1                                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             ILMB_Interface_I1                                                                                         |    <0.001 |
|             ISide_Logic_I1                                                                                            |    <0.001 |
|               Using_Ready_FPGA.Rdy_And1                                                                               |    <0.001 |
|                 carry_and_i1                                                                                          |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|               Using_Ready_FPGA.Rdy_Or1                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|               Using_Ready_FPGA.Rdy_Or3                                                                                |     0.000 |
|                 carry_or_i1                                                                                           |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|             MMU_I1                                                                                                    |     0.016 |
|               Using_TLBS.DTLB_I                                                                                       |     0.002 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                    |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                    |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                                    |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                                    |     0.000 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|               Using_TLBS.ITLB_I                                                                                       |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                                        |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[8].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                                   |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                                  |    <0.001 |
|               Using_TLBS.UTLB_I                                                                                       |     0.008 |
|                 Hit_DirectA_carry                                                                                     |     0.000 |
|                   MUXCY_I                                                                                             |     0.000 |
|                 Hit_DirectB_carry                                                                                     |    <0.001 |
|                   MUXCY_I                                                                                             |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                                        |     0.005 |
|                 eqa1_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 eqa1_carry_compare_mask                                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                                          |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb1_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                 eqb2_carry_compare                                                                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb2_carry_compare_mask                                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                                            |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[9].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                                          |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[1].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                                         |     0.000 |
|                     MUXCY_I                                                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                                         |    <0.001 |
|                     MUXCY_I                                                                                           |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                                    |     0.002 |
|               Serial_Dbg_Intf.SRL16E_1                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_7                                                                                |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                                                |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                                   |    <0.001 |
|               Serial_Dbg_Intf.Use_PVR_Full.SRL16E_5                                                                   |    <0.001 |
|               Serial_Dbg_Intf.Use_PVR_Full.SRL16E_6                                                                   |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                                        |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                                            |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                             |    <0.001 |
|                 sync_bits[0].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[1].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[2].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[3].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[4].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[5].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[6].sync_bit                                                                                 |    <0.001 |
|                 sync_bits[9].sync_bit                                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                              |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                                           |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                                    |    <0.001 |
|                 Compare[0].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[1].MUXCY_I                                                                                    |     0.000 |
|                 Compare[1].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[2].MUXCY_I                                                                                    |     0.000 |
|                 Compare[2].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[3].MUXCY_I                                                                                    |     0.000 |
|                 Compare[3].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[4].MUXCY_I                                                                                    |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[5].MUXCY_I                                                                                    |     0.000 |
|                 Compare[5].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[6].MUXCY_I                                                                                    |     0.000 |
|                 Compare[6].SRLC16E_I                                                                                  |    <0.001 |
|                 Compare[7].MUXCY_I                                                                                    |     0.000 |
|                 Compare[7].SRLC16E_I                                                                                  |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                                      |    <0.001 |
|               sync_trig_out_0                                                                                         |     0.000 |
|           Reset_DFF                                                                                                   |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_0_5                                                             |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_12_17                                                           |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_18_23                                                           |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_24_29                                                           |    <0.001 |
|         PC_MODULE_I1/Use_BTC.bt_saved_pc_mem_reg_0_15_6_11                                                            |    <0.001 |
|     microblaze_0_axi_intc                                                                                             |     0.002 |
|       U0                                                                                                              |     0.002 |
|         AXI_LITE_IPIF_I                                                                                               |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                          |    <0.001 |
|             I_DECODER                                                                                                 |    <0.001 |
|         INTC_CORE_I                                                                                                   |     0.001 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                                  |    <0.001 |
|             ram_reg_0_15_0_0                                                                                          |    <0.001 |
|             ram_reg_0_15_10_10                                                                                        |    <0.001 |
|             ram_reg_0_15_11_11                                                                                        |    <0.001 |
|             ram_reg_0_15_12_12                                                                                        |    <0.001 |
|             ram_reg_0_15_13_13                                                                                        |    <0.001 |
|             ram_reg_0_15_14_14                                                                                        |    <0.001 |
|             ram_reg_0_15_15_15                                                                                        |    <0.001 |
|             ram_reg_0_15_16_16                                                                                        |    <0.001 |
|             ram_reg_0_15_17_17                                                                                        |    <0.001 |
|             ram_reg_0_15_18_18                                                                                        |    <0.001 |
|             ram_reg_0_15_19_19                                                                                        |    <0.001 |
|             ram_reg_0_15_1_1                                                                                          |    <0.001 |
|             ram_reg_0_15_20_20                                                                                        |    <0.001 |
|             ram_reg_0_15_21_21                                                                                        |    <0.001 |
|             ram_reg_0_15_22_22                                                                                        |    <0.001 |
|             ram_reg_0_15_23_23                                                                                        |    <0.001 |
|             ram_reg_0_15_24_24                                                                                        |    <0.001 |
|             ram_reg_0_15_25_25                                                                                        |    <0.001 |
|             ram_reg_0_15_26_26                                                                                        |    <0.001 |
|             ram_reg_0_15_27_27                                                                                        |    <0.001 |
|             ram_reg_0_15_28_28                                                                                        |    <0.001 |
|             ram_reg_0_15_29_29                                                                                        |    <0.001 |
|             ram_reg_0_15_2_2                                                                                          |    <0.001 |
|             ram_reg_0_15_30_30                                                                                        |    <0.001 |
|             ram_reg_0_15_31_31                                                                                        |    <0.001 |
|             ram_reg_0_15_3_3                                                                                          |    <0.001 |
|             ram_reg_0_15_4_4                                                                                          |    <0.001 |
|             ram_reg_0_15_5_5                                                                                          |    <0.001 |
|             ram_reg_0_15_6_6                                                                                          |    <0.001 |
|             ram_reg_0_15_7_7                                                                                          |    <0.001 |
|             ram_reg_0_15_8_8                                                                                          |    <0.001 |
|             ram_reg_0_15_9_9                                                                                          |    <0.001 |
|     microblaze_0_axi_periph                                                                                           |     0.002 |
|       xbar                                                                                                            |     0.002 |
|         inst                                                                                                          |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                                                    |     0.002 |
|             addr_arbiter_inst                                                                                         |     0.002 |
|             gen_decerr.decerr_slave_inst                                                                              |    <0.001 |
|             reg_slice_r                                                                                               |    <0.001 |
|             splitter_ar                                                                                               |    <0.001 |
|             splitter_aw                                                                                               |    <0.001 |
|     microblaze_0_local_memory                                                                                         |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                              |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|       dlmb_v10                                                                                                        |     0.000 |
|         U0                                                                                                            |     0.000 |
|       ilmb_bram_if_cntlr                                                                                              |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|       ilmb_v10                                                                                                        |     0.000 |
|         U0                                                                                                            |     0.000 |
|       lmb_bram                                                                                                        |    <0.001 |
|         U0                                                                                                            |    <0.001 |
|           inst_blk_mem_gen                                                                                            |    <0.001 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                     |    <0.001 |
|               valid.cstr                                                                                              |    <0.001 |
|                 ramloop[0].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[1].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[2].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[3].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[4].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[5].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[6].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|                 ramloop[7].ram.r                                                                                      |    <0.001 |
|                   prim_noinit.ram                                                                                     |    <0.001 |
|     microblaze_0_xlconcat                                                                                             |     0.000 |
|     mig_7series_0                                                                                                     |     2.270 |
|       u_design_1_mig_7series_0_1_mig                                                                                  |     2.270 |
|         temp_mon_enabled.u_tempmon                                                                                    |     0.008 |
|         u_ddr3_clk_ibuf                                                                                               |     0.007 |
|         u_ddr3_infrastructure                                                                                         |     0.233 |
|         u_iodelay_ctrl                                                                                                |     0.126 |
|         u_memc_ui_top_axi                                                                                             |     1.896 |
|           mem_intfc0                                                                                                  |     1.853 |
|             ddr_phy_top0                                                                                              |     1.840 |
|               u_ddr_calib_top                                                                                         |     0.093 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                           |     0.021 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                     |     0.012 |
|                 ddr_phy_tempmon_0                                                                                     |     0.002 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                           |     0.003 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                             |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                         |     0.011 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                                    |     0.014 |
|                   u_ocd_cntlr                                                                                         |     0.002 |
|                   u_ocd_data                                                                                          |    <0.001 |
|                   u_ocd_edge                                                                                          |    <0.001 |
|                   u_ocd_lim                                                                                           |     0.003 |
|                   u_ocd_mux                                                                                           |    <0.001 |
|                   u_ocd_po_cntlr                                                                                      |     0.002 |
|                   u_ocd_samp                                                                                          |    <0.001 |
|                   u_poc                                                                                               |     0.006 |
|                     u_edge_center                                                                                     |    <0.001 |
|                     u_edge_left                                                                                       |    <0.001 |
|                     u_edge_right                                                                                      |    <0.001 |
|                     u_poc_meta                                                                                        |     0.003 |
|                     u_poc_tap_base                                                                                    |     0.002 |
|                 u_ddr_phy_init                                                                                        |     0.023 |
|                 u_ddr_phy_wrcal                                                                                       |     0.003 |
|                 u_ddr_prbs_gen                                                                                        |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                                    |     1.746 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[16].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[19].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[22].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[23].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[28].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[29].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[30].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[32].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[34].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[38].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[39].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[40].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[43].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[45].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[49].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[50].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[51].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[54].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[57].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[61].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[62].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq                                                           |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                            |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                            |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det                                        |    <0.001 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                                            |     0.018 |
|                   OBUFTDS                                                                                             |     0.005 |
|                 u_ddr_mc_phy                                                                                          |     0.969 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                   |     0.384 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                   |     0.080 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.080 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.080 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                   |     0.081 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                   |     0.198 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.055 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                       |     0.016 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.039 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                   |     0.040 |
|                       ddr_byte_group_io                                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.002 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                                   |     0.387 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                   |     0.081 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.002 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                   |     0.082 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.002 |
|                         mem_reg_0_3_0_5                                                                               |    <0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                   |     0.081 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_42_47                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                   |     0.081 |
|                       ddr_byte_group_io                                                                               |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                   |     0.001 |
|                         mem_reg_0_3_12_17                                                                             |    <0.001 |
|                         mem_reg_0_3_18_23                                                                             |    <0.001 |
|                         mem_reg_0_3_24_29                                                                             |    <0.001 |
|                         mem_reg_0_3_30_35                                                                             |    <0.001 |
|                         mem_reg_0_3_36_41                                                                             |    <0.001 |
|                         mem_reg_0_3_48_53                                                                             |    <0.001 |
|                         mem_reg_0_3_54_59                                                                             |    <0.001 |
|                         mem_reg_0_3_60_65                                                                             |    <0.001 |
|                         mem_reg_0_3_66_71                                                                             |    <0.001 |
|                         mem_reg_0_3_6_11                                                                              |    <0.001 |
|                         mem_reg_0_3_72_77                                                                             |    <0.001 |
|                         mem_reg_0_3_78_79                                                                             |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                               |     0.001 |
|                         mem_reg_0_15_0_5                                                                              |    <0.001 |
|                         mem_reg_0_15_12_17                                                                            |    <0.001 |
|                         mem_reg_0_15_18_23                                                                            |    <0.001 |
|                         mem_reg_0_15_24_29                                                                            |    <0.001 |
|                         mem_reg_0_15_30_35                                                                            |    <0.001 |
|                         mem_reg_0_15_36_41                                                                            |    <0.001 |
|                         mem_reg_0_15_42_47                                                                            |    <0.001 |
|                         mem_reg_0_15_48_53                                                                            |    <0.001 |
|                         mem_reg_0_15_54_59                                                                            |    <0.001 |
|                         mem_reg_0_15_60_65                                                                            |    <0.001 |
|                         mem_reg_0_15_66_71                                                                            |    <0.001 |
|                         mem_reg_0_15_6_11                                                                             |    <0.001 |
|                         mem_reg_0_15_72_77                                                                            |    <0.001 |
|                         mem_reg_0_15_78_79                                                                            |    <0.001 |
|             mc0                                                                                                       |     0.013 |
|               bank_mach0                                                                                              |     0.005 |
|                 arb_mux0                                                                                              |     0.001 |
|                   arb_row_col0                                                                                        |    <0.001 |
|                     col_arb0                                                                                          |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                           |    <0.001 |
|                     row_arb0                                                                                          |    <0.001 |
|                   arb_select0                                                                                         |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                   |    <0.001 |
|                   bank_compare0                                                                                       |    <0.001 |
|                   bank_queue0                                                                                         |    <0.001 |
|                   bank_state0                                                                                         |    <0.001 |
|                 bank_common0                                                                                          |    <0.001 |
|               col_mach0                                                                                               |     0.002 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                         |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                         |    <0.001 |
|               rank_mach0                                                                                              |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                             |    <0.001 |
|                 rank_common0                                                                                          |    <0.001 |
|                   maintenance_request.maint_arb0                                                                      |    <0.001 |
|           u_axi_mc                                                                                                    |     0.017 |
|             axi_mc_ar_channel_0                                                                                       |     0.003 |
|               ar_cmd_fsm_0                                                                                            |     0.002 |
|               axi_mc_cmd_translator_0                                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                     |    <0.001 |
|             axi_mc_aw_channel_0                                                                                       |    <0.001 |
|               aw_cmd_fsm_0                                                                                            |    <0.001 |
|               axi_mc_cmd_translator_0                                                                                 |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                                     |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                                     |    <0.001 |
|             axi_mc_b_channel_0                                                                                        |    <0.001 |
|               bid_fifo_0                                                                                              |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                                      |    <0.001 |
|             axi_mc_r_channel_0                                                                                        |     0.006 |
|               rd_data_fifo_0                                                                                          |     0.006 |
|               transaction_fifo_0                                                                                      |    <0.001 |
|             axi_mc_w_channel_0                                                                                        |     0.007 |
|           u_ui_top                                                                                                    |     0.026 |
|             ui_cmd0                                                                                                   |    <0.001 |
|             ui_rd_data0                                                                                               |     0.013 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                                        |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                         |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                      |    <0.001 |
|             ui_wr_data0                                                                                               |     0.012 |
|               pointer_ram.rams[0].RAM32M0                                                                             |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                             |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                   |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                                                  |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                   |    <0.001 |
|     rst_mig_7series_0_200M                                                                                            |    <0.001 |
|       U0                                                                                                              |    <0.001 |
|         EXT_LPF                                                                                                       |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                                  |    <0.001 |
|         SEQ                                                                                                           |    <0.001 |
|           SEQ_COUNTER                                                                                                 |    <0.001 |
|   mdio_mdc_mdio_iobuf                                                                                                 |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------+-----------+


