ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f103xx_CMSIS.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	__NVIC_EnableIRQ:
  24              	.LFB46:
  25              		.file 1 "Drivers/CMSIS/core_cm3.h"
   1:Drivers/CMSIS/core_cm3.h **** /**************************************************************************//**
   2:Drivers/CMSIS/core_cm3.h ****  * @file     core_cm3.h
   3:Drivers/CMSIS/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/core_cm3.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/core_cm3.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
   7:Drivers/CMSIS/core_cm3.h **** /*
   8:Drivers/CMSIS/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/core_cm3.h ****  *
  10:Drivers/CMSIS/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/core_cm3.h ****  *
  12:Drivers/CMSIS/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/core_cm3.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/core_cm3.h ****  *
  16:Drivers/CMSIS/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/core_cm3.h ****  *
  18:Drivers/CMSIS/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/core_cm3.h ****  * limitations under the License.
  23:Drivers/CMSIS/core_cm3.h ****  */
  24:Drivers/CMSIS/core_cm3.h **** 
  25:Drivers/CMSIS/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/core_cm3.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/core_cm3.h **** #endif
  30:Drivers/CMSIS/core_cm3.h **** 
  31:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 2


  34:Drivers/CMSIS/core_cm3.h **** #include <stdint.h>
  35:Drivers/CMSIS/core_cm3.h **** 
  36:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/core_cm3.h ****  extern "C" {
  38:Drivers/CMSIS/core_cm3.h **** #endif
  39:Drivers/CMSIS/core_cm3.h **** 
  40:Drivers/CMSIS/core_cm3.h **** /**
  41:Drivers/CMSIS/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/core_cm3.h **** 
  44:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/core_cm3.h **** 
  47:Drivers/CMSIS/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/core_cm3.h **** 
  50:Drivers/CMSIS/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/core_cm3.h ****  */
  53:Drivers/CMSIS/core_cm3.h **** 
  54:Drivers/CMSIS/core_cm3.h **** 
  55:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
  56:Drivers/CMSIS/core_cm3.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
  58:Drivers/CMSIS/core_cm3.h **** /**
  59:Drivers/CMSIS/core_cm3.h ****   \ingroup Cortex_M3
  60:Drivers/CMSIS/core_cm3.h ****   @{
  61:Drivers/CMSIS/core_cm3.h ****  */
  62:Drivers/CMSIS/core_cm3.h **** 
  63:Drivers/CMSIS/core_cm3.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/core_cm3.h **** 
  65:Drivers/CMSIS/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/core_cm3.h **** 
  71:Drivers/CMSIS/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/core_cm3.h **** 
  73:Drivers/CMSIS/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/core_cm3.h ****     This core does not support an FPU at all
  75:Drivers/CMSIS/core_cm3.h **** */
  76:Drivers/CMSIS/core_cm3.h **** #define __FPU_USED       0U
  77:Drivers/CMSIS/core_cm3.h **** 
  78:Drivers/CMSIS/core_cm3.h **** #if defined ( __CC_ARM )
  79:Drivers/CMSIS/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Drivers/CMSIS/core_cm3.h ****   #endif
  82:Drivers/CMSIS/core_cm3.h **** 
  83:Drivers/CMSIS/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Drivers/CMSIS/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Drivers/CMSIS/core_cm3.h ****   #endif
  87:Drivers/CMSIS/core_cm3.h **** 
  88:Drivers/CMSIS/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Drivers/CMSIS/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 3


  91:Drivers/CMSIS/core_cm3.h ****   #endif
  92:Drivers/CMSIS/core_cm3.h **** 
  93:Drivers/CMSIS/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Drivers/CMSIS/core_cm3.h ****   #if defined __ARMVFP__
  95:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Drivers/CMSIS/core_cm3.h ****   #endif
  97:Drivers/CMSIS/core_cm3.h **** 
  98:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Drivers/CMSIS/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Drivers/CMSIS/core_cm3.h ****   #endif
 102:Drivers/CMSIS/core_cm3.h **** 
 103:Drivers/CMSIS/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Drivers/CMSIS/core_cm3.h ****   #if defined __FPU_VFP__
 105:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Drivers/CMSIS/core_cm3.h ****   #endif
 107:Drivers/CMSIS/core_cm3.h **** 
 108:Drivers/CMSIS/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Drivers/CMSIS/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Drivers/CMSIS/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Drivers/CMSIS/core_cm3.h ****   #endif
 112:Drivers/CMSIS/core_cm3.h **** 
 113:Drivers/CMSIS/core_cm3.h **** #endif
 114:Drivers/CMSIS/core_cm3.h **** 
 115:Drivers/CMSIS/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 116:Drivers/CMSIS/core_cm3.h **** 
 117:Drivers/CMSIS/core_cm3.h **** 
 118:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 119:Drivers/CMSIS/core_cm3.h **** }
 120:Drivers/CMSIS/core_cm3.h **** #endif
 121:Drivers/CMSIS/core_cm3.h **** 
 122:Drivers/CMSIS/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Drivers/CMSIS/core_cm3.h **** 
 124:Drivers/CMSIS/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Drivers/CMSIS/core_cm3.h **** 
 126:Drivers/CMSIS/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Drivers/CMSIS/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Drivers/CMSIS/core_cm3.h **** 
 129:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 130:Drivers/CMSIS/core_cm3.h ****  extern "C" {
 131:Drivers/CMSIS/core_cm3.h **** #endif
 132:Drivers/CMSIS/core_cm3.h **** 
 133:Drivers/CMSIS/core_cm3.h **** /* check device defines and use defaults */
 134:Drivers/CMSIS/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Drivers/CMSIS/core_cm3.h ****   #ifndef __CM3_REV
 136:Drivers/CMSIS/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Drivers/CMSIS/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Drivers/CMSIS/core_cm3.h ****   #endif
 139:Drivers/CMSIS/core_cm3.h **** 
 140:Drivers/CMSIS/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Drivers/CMSIS/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Drivers/CMSIS/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Drivers/CMSIS/core_cm3.h ****   #endif
 144:Drivers/CMSIS/core_cm3.h **** 
 145:Drivers/CMSIS/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Drivers/CMSIS/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Drivers/CMSIS/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 4


 148:Drivers/CMSIS/core_cm3.h ****   #endif
 149:Drivers/CMSIS/core_cm3.h **** 
 150:Drivers/CMSIS/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Drivers/CMSIS/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Drivers/CMSIS/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Drivers/CMSIS/core_cm3.h ****   #endif
 154:Drivers/CMSIS/core_cm3.h **** #endif
 155:Drivers/CMSIS/core_cm3.h **** 
 156:Drivers/CMSIS/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Drivers/CMSIS/core_cm3.h **** /**
 158:Drivers/CMSIS/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Drivers/CMSIS/core_cm3.h **** 
 160:Drivers/CMSIS/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Drivers/CMSIS/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Drivers/CMSIS/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Drivers/CMSIS/core_cm3.h **** */
 164:Drivers/CMSIS/core_cm3.h **** #ifdef __cplusplus
 165:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Drivers/CMSIS/core_cm3.h **** #else
 167:Drivers/CMSIS/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Drivers/CMSIS/core_cm3.h **** #endif
 169:Drivers/CMSIS/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Drivers/CMSIS/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Drivers/CMSIS/core_cm3.h **** 
 172:Drivers/CMSIS/core_cm3.h **** /* following defines should be used for structure members */
 173:Drivers/CMSIS/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Drivers/CMSIS/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Drivers/CMSIS/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Drivers/CMSIS/core_cm3.h **** 
 177:Drivers/CMSIS/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Drivers/CMSIS/core_cm3.h **** 
 179:Drivers/CMSIS/core_cm3.h **** 
 180:Drivers/CMSIS/core_cm3.h **** 
 181:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
 182:Drivers/CMSIS/core_cm3.h ****  *                 Register Abstraction
 183:Drivers/CMSIS/core_cm3.h ****   Core Register contain:
 184:Drivers/CMSIS/core_cm3.h ****   - Core Register
 185:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Register
 186:Drivers/CMSIS/core_cm3.h ****   - Core SCB Register
 187:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Register
 188:Drivers/CMSIS/core_cm3.h ****   - Core Debug Register
 189:Drivers/CMSIS/core_cm3.h ****   - Core MPU Register
 190:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
 191:Drivers/CMSIS/core_cm3.h **** /**
 192:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Drivers/CMSIS/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Drivers/CMSIS/core_cm3.h **** */
 195:Drivers/CMSIS/core_cm3.h **** 
 196:Drivers/CMSIS/core_cm3.h **** /**
 197:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Drivers/CMSIS/core_cm3.h ****   \brief      Core Register type definitions.
 200:Drivers/CMSIS/core_cm3.h ****   @{
 201:Drivers/CMSIS/core_cm3.h ****  */
 202:Drivers/CMSIS/core_cm3.h **** 
 203:Drivers/CMSIS/core_cm3.h **** /**
 204:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 5


 205:Drivers/CMSIS/core_cm3.h ****  */
 206:Drivers/CMSIS/core_cm3.h **** typedef union
 207:Drivers/CMSIS/core_cm3.h **** {
 208:Drivers/CMSIS/core_cm3.h ****   struct
 209:Drivers/CMSIS/core_cm3.h ****   {
 210:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Drivers/CMSIS/core_cm3.h **** } APSR_Type;
 219:Drivers/CMSIS/core_cm3.h **** 
 220:Drivers/CMSIS/core_cm3.h **** /* APSR Register Definitions */
 221:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Drivers/CMSIS/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Drivers/CMSIS/core_cm3.h **** 
 224:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Drivers/CMSIS/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Drivers/CMSIS/core_cm3.h **** 
 227:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Drivers/CMSIS/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Drivers/CMSIS/core_cm3.h **** 
 230:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Drivers/CMSIS/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Drivers/CMSIS/core_cm3.h **** 
 233:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Drivers/CMSIS/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Drivers/CMSIS/core_cm3.h **** 
 236:Drivers/CMSIS/core_cm3.h **** 
 237:Drivers/CMSIS/core_cm3.h **** /**
 238:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Drivers/CMSIS/core_cm3.h ****  */
 240:Drivers/CMSIS/core_cm3.h **** typedef union
 241:Drivers/CMSIS/core_cm3.h **** {
 242:Drivers/CMSIS/core_cm3.h ****   struct
 243:Drivers/CMSIS/core_cm3.h ****   {
 244:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Drivers/CMSIS/core_cm3.h **** } IPSR_Type;
 249:Drivers/CMSIS/core_cm3.h **** 
 250:Drivers/CMSIS/core_cm3.h **** /* IPSR Register Definitions */
 251:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Drivers/CMSIS/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Drivers/CMSIS/core_cm3.h **** 
 254:Drivers/CMSIS/core_cm3.h **** 
 255:Drivers/CMSIS/core_cm3.h **** /**
 256:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Drivers/CMSIS/core_cm3.h ****  */
 258:Drivers/CMSIS/core_cm3.h **** typedef union
 259:Drivers/CMSIS/core_cm3.h **** {
 260:Drivers/CMSIS/core_cm3.h ****   struct
 261:Drivers/CMSIS/core_cm3.h ****   {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 6


 262:Drivers/CMSIS/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Drivers/CMSIS/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Drivers/CMSIS/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Drivers/CMSIS/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Drivers/CMSIS/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Drivers/CMSIS/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Drivers/CMSIS/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Drivers/CMSIS/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Drivers/CMSIS/core_cm3.h **** } xPSR_Type;
 276:Drivers/CMSIS/core_cm3.h **** 
 277:Drivers/CMSIS/core_cm3.h **** /* xPSR Register Definitions */
 278:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Drivers/CMSIS/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Drivers/CMSIS/core_cm3.h **** 
 281:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Drivers/CMSIS/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Drivers/CMSIS/core_cm3.h **** 
 284:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Drivers/CMSIS/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Drivers/CMSIS/core_cm3.h **** 
 287:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Drivers/CMSIS/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Drivers/CMSIS/core_cm3.h **** 
 290:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Drivers/CMSIS/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Drivers/CMSIS/core_cm3.h **** 
 293:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Drivers/CMSIS/core_cm3.h **** 
 296:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Drivers/CMSIS/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Drivers/CMSIS/core_cm3.h **** 
 299:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Drivers/CMSIS/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Drivers/CMSIS/core_cm3.h **** 
 302:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Drivers/CMSIS/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Drivers/CMSIS/core_cm3.h **** 
 305:Drivers/CMSIS/core_cm3.h **** 
 306:Drivers/CMSIS/core_cm3.h **** /**
 307:Drivers/CMSIS/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Drivers/CMSIS/core_cm3.h ****  */
 309:Drivers/CMSIS/core_cm3.h **** typedef union
 310:Drivers/CMSIS/core_cm3.h **** {
 311:Drivers/CMSIS/core_cm3.h ****   struct
 312:Drivers/CMSIS/core_cm3.h ****   {
 313:Drivers/CMSIS/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Drivers/CMSIS/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Drivers/CMSIS/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Drivers/CMSIS/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Drivers/CMSIS/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Drivers/CMSIS/core_cm3.h **** } CONTROL_Type;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 7


 319:Drivers/CMSIS/core_cm3.h **** 
 320:Drivers/CMSIS/core_cm3.h **** /* CONTROL Register Definitions */
 321:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Drivers/CMSIS/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Drivers/CMSIS/core_cm3.h **** 
 324:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Drivers/CMSIS/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Drivers/CMSIS/core_cm3.h **** 
 327:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Drivers/CMSIS/core_cm3.h **** 
 329:Drivers/CMSIS/core_cm3.h **** 
 330:Drivers/CMSIS/core_cm3.h **** /**
 331:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Drivers/CMSIS/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Drivers/CMSIS/core_cm3.h ****   @{
 335:Drivers/CMSIS/core_cm3.h ****  */
 336:Drivers/CMSIS/core_cm3.h **** 
 337:Drivers/CMSIS/core_cm3.h **** /**
 338:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Drivers/CMSIS/core_cm3.h ****  */
 340:Drivers/CMSIS/core_cm3.h **** typedef struct
 341:Drivers/CMSIS/core_cm3.h **** {
 342:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[24U];
 344:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Drivers/CMSIS/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Drivers/CMSIS/core_cm3.h **** }  NVIC_Type;
 356:Drivers/CMSIS/core_cm3.h **** 
 357:Drivers/CMSIS/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Drivers/CMSIS/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Drivers/CMSIS/core_cm3.h **** 
 361:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Drivers/CMSIS/core_cm3.h **** 
 363:Drivers/CMSIS/core_cm3.h **** 
 364:Drivers/CMSIS/core_cm3.h **** /**
 365:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Drivers/CMSIS/core_cm3.h ****   @{
 369:Drivers/CMSIS/core_cm3.h ****  */
 370:Drivers/CMSIS/core_cm3.h **** 
 371:Drivers/CMSIS/core_cm3.h **** /**
 372:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Drivers/CMSIS/core_cm3.h ****  */
 374:Drivers/CMSIS/core_cm3.h **** typedef struct
 375:Drivers/CMSIS/core_cm3.h **** {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 8


 376:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Drivers/CMSIS/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Drivers/CMSIS/core_cm3.h **** } SCB_Type;
 398:Drivers/CMSIS/core_cm3.h **** 
 399:Drivers/CMSIS/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 401:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Drivers/CMSIS/core_cm3.h **** 
 403:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Drivers/CMSIS/core_cm3.h **** 
 406:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Drivers/CMSIS/core_cm3.h **** 
 409:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Drivers/CMSIS/core_cm3.h **** 
 412:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Drivers/CMSIS/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Drivers/CMSIS/core_cm3.h **** 
 415:Drivers/CMSIS/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Drivers/CMSIS/core_cm3.h **** 
 419:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Drivers/CMSIS/core_cm3.h **** 
 422:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Drivers/CMSIS/core_cm3.h **** 
 425:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Drivers/CMSIS/core_cm3.h **** 
 428:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Drivers/CMSIS/core_cm3.h **** 
 431:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 9


 433:Drivers/CMSIS/core_cm3.h **** 
 434:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Drivers/CMSIS/core_cm3.h **** 
 437:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Drivers/CMSIS/core_cm3.h **** 
 440:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Drivers/CMSIS/core_cm3.h **** 
 443:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Drivers/CMSIS/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Drivers/CMSIS/core_cm3.h **** 
 446:Drivers/CMSIS/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Drivers/CMSIS/core_cm3.h **** 
 451:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Drivers/CMSIS/core_cm3.h **** #else
 454:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Drivers/CMSIS/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Drivers/CMSIS/core_cm3.h **** #endif
 457:Drivers/CMSIS/core_cm3.h **** 
 458:Drivers/CMSIS/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Drivers/CMSIS/core_cm3.h **** 
 462:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Drivers/CMSIS/core_cm3.h **** 
 465:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Drivers/CMSIS/core_cm3.h **** 
 468:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Drivers/CMSIS/core_cm3.h **** 
 471:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Drivers/CMSIS/core_cm3.h **** 
 474:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Drivers/CMSIS/core_cm3.h **** 
 477:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Drivers/CMSIS/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Drivers/CMSIS/core_cm3.h **** 
 480:Drivers/CMSIS/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Drivers/CMSIS/core_cm3.h **** 
 484:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Drivers/CMSIS/core_cm3.h **** 
 487:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Drivers/CMSIS/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 10


 490:Drivers/CMSIS/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Drivers/CMSIS/core_cm3.h **** 
 494:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Drivers/CMSIS/core_cm3.h **** 
 497:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Drivers/CMSIS/core_cm3.h **** 
 500:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Drivers/CMSIS/core_cm3.h **** 
 503:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Drivers/CMSIS/core_cm3.h **** 
 506:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Drivers/CMSIS/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Drivers/CMSIS/core_cm3.h **** 
 509:Drivers/CMSIS/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Drivers/CMSIS/core_cm3.h **** 
 513:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 515:Drivers/CMSIS/core_cm3.h **** 
 516:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Drivers/CMSIS/core_cm3.h **** 
 519:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Drivers/CMSIS/core_cm3.h **** 
 522:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Drivers/CMSIS/core_cm3.h **** 
 525:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Drivers/CMSIS/core_cm3.h **** 
 528:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Drivers/CMSIS/core_cm3.h **** 
 531:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Drivers/CMSIS/core_cm3.h **** 
 534:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Drivers/CMSIS/core_cm3.h **** 
 537:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Drivers/CMSIS/core_cm3.h **** 
 540:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Drivers/CMSIS/core_cm3.h **** 
 543:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Drivers/CMSIS/core_cm3.h **** 
 546:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 11


 547:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Drivers/CMSIS/core_cm3.h **** 
 549:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Drivers/CMSIS/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Drivers/CMSIS/core_cm3.h **** 
 552:Drivers/CMSIS/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Drivers/CMSIS/core_cm3.h **** 
 556:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Drivers/CMSIS/core_cm3.h **** 
 559:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Drivers/CMSIS/core_cm3.h **** 
 562:Drivers/CMSIS/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Drivers/CMSIS/core_cm3.h **** 
 566:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Drivers/CMSIS/core_cm3.h **** 
 569:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Drivers/CMSIS/core_cm3.h **** 
 572:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Drivers/CMSIS/core_cm3.h **** 
 575:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Drivers/CMSIS/core_cm3.h **** 
 578:Drivers/CMSIS/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Drivers/CMSIS/core_cm3.h **** 
 582:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Drivers/CMSIS/core_cm3.h **** 
 585:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Drivers/CMSIS/core_cm3.h **** 
 588:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Drivers/CMSIS/core_cm3.h **** 
 591:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Drivers/CMSIS/core_cm3.h **** 
 594:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Drivers/CMSIS/core_cm3.h **** 
 597:Drivers/CMSIS/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Drivers/CMSIS/core_cm3.h **** 
 601:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 12


 604:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Drivers/CMSIS/core_cm3.h **** 
 607:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Drivers/CMSIS/core_cm3.h **** 
 610:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Drivers/CMSIS/core_cm3.h **** 
 613:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Drivers/CMSIS/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Drivers/CMSIS/core_cm3.h **** 
 616:Drivers/CMSIS/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Drivers/CMSIS/core_cm3.h **** 
 620:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Drivers/CMSIS/core_cm3.h **** 
 623:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Drivers/CMSIS/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Drivers/CMSIS/core_cm3.h **** 
 626:Drivers/CMSIS/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 629:Drivers/CMSIS/core_cm3.h **** 
 630:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Drivers/CMSIS/core_cm3.h **** 
 633:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Drivers/CMSIS/core_cm3.h **** 
 636:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Drivers/CMSIS/core_cm3.h **** 
 639:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Drivers/CMSIS/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Drivers/CMSIS/core_cm3.h **** 
 642:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Drivers/CMSIS/core_cm3.h **** 
 644:Drivers/CMSIS/core_cm3.h **** 
 645:Drivers/CMSIS/core_cm3.h **** /**
 646:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Drivers/CMSIS/core_cm3.h ****   @{
 650:Drivers/CMSIS/core_cm3.h ****  */
 651:Drivers/CMSIS/core_cm3.h **** 
 652:Drivers/CMSIS/core_cm3.h **** /**
 653:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Drivers/CMSIS/core_cm3.h ****  */
 655:Drivers/CMSIS/core_cm3.h **** typedef struct
 656:Drivers/CMSIS/core_cm3.h **** {
 657:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Drivers/CMSIS/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 13


 661:Drivers/CMSIS/core_cm3.h **** #else
 662:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Drivers/CMSIS/core_cm3.h **** #endif
 664:Drivers/CMSIS/core_cm3.h **** } SCnSCB_Type;
 665:Drivers/CMSIS/core_cm3.h **** 
 666:Drivers/CMSIS/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Drivers/CMSIS/core_cm3.h **** 
 670:Drivers/CMSIS/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Drivers/CMSIS/core_cm3.h **** 
 672:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Drivers/CMSIS/core_cm3.h **** 
 675:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Drivers/CMSIS/core_cm3.h **** 
 678:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Drivers/CMSIS/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Drivers/CMSIS/core_cm3.h **** 
 681:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Drivers/CMSIS/core_cm3.h **** 
 683:Drivers/CMSIS/core_cm3.h **** 
 684:Drivers/CMSIS/core_cm3.h **** /**
 685:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 686:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Drivers/CMSIS/core_cm3.h ****   @{
 689:Drivers/CMSIS/core_cm3.h ****  */
 690:Drivers/CMSIS/core_cm3.h **** 
 691:Drivers/CMSIS/core_cm3.h **** /**
 692:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Drivers/CMSIS/core_cm3.h ****  */
 694:Drivers/CMSIS/core_cm3.h **** typedef struct
 695:Drivers/CMSIS/core_cm3.h **** {
 696:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Drivers/CMSIS/core_cm3.h **** } SysTick_Type;
 701:Drivers/CMSIS/core_cm3.h **** 
 702:Drivers/CMSIS/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Drivers/CMSIS/core_cm3.h **** 
 706:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Drivers/CMSIS/core_cm3.h **** 
 709:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Drivers/CMSIS/core_cm3.h **** 
 712:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Drivers/CMSIS/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Drivers/CMSIS/core_cm3.h **** 
 715:Drivers/CMSIS/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Drivers/CMSIS/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 14


 718:Drivers/CMSIS/core_cm3.h **** 
 719:Drivers/CMSIS/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Drivers/CMSIS/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Drivers/CMSIS/core_cm3.h **** 
 723:Drivers/CMSIS/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Drivers/CMSIS/core_cm3.h **** 
 727:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Drivers/CMSIS/core_cm3.h **** 
 730:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Drivers/CMSIS/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Drivers/CMSIS/core_cm3.h **** 
 733:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Drivers/CMSIS/core_cm3.h **** 
 735:Drivers/CMSIS/core_cm3.h **** 
 736:Drivers/CMSIS/core_cm3.h **** /**
 737:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Drivers/CMSIS/core_cm3.h ****   @{
 741:Drivers/CMSIS/core_cm3.h ****  */
 742:Drivers/CMSIS/core_cm3.h **** 
 743:Drivers/CMSIS/core_cm3.h **** /**
 744:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Drivers/CMSIS/core_cm3.h ****  */
 746:Drivers/CMSIS/core_cm3.h **** typedef struct
 747:Drivers/CMSIS/core_cm3.h **** {
 748:Drivers/CMSIS/core_cm3.h ****   __OM  union
 749:Drivers/CMSIS/core_cm3.h ****   {
 750:Drivers/CMSIS/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Drivers/CMSIS/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Drivers/CMSIS/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Drivers/CMSIS/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 15


 775:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Drivers/CMSIS/core_cm3.h **** } ITM_Type;
 781:Drivers/CMSIS/core_cm3.h **** 
 782:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Drivers/CMSIS/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Drivers/CMSIS/core_cm3.h **** 
 786:Drivers/CMSIS/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Drivers/CMSIS/core_cm3.h **** 
 790:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Drivers/CMSIS/core_cm3.h **** 
 793:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Drivers/CMSIS/core_cm3.h **** 
 796:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Drivers/CMSIS/core_cm3.h **** 
 799:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 800:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Drivers/CMSIS/core_cm3.h **** 
 802:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Drivers/CMSIS/core_cm3.h **** 
 805:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Drivers/CMSIS/core_cm3.h **** 
 808:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Drivers/CMSIS/core_cm3.h **** 
 811:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Drivers/CMSIS/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Drivers/CMSIS/core_cm3.h **** 
 814:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Drivers/CMSIS/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Drivers/CMSIS/core_cm3.h **** 
 818:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Drivers/CMSIS/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Drivers/CMSIS/core_cm3.h **** 
 822:Drivers/CMSIS/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Drivers/CMSIS/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Drivers/CMSIS/core_cm3.h **** 
 826:Drivers/CMSIS/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Drivers/CMSIS/core_cm3.h **** 
 830:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 16


 832:Drivers/CMSIS/core_cm3.h **** 
 833:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Drivers/CMSIS/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Drivers/CMSIS/core_cm3.h **** 
 836:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Drivers/CMSIS/core_cm3.h **** 
 838:Drivers/CMSIS/core_cm3.h **** 
 839:Drivers/CMSIS/core_cm3.h **** /**
 840:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Drivers/CMSIS/core_cm3.h ****   @{
 844:Drivers/CMSIS/core_cm3.h ****  */
 845:Drivers/CMSIS/core_cm3.h **** 
 846:Drivers/CMSIS/core_cm3.h **** /**
 847:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Drivers/CMSIS/core_cm3.h ****  */
 849:Drivers/CMSIS/core_cm3.h **** typedef struct
 850:Drivers/CMSIS/core_cm3.h **** {
 851:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 857:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Drivers/CMSIS/core_cm3.h **** } DWT_Type;
 875:Drivers/CMSIS/core_cm3.h **** 
 876:Drivers/CMSIS/core_cm3.h **** /* DWT Control Register Definitions */
 877:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Drivers/CMSIS/core_cm3.h **** 
 880:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Drivers/CMSIS/core_cm3.h **** 
 883:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Drivers/CMSIS/core_cm3.h **** 
 886:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 17


 889:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Drivers/CMSIS/core_cm3.h **** 
 892:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Drivers/CMSIS/core_cm3.h **** 
 895:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Drivers/CMSIS/core_cm3.h **** 
 898:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Drivers/CMSIS/core_cm3.h **** 
 901:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Drivers/CMSIS/core_cm3.h **** 
 904:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Drivers/CMSIS/core_cm3.h **** 
 907:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Drivers/CMSIS/core_cm3.h **** 
 910:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Drivers/CMSIS/core_cm3.h **** 
 913:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 914:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Drivers/CMSIS/core_cm3.h **** 
 916:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Drivers/CMSIS/core_cm3.h **** 
 919:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Drivers/CMSIS/core_cm3.h **** 
 922:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Drivers/CMSIS/core_cm3.h **** 
 925:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Drivers/CMSIS/core_cm3.h **** 
 928:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Drivers/CMSIS/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Drivers/CMSIS/core_cm3.h **** 
 931:Drivers/CMSIS/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Drivers/CMSIS/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Drivers/CMSIS/core_cm3.h **** 
 935:Drivers/CMSIS/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Drivers/CMSIS/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Drivers/CMSIS/core_cm3.h **** 
 939:Drivers/CMSIS/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Drivers/CMSIS/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Drivers/CMSIS/core_cm3.h **** 
 943:Drivers/CMSIS/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Drivers/CMSIS/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 18


 946:Drivers/CMSIS/core_cm3.h **** 
 947:Drivers/CMSIS/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Drivers/CMSIS/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Drivers/CMSIS/core_cm3.h **** 
 951:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Drivers/CMSIS/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Drivers/CMSIS/core_cm3.h **** 
 955:Drivers/CMSIS/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Drivers/CMSIS/core_cm3.h **** 
 959:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Drivers/CMSIS/core_cm3.h **** 
 962:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Drivers/CMSIS/core_cm3.h **** 
 965:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Drivers/CMSIS/core_cm3.h **** 
 968:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Drivers/CMSIS/core_cm3.h **** 
 971:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Drivers/CMSIS/core_cm3.h **** 
 974:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Drivers/CMSIS/core_cm3.h **** 
 977:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Drivers/CMSIS/core_cm3.h **** 
 980:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Drivers/CMSIS/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Drivers/CMSIS/core_cm3.h **** 
 983:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Drivers/CMSIS/core_cm3.h **** 
 985:Drivers/CMSIS/core_cm3.h **** 
 986:Drivers/CMSIS/core_cm3.h **** /**
 987:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Drivers/CMSIS/core_cm3.h ****   @{
 991:Drivers/CMSIS/core_cm3.h ****  */
 992:Drivers/CMSIS/core_cm3.h **** 
 993:Drivers/CMSIS/core_cm3.h **** /**
 994:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Drivers/CMSIS/core_cm3.h ****  */
 996:Drivers/CMSIS/core_cm3.h **** typedef struct
 997:Drivers/CMSIS/core_cm3.h **** {
 998:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 19


1003:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Drivers/CMSIS/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Drivers/CMSIS/core_cm3.h **** } TPI_Type;
1023:Drivers/CMSIS/core_cm3.h **** 
1024:Drivers/CMSIS/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Drivers/CMSIS/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Drivers/CMSIS/core_cm3.h **** 
1028:Drivers/CMSIS/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Drivers/CMSIS/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Drivers/CMSIS/core_cm3.h **** 
1032:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Drivers/CMSIS/core_cm3.h **** 
1036:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Drivers/CMSIS/core_cm3.h **** 
1039:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Drivers/CMSIS/core_cm3.h **** 
1042:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Drivers/CMSIS/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Drivers/CMSIS/core_cm3.h **** 
1045:Drivers/CMSIS/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Drivers/CMSIS/core_cm3.h **** 
1049:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Drivers/CMSIS/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Drivers/CMSIS/core_cm3.h **** 
1052:Drivers/CMSIS/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Drivers/CMSIS/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Drivers/CMSIS/core_cm3.h **** 
1056:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 20


1060:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Drivers/CMSIS/core_cm3.h **** 
1063:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Drivers/CMSIS/core_cm3.h **** 
1066:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Drivers/CMSIS/core_cm3.h **** 
1069:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Drivers/CMSIS/core_cm3.h **** 
1072:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Drivers/CMSIS/core_cm3.h **** 
1075:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Drivers/CMSIS/core_cm3.h **** 
1078:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Drivers/CMSIS/core_cm3.h **** 
1082:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Drivers/CMSIS/core_cm3.h **** 
1085:Drivers/CMSIS/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Drivers/CMSIS/core_cm3.h **** 
1089:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Drivers/CMSIS/core_cm3.h **** 
1092:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Drivers/CMSIS/core_cm3.h **** 
1095:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Drivers/CMSIS/core_cm3.h **** 
1098:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Drivers/CMSIS/core_cm3.h **** 
1101:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Drivers/CMSIS/core_cm3.h **** 
1104:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Drivers/CMSIS/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Drivers/CMSIS/core_cm3.h **** 
1107:Drivers/CMSIS/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Drivers/CMSIS/core_cm3.h **** 
1111:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Drivers/CMSIS/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Drivers/CMSIS/core_cm3.h **** 
1114:Drivers/CMSIS/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Drivers/CMSIS/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 21


1117:Drivers/CMSIS/core_cm3.h **** 
1118:Drivers/CMSIS/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Drivers/CMSIS/core_cm3.h **** 
1122:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Drivers/CMSIS/core_cm3.h **** 
1125:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Drivers/CMSIS/core_cm3.h **** 
1128:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Drivers/CMSIS/core_cm3.h **** 
1131:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Drivers/CMSIS/core_cm3.h **** 
1134:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Drivers/CMSIS/core_cm3.h **** 
1137:Drivers/CMSIS/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Drivers/CMSIS/core_cm3.h **** 
1141:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1142:Drivers/CMSIS/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Drivers/CMSIS/core_cm3.h **** 
1144:Drivers/CMSIS/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Drivers/CMSIS/core_cm3.h **** 
1146:Drivers/CMSIS/core_cm3.h **** 
1147:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Drivers/CMSIS/core_cm3.h **** /**
1149:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Drivers/CMSIS/core_cm3.h ****   @{
1153:Drivers/CMSIS/core_cm3.h ****  */
1154:Drivers/CMSIS/core_cm3.h **** 
1155:Drivers/CMSIS/core_cm3.h **** /**
1156:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Drivers/CMSIS/core_cm3.h ****  */
1158:Drivers/CMSIS/core_cm3.h **** typedef struct
1159:Drivers/CMSIS/core_cm3.h **** {
1160:Drivers/CMSIS/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Drivers/CMSIS/core_cm3.h **** } MPU_Type;
1172:Drivers/CMSIS/core_cm3.h **** 
1173:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 22


1174:Drivers/CMSIS/core_cm3.h **** 
1175:Drivers/CMSIS/core_cm3.h **** /* MPU Type Register Definitions */
1176:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Drivers/CMSIS/core_cm3.h **** 
1179:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Drivers/CMSIS/core_cm3.h **** 
1182:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Drivers/CMSIS/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Drivers/CMSIS/core_cm3.h **** 
1185:Drivers/CMSIS/core_cm3.h **** /* MPU Control Register Definitions */
1186:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Drivers/CMSIS/core_cm3.h **** 
1189:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Drivers/CMSIS/core_cm3.h **** 
1192:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Drivers/CMSIS/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Drivers/CMSIS/core_cm3.h **** 
1195:Drivers/CMSIS/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Drivers/CMSIS/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Drivers/CMSIS/core_cm3.h **** 
1199:Drivers/CMSIS/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Drivers/CMSIS/core_cm3.h **** 
1203:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Drivers/CMSIS/core_cm3.h **** 
1206:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Drivers/CMSIS/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Drivers/CMSIS/core_cm3.h **** 
1209:Drivers/CMSIS/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Drivers/CMSIS/core_cm3.h **** 
1213:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Drivers/CMSIS/core_cm3.h **** 
1216:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Drivers/CMSIS/core_cm3.h **** 
1219:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Drivers/CMSIS/core_cm3.h **** 
1222:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Drivers/CMSIS/core_cm3.h **** 
1225:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Drivers/CMSIS/core_cm3.h **** 
1228:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Drivers/CMSIS/core_cm3.h **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 23


1231:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Drivers/CMSIS/core_cm3.h **** 
1234:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Drivers/CMSIS/core_cm3.h **** 
1237:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Drivers/CMSIS/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Drivers/CMSIS/core_cm3.h **** 
1240:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Drivers/CMSIS/core_cm3.h **** #endif
1242:Drivers/CMSIS/core_cm3.h **** 
1243:Drivers/CMSIS/core_cm3.h **** 
1244:Drivers/CMSIS/core_cm3.h **** /**
1245:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Drivers/CMSIS/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Drivers/CMSIS/core_cm3.h ****   @{
1249:Drivers/CMSIS/core_cm3.h ****  */
1250:Drivers/CMSIS/core_cm3.h **** 
1251:Drivers/CMSIS/core_cm3.h **** /**
1252:Drivers/CMSIS/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Drivers/CMSIS/core_cm3.h ****  */
1254:Drivers/CMSIS/core_cm3.h **** typedef struct
1255:Drivers/CMSIS/core_cm3.h **** {
1256:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Drivers/CMSIS/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Drivers/CMSIS/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Drivers/CMSIS/core_cm3.h **** } CoreDebug_Type;
1261:Drivers/CMSIS/core_cm3.h **** 
1262:Drivers/CMSIS/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Drivers/CMSIS/core_cm3.h **** 
1266:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Drivers/CMSIS/core_cm3.h **** 
1269:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Drivers/CMSIS/core_cm3.h **** 
1272:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Drivers/CMSIS/core_cm3.h **** 
1275:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Drivers/CMSIS/core_cm3.h **** 
1278:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Drivers/CMSIS/core_cm3.h **** 
1281:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Drivers/CMSIS/core_cm3.h **** 
1284:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Drivers/CMSIS/core_cm3.h **** 
1287:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 24


1288:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Drivers/CMSIS/core_cm3.h **** 
1290:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Drivers/CMSIS/core_cm3.h **** 
1293:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Drivers/CMSIS/core_cm3.h **** 
1296:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Drivers/CMSIS/core_cm3.h **** 
1299:Drivers/CMSIS/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Drivers/CMSIS/core_cm3.h **** 
1303:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Drivers/CMSIS/core_cm3.h **** 
1306:Drivers/CMSIS/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Drivers/CMSIS/core_cm3.h **** 
1310:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Drivers/CMSIS/core_cm3.h **** 
1313:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Drivers/CMSIS/core_cm3.h **** 
1316:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Drivers/CMSIS/core_cm3.h **** 
1319:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Drivers/CMSIS/core_cm3.h **** 
1322:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Drivers/CMSIS/core_cm3.h **** 
1325:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Drivers/CMSIS/core_cm3.h **** 
1328:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Drivers/CMSIS/core_cm3.h **** 
1331:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Drivers/CMSIS/core_cm3.h **** 
1334:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Drivers/CMSIS/core_cm3.h **** 
1337:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Drivers/CMSIS/core_cm3.h **** 
1340:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Drivers/CMSIS/core_cm3.h **** 
1343:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 25


1345:Drivers/CMSIS/core_cm3.h **** 
1346:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Drivers/CMSIS/core_cm3.h **** 
1348:Drivers/CMSIS/core_cm3.h **** 
1349:Drivers/CMSIS/core_cm3.h **** /**
1350:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Drivers/CMSIS/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Drivers/CMSIS/core_cm3.h ****   @{
1354:Drivers/CMSIS/core_cm3.h ****  */
1355:Drivers/CMSIS/core_cm3.h **** 
1356:Drivers/CMSIS/core_cm3.h **** /**
1357:Drivers/CMSIS/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted value.
1361:Drivers/CMSIS/core_cm3.h **** */
1362:Drivers/CMSIS/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Drivers/CMSIS/core_cm3.h **** 
1364:Drivers/CMSIS/core_cm3.h **** /**
1365:Drivers/CMSIS/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Drivers/CMSIS/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Drivers/CMSIS/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Drivers/CMSIS/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Drivers/CMSIS/core_cm3.h **** */
1370:Drivers/CMSIS/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Drivers/CMSIS/core_cm3.h **** 
1372:Drivers/CMSIS/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Drivers/CMSIS/core_cm3.h **** 
1374:Drivers/CMSIS/core_cm3.h **** 
1375:Drivers/CMSIS/core_cm3.h **** /**
1376:Drivers/CMSIS/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Drivers/CMSIS/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Drivers/CMSIS/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Drivers/CMSIS/core_cm3.h ****   @{
1380:Drivers/CMSIS/core_cm3.h ****  */
1381:Drivers/CMSIS/core_cm3.h **** 
1382:Drivers/CMSIS/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Drivers/CMSIS/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Drivers/CMSIS/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Drivers/CMSIS/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Drivers/CMSIS/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Drivers/CMSIS/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Drivers/CMSIS/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Drivers/CMSIS/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Drivers/CMSIS/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Drivers/CMSIS/core_cm3.h **** 
1392:Drivers/CMSIS/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Drivers/CMSIS/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Drivers/CMSIS/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Drivers/CMSIS/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Drivers/CMSIS/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Drivers/CMSIS/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Drivers/CMSIS/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Drivers/CMSIS/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Drivers/CMSIS/core_cm3.h **** 
1401:Drivers/CMSIS/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 26


1402:Drivers/CMSIS/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Drivers/CMSIS/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Drivers/CMSIS/core_cm3.h **** #endif
1405:Drivers/CMSIS/core_cm3.h **** 
1406:Drivers/CMSIS/core_cm3.h **** /*@} */
1407:Drivers/CMSIS/core_cm3.h **** 
1408:Drivers/CMSIS/core_cm3.h **** 
1409:Drivers/CMSIS/core_cm3.h **** 
1410:Drivers/CMSIS/core_cm3.h **** /*******************************************************************************
1411:Drivers/CMSIS/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Drivers/CMSIS/core_cm3.h ****   Core Function Interface contains:
1413:Drivers/CMSIS/core_cm3.h ****   - Core NVIC Functions
1414:Drivers/CMSIS/core_cm3.h ****   - Core SysTick Functions
1415:Drivers/CMSIS/core_cm3.h ****   - Core Debug Functions
1416:Drivers/CMSIS/core_cm3.h ****   - Core Register Access Functions
1417:Drivers/CMSIS/core_cm3.h ****  ******************************************************************************/
1418:Drivers/CMSIS/core_cm3.h **** /**
1419:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Drivers/CMSIS/core_cm3.h **** */
1421:Drivers/CMSIS/core_cm3.h **** 
1422:Drivers/CMSIS/core_cm3.h **** 
1423:Drivers/CMSIS/core_cm3.h **** 
1424:Drivers/CMSIS/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Drivers/CMSIS/core_cm3.h **** /**
1426:Drivers/CMSIS/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1427:Drivers/CMSIS/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Drivers/CMSIS/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Drivers/CMSIS/core_cm3.h ****   @{
1430:Drivers/CMSIS/core_cm3.h ****  */
1431:Drivers/CMSIS/core_cm3.h **** 
1432:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Drivers/CMSIS/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Drivers/CMSIS/core_cm3.h ****   #endif
1436:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Drivers/CMSIS/core_cm3.h **** #else
1438:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Drivers/CMSIS/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Drivers/CMSIS/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Drivers/CMSIS/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Drivers/CMSIS/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Drivers/CMSIS/core_cm3.h **** 
1452:Drivers/CMSIS/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Drivers/CMSIS/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Drivers/CMSIS/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Drivers/CMSIS/core_cm3.h ****   #endif
1456:Drivers/CMSIS/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Drivers/CMSIS/core_cm3.h **** #else
1458:Drivers/CMSIS/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 27


1459:Drivers/CMSIS/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Drivers/CMSIS/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Drivers/CMSIS/core_cm3.h **** 
1462:Drivers/CMSIS/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Drivers/CMSIS/core_cm3.h **** 
1464:Drivers/CMSIS/core_cm3.h **** 
1465:Drivers/CMSIS/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Drivers/CMSIS/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Drivers/CMSIS/core_cm3.h **** 
1470:Drivers/CMSIS/core_cm3.h **** 
1471:Drivers/CMSIS/core_cm3.h **** /**
1472:Drivers/CMSIS/core_cm3.h ****   \brief   Set Priority Grouping
1473:Drivers/CMSIS/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Drivers/CMSIS/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Drivers/CMSIS/core_cm3.h ****            Only values from 0..7 are used.
1476:Drivers/CMSIS/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Drivers/CMSIS/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Drivers/CMSIS/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Drivers/CMSIS/core_cm3.h ****  */
1480:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Drivers/CMSIS/core_cm3.h **** {
1482:Drivers/CMSIS/core_cm3.h ****   uint32_t reg_value;
1483:Drivers/CMSIS/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1484:Drivers/CMSIS/core_cm3.h **** 
1485:Drivers/CMSIS/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Drivers/CMSIS/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Drivers/CMSIS/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Drivers/CMSIS/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Drivers/CMSIS/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Drivers/CMSIS/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Drivers/CMSIS/core_cm3.h **** }
1492:Drivers/CMSIS/core_cm3.h **** 
1493:Drivers/CMSIS/core_cm3.h **** 
1494:Drivers/CMSIS/core_cm3.h **** /**
1495:Drivers/CMSIS/core_cm3.h ****   \brief   Get Priority Grouping
1496:Drivers/CMSIS/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Drivers/CMSIS/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Drivers/CMSIS/core_cm3.h ****  */
1499:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Drivers/CMSIS/core_cm3.h **** {
1501:Drivers/CMSIS/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Drivers/CMSIS/core_cm3.h **** }
1503:Drivers/CMSIS/core_cm3.h **** 
1504:Drivers/CMSIS/core_cm3.h **** 
1505:Drivers/CMSIS/core_cm3.h **** /**
1506:Drivers/CMSIS/core_cm3.h ****   \brief   Enable Interrupt
1507:Drivers/CMSIS/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Drivers/CMSIS/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Drivers/CMSIS/core_cm3.h ****   \note    IRQn must not be negative.
1510:Drivers/CMSIS/core_cm3.h ****  */
1511:Drivers/CMSIS/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Drivers/CMSIS/core_cm3.h **** {
  26              		.loc 1 1512 1
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 28


  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1513:Drivers/CMSIS/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
  40              		.loc 1 1513 6
  41 000a 97F90730 		ldrsb	r3, [r7, #7]
  42 000e 002B     		cmp	r3, #0
  43 0010 0BDB     		blt	.L3
1514:Drivers/CMSIS/core_cm3.h ****   {
1515:Drivers/CMSIS/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  44              		.loc 1 1515 81
  45 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  46 0014 03F01F02 		and	r2, r3, #31
  47              		.loc 1 1515 9
  48 0018 0649     		ldr	r1, .L4
  49              		.loc 1 1515 18
  50 001a 97F90730 		ldrsb	r3, [r7, #7]
  51              		.loc 1 1515 34
  52 001e 5B09     		lsrs	r3, r3, #5
  53              		.loc 1 1515 45
  54 0020 0120     		movs	r0, #1
  55 0022 00FA02F2 		lsl	r2, r0, r2
  56              		.loc 1 1515 43
  57 0026 41F82320 		str	r2, [r1, r3, lsl #2]
  58              	.L3:
1516:Drivers/CMSIS/core_cm3.h ****   }
1517:Drivers/CMSIS/core_cm3.h **** }
  59              		.loc 1 1517 1
  60 002a 00BF     		nop
  61 002c 0C37     		adds	r7, r7, #12
  62              		.cfi_def_cfa_offset 4
  63 002e BD46     		mov	sp, r7
  64              		.cfi_def_cfa_register 13
  65              		@ sp needed
  66 0030 80BC     		pop	{r7}
  67              		.cfi_restore 7
  68              		.cfi_def_cfa_offset 0
  69 0032 7047     		bx	lr
  70              	.L5:
  71              		.align	2
  72              	.L4:
  73 0034 00E100E0 		.word	-536813312
  74              		.cfi_endproc
  75              	.LFE46:
  77              		.section	.text.CMSIS_Debug_init,"ax",%progbits
  78              		.align	1
  79              		.global	CMSIS_Debug_init
  80              		.syntax unified
  81              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 29


  82              		.thumb_func
  84              	CMSIS_Debug_init:
  85              	.LFB68:
  86              		.file 2 "Core/Src/stm32f103xx_CMSIS.c"
   1:Core/Src/stm32f103xx_CMSIS.c **** /**
   2:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
   3:Core/Src/stm32f103xx_CMSIS.c ****  *  @file stm32f103xx_CMSIS.c
   4:Core/Src/stm32f103xx_CMSIS.c ****  *  @brief CMSIS    STM32F103C8T6
   5:Core/Src/stm32f103xx_CMSIS.c ****  *  @author  
   6:Core/Src/stm32f103xx_CMSIS.c ****  *  @date 17.07.2022
   7:Core/Src/stm32f103xx_CMSIS.c ****  *
   8:Core/Src/stm32f103xx_CMSIS.c ****   ******************************************************************************
   9:Core/Src/stm32f103xx_CMSIS.c ****  * @attention
  10:Core/Src/stm32f103xx_CMSIS.c ****  *
  11:Core/Src/stm32f103xx_CMSIS.c ****  *       CMSIS 
  12:Core/Src/stm32f103xx_CMSIS.c ****  *   STM32F103C8T6
  13:Core/Src/stm32f103xx_CMSIS.c ****  *
  14:Core/Src/stm32f103xx_CMSIS.c ****  *  YouTube: https://www.youtube.com/channel/UCzZKTNVpcMSALU57G1THoVw
  15:Core/Src/stm32f103xx_CMSIS.c ****  *  GitHub: https://github.com/Solderingironspb/Lessons-Stm32/blob/master/README.md
  16:Core/Src/stm32f103xx_CMSIS.c ****  *   : https://vk.com/solderingiron.stm32
  17:Core/Src/stm32f103xx_CMSIS.c ****  *    Reference Manual: https://www.st.com/resource/en/reference_manual/cd0017119
  18:Core/Src/stm32f103xx_CMSIS.c ****  *
  19:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
  20:Core/Src/stm32f103xx_CMSIS.c ****  */
  21:Core/Src/stm32f103xx_CMSIS.c **** 
  22:Core/Src/stm32f103xx_CMSIS.c **** #include "stm32f103xx_CMSIS.h"
  23:Core/Src/stm32f103xx_CMSIS.c **** 
  24:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
  25:Core/Src/stm32f103xx_CMSIS.c **** #include "FreeRTOS.h"
  26:Core/Src/stm32f103xx_CMSIS.c **** #endif
  27:Core/Src/stm32f103xx_CMSIS.c **** 
  28:Core/Src/stm32f103xx_CMSIS.c ****  /*=================================  DEBUG =====================================
  29:Core/Src/stm32f103xx_CMSIS.c **** 
  30:Core/Src/stm32f103xx_CMSIS.c ****  /**
  31:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  32:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Debug port mapping
  33:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.3.5 JTAG/SWD alternate function remapping (. 177)
  34:Core/Src/stm32f103xx_CMSIS.c ****  *        ,  
  35:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  36:Core/Src/stm32f103xx_CMSIS.c ****  */
  37:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Debug_init(void) {
  87              		.loc 2 37 29
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 1, uses_anonymous_args = 0
  91              		@ link register save eliminated.
  92 0000 80B4     		push	{r7}
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 00AF     		add	r7, sp, #0
  96              		.cfi_def_cfa_register 7
  38:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  39:Core/Src/stm32f103xx_CMSIS.c **** 	*  Alternate function GPIO port
  40:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTMS / SWDIO PA13
  41:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTCK / SWCLK PA14
  42:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDI PA15
  43:Core/Src/stm32f103xx_CMSIS.c **** 	*  JTDO / TRACESWO PB3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 30


  44:Core/Src/stm32f103xx_CMSIS.c **** 	*  NJTRST PB4
  45:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  46:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
  97              		.loc 2 46 2
  98 0004 124B     		ldr	r3, .L7
  99 0006 9B69     		ldr	r3, [r3, #24]
 100 0008 114A     		ldr	r2, .L7
 101 000a 43F00403 		orr	r3, r3, #4
 102 000e 9361     		str	r3, [r2, #24]
  47:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 103              		.loc 2 47 2
 104 0010 0F4B     		ldr	r3, .L7
 105 0012 9B69     		ldr	r3, [r3, #24]
 106 0014 0E4A     		ldr	r2, .L7
 107 0016 43F00103 		orr	r3, r3, #1
 108 001a 9361     		str	r3, [r2, #24]
  48:Core/Src/stm32f103xx_CMSIS.c **** 
  49:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  50:Core/Src/stm32f103xx_CMSIS.c **** 	 *     . 9.4.2 AF remap and debug I/O configuration re
  51:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  52:Core/Src/stm32f103xx_CMSIS.c **** 
  53:Core/Src/stm32f103xx_CMSIS.c **** 	 /**
  54:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Bits 26:24 SWJ_CFG[2:0]: Serial wire JTAG configuration
  55:Core/Src/stm32f103xx_CMSIS.c **** 	 *  These bits are write-only (when read, the value is undefined). They are used to configure the
  56:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWJ and trace alternate function I/Os. The SWJ (Serial Wire JTAG) supports JTAG or SWD
  57:Core/Src/stm32f103xx_CMSIS.c **** 	 *  access to the Cortex debug port. The default state after reset is SWJ ON without trace.
  58:Core/Src/stm32f103xx_CMSIS.c **** 	 *  This allows JTAG or SW mode to be enabled by sending a specific sequence on the JTMS / JTCK pi
  59:Core/Src/stm32f103xx_CMSIS.c **** 	 *  000: Full SWJ (JTAG-DP + SW-DP): Reset State          (JTAG 5 pins ) -
  60:Core/Src/stm32f103xx_CMSIS.c **** 	 *  001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST    (JTAG 4 pins)
  61:Core/Src/stm32f103xx_CMSIS.c **** 	 *  010: JTAG-DP Disabled and SW-DP Enabled               (Serial wire)
  62:Core/Src/stm32f103xx_CMSIS.c **** 	 *  100: JTAG-DP Disabled and SW-DP Disabled              (No Debug)
  63:Core/Src/stm32f103xx_CMSIS.c **** 	 *  Other combinations: no effect
  64:Core/Src/stm32f103xx_CMSIS.c **** 	 */
  65:Core/Src/stm32f103xx_CMSIS.c **** 
  66:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, 0b010 << AFIO_MAPR_SWJ_CFG_Pos); //Serial wire
 109              		.loc 2 66 2
 110 001c 0D4B     		ldr	r3, .L7+4
 111 001e 5B68     		ldr	r3, [r3, #4]
 112 0020 23F0E063 		bic	r3, r3, #117440512
 113 0024 0B4A     		ldr	r2, .L7+4
 114 0026 43F00073 		orr	r3, r3, #33554432
 115 002a 5360     		str	r3, [r2, #4]
  67:Core/Src/stm32f103xx_CMSIS.c **** 
  68:Core/Src/stm32f103xx_CMSIS.c **** 	/**
  69:Core/Src/stm32f103xx_CMSIS.c **** 	*    Serial wire:
  70:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA13 /JTMS/SWDIO
  71:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA14 /JTCK/SWCLK.
  72:Core/Src/stm32f103xx_CMSIS.c **** 	*  PA15, PB3  PB4 
  73:Core/Src/stm32f103xx_CMSIS.c **** 	*/
  74:Core/Src/stm32f103xx_CMSIS.c **** 	/*    
  75:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 116              		.loc 2 75 7
 117 002c 0A4B     		ldr	r3, .L7+8
 118              		.loc 2 75 14
 119 002e 4FF4B032 		mov	r2, #90112
 120 0032 9A61     		str	r2, [r3, #24]
  76:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 31


 121              		.loc 2 76 7
 122 0034 084B     		ldr	r3, .L7+8
 123              		.loc 2 76 14
 124 0036 4FF4C042 		mov	r2, #24576
 125 003a 9A61     		str	r2, [r3, #24]
  77:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR = GPIO_LCKR_LCKK | GPIO_LCKR_LCK13 | GPIO_LCKR_LCK14;
 126              		.loc 2 77 7
 127 003c 064B     		ldr	r3, .L7+8
 128              		.loc 2 77 14
 129 003e 4FF4B032 		mov	r2, #90112
 130 0042 9A61     		str	r2, [r3, #24]
  78:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOA->LCKR;
 131              		.loc 2 78 7
 132 0044 044B     		ldr	r3, .L7+8
 133 0046 9B69     		ldr	r3, [r3, #24]
  79:Core/Src/stm32f103xx_CMSIS.c **** }
 134              		.loc 2 79 1
 135 0048 00BF     		nop
 136 004a BD46     		mov	sp, r7
 137              		.cfi_def_cfa_register 13
 138              		@ sp needed
 139 004c 80BC     		pop	{r7}
 140              		.cfi_restore 7
 141              		.cfi_def_cfa_offset 0
 142 004e 7047     		bx	lr
 143              	.L8:
 144              		.align	2
 145              	.L7:
 146 0050 00100240 		.word	1073876992
 147 0054 00000140 		.word	1073807360
 148 0058 00080140 		.word	1073809408
 149              		.cfi_endproc
 150              	.LFE68:
 152              		.section	.text.CMSIS_RCC_SystemClock_72MHz,"ax",%progbits
 153              		.align	1
 154              		.global	CMSIS_RCC_SystemClock_72MHz
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	CMSIS_RCC_SystemClock_72MHz:
 160              	.LFB69:
  80:Core/Src/stm32f103xx_CMSIS.c **** 
  81:Core/Src/stm32f103xx_CMSIS.c **** 
  82:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  RCC =======================================*/
  83:Core/Src/stm32f103xx_CMSIS.c **** /**
  84:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  85:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   STM32F103C8T6   72MHz   
  86:Core/Src/stm32f103xx_CMSIS.c ****  *      8 MHz
  87:Core/Src/stm32f103xx_CMSIS.c ****  *  ADC   12MHz
  88:Core/Src/stm32f103xx_CMSIS.c ****  *  USB   48MHz
  89:Core/Src/stm32f103xx_CMSIS.c ****  *  MCO   PLL    36MHz
  90:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .7.3 RCC registers (. 99)
  91:Core/Src/stm32f103xx_CMSIS.c ****  *       FLASH  
  92:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .3.2 Memory organization (. 49)
  93:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
  94:Core/Src/stm32f103xx_CMSIS.c ****  */
  95:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_SystemClock_72MHz(void) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 32


 161              		.loc 2 95 40
 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 1, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 166 0000 80B4     		push	{r7}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 7, -4
 169 0002 00AF     		add	r7, sp, #0
 170              		.cfi_def_cfa_register 7
  96:Core/Src/stm32f103xx_CMSIS.c **** 
  97:Core/Src/stm32f103xx_CMSIS.c **** 	/*   . 7.3.1 Clock control register (RCC_CR)*/
  98:Core/Src/stm32f103xx_CMSIS.c **** 
  99:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 100:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 HSION : Internal high - speed clock enable
 101:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 102:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force the internal 8 MHz RC oscillator ON when leaving Stop or Standby
 103:Core/Src/stm32f103xx_CMSIS.c **** 	*  mode or in case of failure of the external 4 - 16 MHz oscillator used directly or indirectly as
 104:Core/Src/stm32f103xx_CMSIS.c **** 	*  system clock.This bit cannot be reset if the internal 8 MHz RC is used directly or indirectly
 105:Core/Src/stm32f103xx_CMSIS.c **** 	*  as system clock or is selected to become the system clock.
 106:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator OFF
 107:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ON
 108:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 109:Core/Src/stm32f103xx_CMSIS.c **** 
 110:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSION); //  RC  
 171              		.loc 2 110 2
 172 0004 474B     		ldr	r3, .L13
 173 0006 1B68     		ldr	r3, [r3]
 174 0008 464A     		ldr	r2, .L13
 175 000a 43F00103 		orr	r3, r3, #1
 176 000e 1360     		str	r3, [r2]
 111:Core/Src/stm32f103xx_CMSIS.c **** 
 112:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 113:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 HSIRDY : Internal high - speed clock ready flag
 114:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that internal 8 MHz RC oscillator is stable.After the HSION bit is
 115:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared, HSIRDY goes low after 6 internal 8 MHz RC oscillator clock cycles.
 116:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : internal 8 MHz RC oscillator not ready
 117:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : internal 8 MHz RC oscillator ready
 118:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 119:Core/Src/stm32f103xx_CMSIS.c **** 
 120:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0) ; //    
 177              		.loc 2 120 8
 178 0010 00BF     		nop
 179              	.L10:
 180              		.loc 2 120 9 discriminator 1
 181 0012 444B     		ldr	r3, .L13
 182 0014 1B68     		ldr	r3, [r3]
 183 0016 03F00203 		and	r3, r3, #2
 184              		.loc 2 120 8 discriminator 1
 185 001a 002B     		cmp	r3, #0
 186 001c F9D0     		beq	.L10
 121:Core/Src/stm32f103xx_CMSIS.c **** 
 122:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 123:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 Reserved, must be kept at reset value.
 124:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 125:Core/Src/stm32f103xx_CMSIS.c **** 
 126:Core/Src/stm32f103xx_CMSIS.c **** 	/**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 33


 127:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:3 HSITRIM[4:0]: Internal high-speed clock trimming
 128:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits provide an additional user-programmable trimming value that is added to the
 129:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSICAL[7:0] bits. It can be programmed to adjust to variations in voltage and temperature
 130:Core/Src/stm32f103xx_CMSIS.c **** 	*  that influence the frequency of the internal HSI RC.
 131:Core/Src/stm32f103xx_CMSIS.c **** 	*  The default value is 16, which, when added to the HSICAL value, should trim the HSI to 8
 132:Core/Src/stm32f103xx_CMSIS.c **** 	*  MHz  1%. The trimming step (Fhsitrim) is around 40 kHz between two consecutive HSICAL steps.
 133:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 134:Core/Src/stm32f103xx_CMSIS.c **** 	//  -
 135:Core/Src/stm32f103xx_CMSIS.c **** 
 136:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 137:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:8 HSICAL[7:0]: Internal high-speed clock calibration
 138:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are initialized automatically at startup.
 139:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 140:Core/Src/stm32f103xx_CMSIS.c **** 	//     -
 141:Core/Src/stm32f103xx_CMSIS.c **** 
 142:Core/Src/stm32f103xx_CMSIS.c **** 	// -    , 
 143:Core/Src/stm32f103xx_CMSIS.c **** 
 144:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 145:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 18 HSEBYP: External high-speed clock bypass
 146:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to bypass the oscillator with an external clock. The external
 147:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock must be enabled with the HSEON bit set, to be used by the device. The HSEBYP bit
 148:Core/Src/stm32f103xx_CMSIS.c **** 	*  can be written only if the HSE oscillator is disabled.
 149:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: external 4-16 MHz oscillator not bypassed
 150:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: external 4-16 MHz oscillator bypassed with external clock
 151:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 152:Core/Src/stm32f103xx_CMSIS.c **** 
 153:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); //     0( 
 187              		.loc 2 153 2
 188 001e 414B     		ldr	r3, .L13
 189 0020 1B68     		ldr	r3, [r3]
 190 0022 404A     		ldr	r2, .L13
 191 0024 23F48023 		bic	r3, r3, #262144
 192 0028 1360     		str	r3, [r2]
 154:Core/Src/stm32f103xx_CMSIS.c **** 
 155:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 156:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 HSEON: HSE clock enable
 157:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 158:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This
 159:Core/Src/stm32f103xx_CMSIS.c **** 	*  bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.
 160:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator OFF
 161:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ON
 162:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 163:Core/Src/stm32f103xx_CMSIS.c **** 
 164:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_HSEON); //   
 193              		.loc 2 164 2
 194 002a 3E4B     		ldr	r3, .L13
 195 002c 1B68     		ldr	r3, [r3]
 196 002e 3D4A     		ldr	r2, .L13
 197 0030 43F48033 		orr	r3, r3, #65536
 198 0034 1360     		str	r3, [r2]
 165:Core/Src/stm32f103xx_CMSIS.c **** 
 166:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 167:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 HSERDY: External high-speed clock ready flag
 168:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the HSE oscillator is stable. This bit needs 6 cycles of the
 169:Core/Src/stm32f103xx_CMSIS.c **** 	*  HSE oscillator clock to fall down after HSEON reset.
 170:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE oscillator not ready
 171:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator ready
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 34


 172:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 173:Core/Src/stm32f103xx_CMSIS.c **** 
 174:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0) ; //    
 199              		.loc 2 174 8
 200 0036 00BF     		nop
 201              	.L11:
 202              		.loc 2 174 9 discriminator 1
 203 0038 3A4B     		ldr	r3, .L13
 204 003a 1B68     		ldr	r3, [r3]
 205 003c 03F40033 		and	r3, r3, #131072
 206              		.loc 2 174 8 discriminator 1
 207 0040 002B     		cmp	r3, #0
 208 0042 F9D0     		beq	.L11
 175:Core/Src/stm32f103xx_CMSIS.c **** 
 176:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 177:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 19 CSSON: Clock security system enable
 178:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable the clock security system. When CSSON is set, the
 179:Core/Src/stm32f103xx_CMSIS.c **** 	*  clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by
 180:Core/Src/stm32f103xx_CMSIS.c **** 	*  hardware if a HSE clock failure is detected.
 181:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Clock detector OFF
 182:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Clock detector ON (Clock detector ON if the HSE oscillator is ready , OFF if not).
 183:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 184:Core/Src/stm32f103xx_CMSIS.c **** 
 185:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_CSSON); // CSS
 209              		.loc 2 185 2
 210 0044 374B     		ldr	r3, .L13
 211 0046 1B68     		ldr	r3, [r3]
 212 0048 364A     		ldr	r2, .L13
 213 004a 43F40023 		orr	r3, r3, #524288
 214 004e 1360     		str	r3, [r2]
 186:Core/Src/stm32f103xx_CMSIS.c **** 
 187:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 188:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 20 Reserved, must be kept at reset value.
 189:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 190:Core/Src/stm32f103xx_CMSIS.c **** 
 191:Core/Src/stm32f103xx_CMSIS.c **** 
 192:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 193:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 194:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 195:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 196:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 197:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 198:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
 199:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 200:Core/Src/stm32f103xx_CMSIS.c **** 
 201:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL,   , .. 
 202:Core/Src/stm32f103xx_CMSIS.c **** 
 203:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 204:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 205:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 206:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 207:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 208:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 209:Core/Src/stm32f103xx_CMSIS.c **** 
 210:Core/Src/stm32f103xx_CMSIS.c **** 	//while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //    
 211:Core/Src/stm32f103xx_CMSIS.c **** 
 212:Core/Src/stm32f103xx_CMSIS.c **** 	/**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 35


 213:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:26 Reserved, must be kept at reset value.
 214:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 215:Core/Src/stm32f103xx_CMSIS.c **** 
 216:Core/Src/stm32f103xx_CMSIS.c **** 	//     7.3.2 Clock configuration register (RCC
 217:Core/Src/stm32f103xx_CMSIS.c **** 	// ,  PPL    ,   
 218:Core/Src/stm32f103xx_CMSIS.c **** 
 219:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 220:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 1:0 SW: System clock switch
 221:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select SYSCLK source.
 222:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
 223:Core/Src/stm32f103xx_CMSIS.c **** 	*  failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Securit
 224:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI selected as system clock
 225:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE selected as system clock
 226:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL selected as system clock
 227:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not allowed
 228:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 229:Core/Src/stm32f103xx_CMSIS.c **** 
 230:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_HSE); // HSE   Syst
 215              		.loc 2 230 2
 216 0050 344B     		ldr	r3, .L13
 217 0052 5B68     		ldr	r3, [r3, #4]
 218 0054 23F00303 		bic	r3, r3, #3
 219 0058 324A     		ldr	r2, .L13
 220 005a 43F00103 		orr	r3, r3, #1
 221 005e 5360     		str	r3, [r2, #4]
 231:Core/Src/stm32f103xx_CMSIS.c **** 	//p.s.  KARMA Electronics  .
 232:Core/Src/stm32f103xx_CMSIS.c **** 
 233:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 234:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 3:2 SWS: System clock switch status
 235:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by hardware to indicate which clock source is used as system clock.
 236:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: HSI oscillator used as system clock
 237:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: HSE oscillator used as system clock
 238:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PLL used as system clock
 239:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: not applicable
 240:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 241:Core/Src/stm32f103xx_CMSIS.c **** 
 242:Core/Src/stm32f103xx_CMSIS.c **** 	// 
 243:Core/Src/stm32f103xx_CMSIS.c **** 
 244:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 245:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 7:4 HPRE: AHB prescaler
 246:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the AHB clock.
 247:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xxx: SYSCLK not divided
 248:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: SYSCLK divided by 2
 249:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: SYSCLK divided by 4
 250:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: SYSCLK divided by 8
 251:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: SYSCLK divided by 16
 252:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: SYSCLK divided by 64
 253:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: SYSCLK divided by 128
 254:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: SYSCLK divided by 256
 255:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: SYSCLK divided by 512
 256:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the
 257:Core/Src/stm32f103xx_CMSIS.c **** 	*  AHB clock. Refer to Reading the Flash memory section for more details.
 258:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 259:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_CFGR_HPRE_DIV1); //APB Prescaler /1
 222              		.loc 2 259 2
 223 0060 304B     		ldr	r3, .L13
 224 0062 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 36


 225 0064 2F4A     		ldr	r2, .L13
 226 0066 23F0F003 		bic	r3, r3, #240
 227 006a 5360     		str	r3, [r2, #4]
 260:Core/Src/stm32f103xx_CMSIS.c **** 	//   Note    Flash(. . 58)
 261:Core/Src/stm32f103xx_CMSIS.c **** 
 262:Core/Src/stm32f103xx_CMSIS.c **** 	//    Flash (Flash access control register (FLAS
 263:Core/Src/stm32f103xx_CMSIS.c **** 
 264:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 265:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 2:0 LATENCY: Latency
 266:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits represent the ratio of the SYSCLK (system clock) period to the Flash access time.
 267:Core/Src/stm32f103xx_CMSIS.c **** 	*  000 Zero wait state, if 0 < SYSCLK <= 24 MHz
 268:Core/Src/stm32f103xx_CMSIS.c **** 	*  001 One wait state, if 24 MHz < SYSCLK <= 48 MHz
 269:Core/Src/stm32f103xx_CMSIS.c **** 	*  010 Two wait states, if 48 MHz < SYSCLK <= 72 MHz
 270:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 271:Core/Src/stm32f103xx_CMSIS.c **** 
 272:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, 0b010 << FLASH_ACR_LATENCY_Pos); //010 Two wait states, 
 228              		.loc 2 272 2
 229 006c 2E4B     		ldr	r3, .L13+4
 230 006e 1B68     		ldr	r3, [r3]
 231 0070 23F00703 		bic	r3, r3, #7
 232 0074 2C4A     		ldr	r2, .L13+4
 233 0076 43F00203 		orr	r3, r3, #2
 234 007a 1360     		str	r3, [r2]
 273:Core/Src/stm32f103xx_CMSIS.c **** 
 274:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 275:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 3 HLFCYA: Flash half cycle access enable
 276:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Half cycle is disabled
 277:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Half cycle is enabled
 278:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 279:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,   
 280:Core/Src/stm32f103xx_CMSIS.c **** 
 281:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 282:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 4 PRFTBE: Prefetch buffer enable
 283:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch is disabled
 284:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch is enabled
 285:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 286:Core/Src/stm32f103xx_CMSIS.c **** 
 287:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->ACR, FLASH_ACR_PRFTBE); //Prefetch is enabled
 235              		.loc 2 287 2
 236 007c 2A4B     		ldr	r3, .L13+4
 237 007e 1B68     		ldr	r3, [r3]
 238 0080 294A     		ldr	r2, .L13+4
 239 0082 43F01003 		orr	r3, r3, #16
 240 0086 1360     		str	r3, [r2]
 288:Core/Src/stm32f103xx_CMSIS.c **** 
 289:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 290:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 5 PRFTBS: Prefetch buffer status
 291:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit provides the status of the prefetch buffer.
 292:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Prefetch buffer is disabled
 293:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Prefetch buffer is enabled
 294:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 295:Core/Src/stm32f103xx_CMSIS.c **** 
 296:Core/Src/stm32f103xx_CMSIS.c **** 
 297:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 298:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:6 Reserved, must be kept at reset value
 299:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 300:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 37


 301:Core/Src/stm32f103xx_CMSIS.c **** 	//        7.3.2 Clock co
 302:Core/Src/stm32f103xx_CMSIS.c **** 
 303:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 304:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
 305:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).
 306:Core/Src/stm32f103xx_CMSIS.c **** 	*  Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
 307:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 308:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 309:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 310:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 311:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 312:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 313:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_CFGR_PPRE1_DIV2); //APB1 Prescaler /2, .. PCLK1 max 
 241              		.loc 2 313 2
 242 0088 264B     		ldr	r3, .L13
 243 008a 5B68     		ldr	r3, [r3, #4]
 244 008c 23F4E063 		bic	r3, r3, #1792
 245 0090 244A     		ldr	r2, .L13
 246 0092 43F48063 		orr	r3, r3, #1024
 247 0096 5360     		str	r3, [r2, #4]
 314:Core/Src/stm32f103xx_CMSIS.c **** 
 315:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 316:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
 317:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).
 318:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: HCLK not divided
 319:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: HCLK divided by 2
 320:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HCLK divided by 4
 321:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HCLK divided by 8
 322:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: HCLK divided by 16
 323:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 324:Core/Src/stm32f103xx_CMSIS.c **** 
 325:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_CFGR_PPRE2_DIV1); //APB2 Prescaler /1.   
 248              		.loc 2 325 2
 249 0098 224B     		ldr	r3, .L13
 250 009a 5B68     		ldr	r3, [r3, #4]
 251 009c 214A     		ldr	r2, .L13
 252 009e 23F46053 		bic	r3, r3, #14336
 253 00a2 5360     		str	r3, [r2, #4]
 326:Core/Src/stm32f103xx_CMSIS.c **** 
 327:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 328:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:14 ADCPRE: ADC prescaler
 329:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select the frequency of the clock to the ADCs.
 330:Core/Src/stm32f103xx_CMSIS.c **** 	*  00: PCLK2 divided by 2
 331:Core/Src/stm32f103xx_CMSIS.c **** 	*  01: PCLK2 divided by 4
 332:Core/Src/stm32f103xx_CMSIS.c **** 	*  10: PCLK2 divided by 6
 333:Core/Src/stm32f103xx_CMSIS.c **** 	*  11: PCLK2 divided by 8
 334:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 335:Core/Src/stm32f103xx_CMSIS.c **** 
 336:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, RCC_CFGR_ADCPRE_DIV6); //ADC Prescaler /6,  
 254              		.loc 2 336 2
 255 00a4 1F4B     		ldr	r3, .L13
 256 00a6 5B68     		ldr	r3, [r3, #4]
 257 00a8 23F44043 		bic	r3, r3, #49152
 258 00ac 1D4A     		ldr	r2, .L13
 259 00ae 43F40043 		orr	r3, r3, #32768
 260 00b2 5360     		str	r3, [r2, #4]
 337:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 38


 338:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 339:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 PLLSRC: PLL entry clock source
 340:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to select PLL clock source. This bit can be written only when PLL i
 341:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSI oscillator clock / 2 selected as PLL input clock
 342:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE oscillator clock selected as PLL input clock
 343:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 344:Core/Src/stm32f103xx_CMSIS.c **** 
 345:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CFGR, RCC_CFGR_PLLSRC); //     
 261              		.loc 2 345 2
 262 00b4 1B4B     		ldr	r3, .L13
 263 00b6 5B68     		ldr	r3, [r3, #4]
 264 00b8 1A4A     		ldr	r2, .L13
 265 00ba 43F48033 		orr	r3, r3, #65536
 266 00be 5360     		str	r3, [r2, #4]
 346:Core/Src/stm32f103xx_CMSIS.c **** 
 347:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 348:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 17 PLLXTPRE: HSE divider for PLL entry
 349:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to divide HSE before PLL entry. This bit can be written only when P
 350:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: HSE clock not divided
 351:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: HSE clock divided by 2
 352:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 353:Core/Src/stm32f103xx_CMSIS.c **** 
 354:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE_HSE); //   PL
 267              		.loc 2 354 2
 268 00c0 184B     		ldr	r3, .L13
 269 00c2 184A     		ldr	r2, .L13
 270 00c4 5B68     		ldr	r3, [r3, #4]
 271 00c6 5360     		str	r3, [r2, #4]
 355:Core/Src/stm32f103xx_CMSIS.c **** 
 356:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 357:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 21:18 PLLMUL: PLL multiplication factor
 358:Core/Src/stm32f103xx_CMSIS.c **** 	*  These bits are written by software to define the PLL multiplication factor. These bits can be
 359:Core/Src/stm32f103xx_CMSIS.c **** 	*  written only when PLL is disabled.
 360:Core/Src/stm32f103xx_CMSIS.c **** 	*  Caution: The PLL output frequency must not exceed 72 MHz.
 361:Core/Src/stm32f103xx_CMSIS.c **** 	*  0000: PLL input clock x 2
 362:Core/Src/stm32f103xx_CMSIS.c **** 	*  0001: PLL input clock x 3
 363:Core/Src/stm32f103xx_CMSIS.c **** 	*  0010: PLL input clock x 4
 364:Core/Src/stm32f103xx_CMSIS.c **** 	*  0011: PLL input clock x 5
 365:Core/Src/stm32f103xx_CMSIS.c **** 	*  0100: PLL input clock x 6
 366:Core/Src/stm32f103xx_CMSIS.c **** 	*  0101: PLL input clock x 7
 367:Core/Src/stm32f103xx_CMSIS.c **** 	*  0110: PLL input clock x 8
 368:Core/Src/stm32f103xx_CMSIS.c **** 	*  0111: PLL input clock x 9
 369:Core/Src/stm32f103xx_CMSIS.c **** 	*  1000: PLL input clock x 10
 370:Core/Src/stm32f103xx_CMSIS.c **** 	*  1001: PLL input clock x 11
 371:Core/Src/stm32f103xx_CMSIS.c **** 	*  1010: PLL input clock x 12
 372:Core/Src/stm32f103xx_CMSIS.c **** 	*  1011: PLL input clock x 13
 373:Core/Src/stm32f103xx_CMSIS.c **** 	*  1100: PLL input clock x 14
 374:Core/Src/stm32f103xx_CMSIS.c **** 	*  1101: PLL input clock x 15
 375:Core/Src/stm32f103xx_CMSIS.c **** 	*  1110: PLL input clock x 16
 376:Core/Src/stm32f103xx_CMSIS.c **** 	*  1111: PLL input clock x 16
 377:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 378:Core/Src/stm32f103xx_CMSIS.c **** 
 379:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLMULL, RCC_CFGR_PLLMULL9); //..    8Mhz, 
 272              		.loc 2 379 2
 273 00c8 164B     		ldr	r3, .L13
 274 00ca 5B68     		ldr	r3, [r3, #4]
 275 00cc 23F47013 		bic	r3, r3, #3932160
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 39


 276 00d0 144A     		ldr	r2, .L13
 277 00d2 43F4E013 		orr	r3, r3, #1835008
 278 00d6 5360     		str	r3, [r2, #4]
 380:Core/Src/stm32f103xx_CMSIS.c **** 
 381:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 382:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 22 USBPRE: USB prescaler
 383:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to generate 48 MHz USB clock. This bit must be valid before
 384:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabling the USB clock in the RCC_APB1ENR register. This bit cant be reset if the USB clock 
 385:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL clock is divided by 1.5
 386:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL clock is not divided
 387:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 388:Core/Src/stm32f103xx_CMSIS.c **** 
 389:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(RCC->CFGR, RCC_CFGR_USBPRE); // USB 72MHz/1.5 = 48MHz
 279              		.loc 2 389 2
 280 00d8 124B     		ldr	r3, .L13
 281 00da 5B68     		ldr	r3, [r3, #4]
 282 00dc 114A     		ldr	r2, .L13
 283 00de 23F48003 		bic	r3, r3, #4194304
 284 00e2 5360     		str	r3, [r2, #4]
 390:Core/Src/stm32f103xx_CMSIS.c **** 
 391:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 392:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 26:24 MCO: Microcontroller clock output
 393:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software.
 394:Core/Src/stm32f103xx_CMSIS.c **** 	*  0xx: No clock
 395:Core/Src/stm32f103xx_CMSIS.c **** 	*  100: System clock (SYSCLK) selected
 396:Core/Src/stm32f103xx_CMSIS.c **** 	*  101: HSI clock selected
 397:Core/Src/stm32f103xx_CMSIS.c **** 	*  110: HSE clock selected
 398:Core/Src/stm32f103xx_CMSIS.c **** 	*  111: PLL clock divided by 2 selected
 399:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: This clock output may have some truncated cycles at startup or during MCO clock source sw
 400:Core/Src/stm32f103xx_CMSIS.c **** 	*  When the System Clock is selected to output to the MCO pin, make sure that this clock does not 
 401:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 402:Core/Src/stm32f103xx_CMSIS.c **** 
 403:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, 0 << RCC_CFGR_MCO_Pos); // MCO
 285              		.loc 2 403 2
 286 00e4 0F4B     		ldr	r3, .L13
 287 00e6 5B68     		ldr	r3, [r3, #4]
 288 00e8 0E4A     		ldr	r2, .L13
 289 00ea 23F0E063 		bic	r3, r3, #117440512
 290 00ee 5360     		str	r3, [r2, #4]
 404:Core/Src/stm32f103xx_CMSIS.c **** 	//   MCO,   
 405:Core/Src/stm32f103xx_CMSIS.c **** 
 406:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 407:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:27 Reserved, must be kept at reset value.
 408:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 409:Core/Src/stm32f103xx_CMSIS.c **** 
 410:Core/Src/stm32f103xx_CMSIS.c **** 	// ,   ,    PLL
 411:Core/Src/stm32f103xx_CMSIS.c **** 
 412:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 413:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 24 PLLON: PLL enable
 414:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set and cleared by software to enable PLL.
 415:Core/Src/stm32f103xx_CMSIS.c **** 	*  Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the
 416:Core/Src/stm32f103xx_CMSIS.c **** 	*  PLL clock is used as system clock or is selected to become the system clock.
 417:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL OFF
 418:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL ON
 419:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 420:Core/Src/stm32f103xx_CMSIS.c **** 
 421:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->CR, RCC_CR_PLLON); // PLL
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 40


 291              		.loc 2 421 2
 292 00f0 0C4B     		ldr	r3, .L13
 293 00f2 1B68     		ldr	r3, [r3]
 294 00f4 0B4A     		ldr	r2, .L13
 295 00f6 43F08073 		orr	r3, r3, #16777216
 296 00fa 1360     		str	r3, [r2]
 422:Core/Src/stm32f103xx_CMSIS.c **** 
 423:Core/Src/stm32f103xx_CMSIS.c **** 	//.. PLL  ,     System Clock:
 424:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_CFGR_SW_PLL); // PLL   Syst
 297              		.loc 2 424 2
 298 00fc 094B     		ldr	r3, .L13
 299 00fe 5B68     		ldr	r3, [r3, #4]
 300 0100 23F00303 		bic	r3, r3, #3
 301 0104 074A     		ldr	r2, .L13
 302 0106 43F00203 		orr	r3, r3, #2
 303 010a 5360     		str	r3, [r2, #4]
 425:Core/Src/stm32f103xx_CMSIS.c **** 
 426:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 427:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 25 PLLRDY: PLL clock ready flag
 428:Core/Src/stm32f103xx_CMSIS.c **** 	*  Set by hardware to indicate that the PLL is locked.
 429:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: PLL unlocked
 430:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: PLL locked
 431:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 432:Core/Src/stm32f103xx_CMSIS.c **** 
 433:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0) ; //   
 304              		.loc 2 433 8
 305 010c 00BF     		nop
 306              	.L12:
 307              		.loc 2 433 9 discriminator 1
 308 010e 054B     		ldr	r3, .L13
 309 0110 1B68     		ldr	r3, [r3]
 310 0112 03F00073 		and	r3, r3, #33554432
 311              		.loc 2 433 8 discriminator 1
 312 0116 002B     		cmp	r3, #0
 313 0118 F9D0     		beq	.L12
 434:Core/Src/stm32f103xx_CMSIS.c **** 
 435:Core/Src/stm32f103xx_CMSIS.c **** 	//   :
 436:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CR == 0x030B5A83
 437:Core/Src/stm32f103xx_CMSIS.c **** 	//RCC->CFGR == 0x071D840A
 438:Core/Src/stm32f103xx_CMSIS.c **** 	// ,       
 439:Core/Src/stm32f103xx_CMSIS.c **** }
 314              		.loc 2 439 1
 315 011a 00BF     		nop
 316 011c 00BF     		nop
 317 011e BD46     		mov	sp, r7
 318              		.cfi_def_cfa_register 13
 319              		@ sp needed
 320 0120 80BC     		pop	{r7}
 321              		.cfi_restore 7
 322              		.cfi_def_cfa_offset 0
 323 0122 7047     		bx	lr
 324              	.L14:
 325              		.align	2
 326              	.L13:
 327 0124 00100240 		.word	1073876992
 328 0128 00200240 		.word	1073881088
 329              		.cfi_endproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 41


 330              	.LFE69:
 332              		.section	.text.CMSIS_SysTick_Timer_init,"ax",%progbits
 333              		.align	1
 334              		.global	CMSIS_SysTick_Timer_init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	CMSIS_SysTick_Timer_init:
 340              	.LFB70:
 440:Core/Src/stm32f103xx_CMSIS.c **** /*=========================    ================
 441:Core/Src/stm32f103xx_CMSIS.c **** 
 442:Core/Src/stm32f103xx_CMSIS.c **** /**
 443:Core/Src/stm32f103xx_CMSIS.c **** *  P.S.        , 
 444:Core/Src/stm32f103xx_CMSIS.c **** *       (PM0056 STM32F10xxx/20xxx/21xxx/L1xxx
 445:Core/Src/stm32f103xx_CMSIS.c **** *  : https://www.st.com/resource/en/programming_manual/pm0056-stm32f10xxx20xxx21xxxl1xx
 446:Core/Src/stm32f103xx_CMSIS.c **** *   . 4.5 SysTick timer (STK) (. 150),     
 447:Core/Src/stm32f103xx_CMSIS.c **** */
 448:Core/Src/stm32f103xx_CMSIS.c **** 
 449:Core/Src/stm32f103xx_CMSIS.c **** /*The processor has a 24 - bit system timer, SysTick, that counts down from the reload value to
 450:Core/Src/stm32f103xx_CMSIS.c **** zero, reloads(wraps to) the value in the LOAD register on the next clock edge, then counts
 451:Core/Src/stm32f103xx_CMSIS.c **** down on subsequent clocks.
 452:Core/Src/stm32f103xx_CMSIS.c **** When the processor is halted for debugging the counter does not decrement.*/
 453:Core/Src/stm32f103xx_CMSIS.c **** 
 454:Core/Src/stm32f103xx_CMSIS.c **** 
 455:Core/Src/stm32f103xx_CMSIS.c **** /**
 456:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 457:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  SysTick  
 458:Core/Src/stm32f103xx_CMSIS.c ****  *       Delay   HAL_GetTick()
 459:Core/Src/stm32f103xx_CMSIS.c ****  *  PM0056 STM32F10xxx/20xxx/21xxx/L1xxxx Cortex-M3 programming manual/
 460:Core/Src/stm32f103xx_CMSIS.c ****  *  . .4.5 SysTick timer (STK) (. 150)
 461:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 462:Core/Src/stm32f103xx_CMSIS.c ****  **/
 463:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SysTick_Timer_init(void) {
 341              		.loc 2 463 37
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 1, uses_anonymous_args = 0
 345              		@ link register save eliminated.
 346 0000 80B4     		push	{r7}
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 00AF     		add	r7, sp, #0
 350              		.cfi_def_cfa_register 7
 464:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.1 SysTick control and status register (STK_CTRL) (. 151)*/
 465:Core/Src/stm32f103xx_CMSIS.c **** 
 466:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 467:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 0 ENABLE : Counter enable
 468:Core/Src/stm32f103xx_CMSIS.c **** 	*  Enables the counter.When ENABLE is set to 1, the counter loads the RELOAD value from the
 469:Core/Src/stm32f103xx_CMSIS.c **** 	*  LOAD register and then counts down.On reaching 0, it sets the COUNTFLAG to 1 and
 470:Core/Src/stm32f103xx_CMSIS.c **** 	*  optionally asserts the SysTick depending on the value of TICKINT.It then loads the RELOAD
 471:Core/Src/stm32f103xx_CMSIS.c **** 	*  value again, and begins counting.
 472:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : Counter disabled
 473:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Counter enabled
 474:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 475:Core/Src/stm32f103xx_CMSIS.c **** 
 476:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); //   
 351              		.loc 2 476 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 42


 352 0004 154B     		ldr	r3, .L16
 353 0006 1B68     		ldr	r3, [r3]
 354 0008 144A     		ldr	r2, .L16
 355 000a 23F00103 		bic	r3, r3, #1
 356 000e 1360     		str	r3, [r2]
 477:Core/Src/stm32f103xx_CMSIS.c **** 
 478:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 479:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 1 TICKINT: SysTick exception request enable
 480:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Counting down to zero does not assert the SysTick exception request
 481:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Counting down to zero to asserts the SysTick exception request.
 482:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Software can use COUNTFLAG to determine if SysTick has ever counted to zero.
 483:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 484:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); //   
 357              		.loc 2 484 2
 358 0010 124B     		ldr	r3, .L16
 359 0012 1B68     		ldr	r3, [r3]
 360 0014 114A     		ldr	r2, .L16
 361 0016 43F00203 		orr	r3, r3, #2
 362 001a 1360     		str	r3, [r2]
 485:Core/Src/stm32f103xx_CMSIS.c **** 	//    ,  
 486:Core/Src/stm32f103xx_CMSIS.c **** 
 487:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 488:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 2 CLKSOURCE : Clock source selection
 489:Core/Src/stm32f103xx_CMSIS.c **** 	*  Selects the clock source.
 490:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 : AHB / 8
 491:Core/Src/stm32f103xx_CMSIS.c **** 	*  1 : Processor clock(AHB)
 492:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 493:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk); //  . 
 363              		.loc 2 493 2
 364 001c 0F4B     		ldr	r3, .L16
 365 001e 1B68     		ldr	r3, [r3]
 366 0020 0E4A     		ldr	r2, .L16
 367 0022 43F00403 		orr	r3, r3, #4
 368 0026 1360     		str	r3, [r2]
 494:Core/Src/stm32f103xx_CMSIS.c **** 
 495:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 496:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bit 16 COUNTFLAG:
 497:Core/Src/stm32f103xx_CMSIS.c **** 	*  Returns 1 if timer counted to 0 since last time this was read.
 498:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 499:Core/Src/stm32f103xx_CMSIS.c **** 
 500:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 501:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 15:3 Reserved, must be kept cleared.
 502:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 503:Core/Src/stm32f103xx_CMSIS.c **** 
 504:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.2 SysTick reload value register (STK_LOAD) ( 152)*/
 505:Core/Src/stm32f103xx_CMSIS.c **** 		//,       .
 506:Core/Src/stm32f103xx_CMSIS.c **** 
 507:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 508:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 23 : 0 RELOAD[23 : 0] : RELOAD value
 509:Core/Src/stm32f103xx_CMSIS.c **** 	*  The LOAD register specifies the start value to load into the VAL register when the counter is
 510:Core/Src/stm32f103xx_CMSIS.c **** 	*  enabled and when it reaches 0.
 511:Core/Src/stm32f103xx_CMSIS.c **** 	*  Calculating the RELOAD value
 512:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value can be any value in the range 0x00000001 - 0x00FFFFFF. A start value of
 513:Core/Src/stm32f103xx_CMSIS.c **** 	*  0 is possible, but has no effect because the SysTick exception request and COUNTFLAG are
 514:Core/Src/stm32f103xx_CMSIS.c **** 	*  activated when counting from 1 to 0.
 515:Core/Src/stm32f103xx_CMSIS.c **** 	*  The RELOAD value is calculated according to its use :
 516:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To generate a multi - shot timer with a period of N processor clock cycles, use a RELOAD
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 43


 517:Core/Src/stm32f103xx_CMSIS.c **** 	*  value of N - 1. For example, if the SysTick interrupt is required every 100 clock pulses, set
 518:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD to 99.
 519:Core/Src/stm32f103xx_CMSIS.c **** 	*  l To deliver a single SysTick interrupt after a delay of N processor clock cycles, use a
 520:Core/Src/stm32f103xx_CMSIS.c **** 	*  RELOAD of value N.For example, if a SysTick interrupt is required after 400 clock
 521:Core/Src/stm32f103xx_CMSIS.c **** 	*  pulses, set RELOAD to 400.
 522:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 523:Core/Src/stm32f103xx_CMSIS.c **** 
 524:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->LOAD, SysTick_LOAD_RELOAD_Msk, 71999 << SysTick_LOAD_RELOAD_Pos); //
 369              		.loc 2 524 2
 370 0028 0C4B     		ldr	r3, .L16
 371 002a 5B68     		ldr	r3, [r3, #4]
 372 002c 03F07F42 		and	r2, r3, #-16777216
 373 0030 0A49     		ldr	r1, .L16
 374 0032 0B4B     		ldr	r3, .L16+4
 375 0034 1343     		orrs	r3, r3, r2
 376 0036 4B60     		str	r3, [r1, #4]
 525:Core/Src/stm32f103xx_CMSIS.c **** 
 526:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 527:Core/Src/stm32f103xx_CMSIS.c **** 	Bits 31:24 Reserved, must be kept cleared.
 528:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 529:Core/Src/stm32f103xx_CMSIS.c **** 
 530:Core/Src/stm32f103xx_CMSIS.c **** 	/* . 4.5.3 SysTick current value register (STK_VAL) (. 153)*/
 531:Core/Src/stm32f103xx_CMSIS.c **** 
 532:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 533:Core/Src/stm32f103xx_CMSIS.c **** 	*  CURRENT[23:0]: Current counter value
 534:Core/Src/stm32f103xx_CMSIS.c **** 	*  The VAL register contains the current value of the SysTick counter.
 535:Core/Src/stm32f103xx_CMSIS.c **** 	*  Reads return the current value of the SysTick counter.
 536:Core/Src/stm32f103xx_CMSIS.c **** 	*  A write of any value clears the field to 0, and also clears the COUNTFLAG bit in the
 537:Core/Src/stm32f103xx_CMSIS.c **** 	*  STK_CTRL register to 0
 538:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 539:Core/Src/stm32f103xx_CMSIS.c **** 
 540:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SysTick->VAL, SysTick_VAL_CURRENT_Msk, 71999 << SysTick_VAL_CURRENT_Pos); //
 377              		.loc 2 540 2
 378 0038 084B     		ldr	r3, .L16
 379 003a 9B68     		ldr	r3, [r3, #8]
 380 003c 03F07F42 		and	r2, r3, #-16777216
 381 0040 0649     		ldr	r1, .L16
 382 0042 074B     		ldr	r3, .L16+4
 383 0044 1343     		orrs	r3, r3, r2
 384 0046 8B60     		str	r3, [r1, #8]
 541:Core/Src/stm32f103xx_CMSIS.c **** 
 542:Core/Src/stm32f103xx_CMSIS.c **** 	/*    ,      
 543:Core/Src/stm32f103xx_CMSIS.c **** 
 544:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SysTick->CTRL, SysTick_CTRL_ENABLE_Msk); // 
 385              		.loc 2 544 2
 386 0048 044B     		ldr	r3, .L16
 387 004a 1B68     		ldr	r3, [r3]
 388 004c 034A     		ldr	r2, .L16
 389 004e 43F00103 		orr	r3, r3, #1
 390 0052 1360     		str	r3, [r2]
 545:Core/Src/stm32f103xx_CMSIS.c **** 
 546:Core/Src/stm32f103xx_CMSIS.c **** }
 391              		.loc 2 546 1
 392 0054 00BF     		nop
 393 0056 BD46     		mov	sp, r7
 394              		.cfi_def_cfa_register 13
 395              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 44


 396 0058 80BC     		pop	{r7}
 397              		.cfi_restore 7
 398              		.cfi_def_cfa_offset 0
 399 005a 7047     		bx	lr
 400              	.L17:
 401              		.align	2
 402              	.L16:
 403 005c 10E000E0 		.word	-536813552
 404 0060 3F190100 		.word	71999
 405              		.cfi_endproc
 406              	.LFE70:
 408              		.global	SysTimer_ms
 409              		.section	.bss.SysTimer_ms,"aw",%nobits
 410              		.align	2
 413              	SysTimer_ms:
 414 0000 00000000 		.space	4
 415              		.global	Delay_counter_ms
 416              		.section	.bss.Delay_counter_ms,"aw",%nobits
 417              		.align	2
 420              	Delay_counter_ms:
 421 0000 00000000 		.space	4
 422              		.global	Timeout_counter_ms
 423              		.section	.bss.Timeout_counter_ms,"aw",%nobits
 424              		.align	2
 427              	Timeout_counter_ms:
 428 0000 00000000 		.space	4
 429              		.section	.text.Delay_ms,"ax",%progbits
 430              		.align	1
 431              		.global	Delay_ms
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 436              	Delay_ms:
 437              	.LFB71:
 547:Core/Src/stm32f103xx_CMSIS.c **** 
 548:Core/Src/stm32f103xx_CMSIS.c **** /**
 549:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 550:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  Delay   HAL_GetTick()
 551:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 552:Core/Src/stm32f103xx_CMSIS.c ****  */
 553:Core/Src/stm32f103xx_CMSIS.c **** 
 554:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t SysTimer_ms = 0; //,  HAL_GetTick()
 555:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Delay_counter_ms = 0; //   Delay_ms
 556:Core/Src/stm32f103xx_CMSIS.c **** volatile uint32_t Timeout_counter_ms = 0; //   
 557:Core/Src/stm32f103xx_CMSIS.c **** 
 558:Core/Src/stm32f103xx_CMSIS.c **** /**
 559:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 560:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Delay_ms
 561:Core/Src/stm32f103xx_CMSIS.c ****  *  @param   uint32_t Milliseconds -    
 562:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 563:Core/Src/stm32f103xx_CMSIS.c ****  **/
 564:Core/Src/stm32f103xx_CMSIS.c **** void Delay_ms(uint32_t Milliseconds) {
 438              		.loc 2 564 38
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 1, uses_anonymous_args = 0
 442              		@ link register save eliminated.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 45


 443 0000 80B4     		push	{r7}
 444              		.cfi_def_cfa_offset 4
 445              		.cfi_offset 7, -4
 446 0002 83B0     		sub	sp, sp, #12
 447              		.cfi_def_cfa_offset 16
 448 0004 00AF     		add	r7, sp, #0
 449              		.cfi_def_cfa_register 7
 450 0006 7860     		str	r0, [r7, #4]
 565:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_counter_ms = Milliseconds;
 451              		.loc 2 565 19
 452 0008 064A     		ldr	r2, .L20
 453 000a 7B68     		ldr	r3, [r7, #4]
 454 000c 1360     		str	r3, [r2]
 566:Core/Src/stm32f103xx_CMSIS.c **** 	while (Delay_counter_ms != 0) ;
 455              		.loc 2 566 8
 456 000e 00BF     		nop
 457              	.L19:
 458              		.loc 2 566 26 discriminator 1
 459 0010 044B     		ldr	r3, .L20
 460 0012 1B68     		ldr	r3, [r3]
 461              		.loc 2 566 8 discriminator 1
 462 0014 002B     		cmp	r3, #0
 463 0016 FBD1     		bne	.L19
 567:Core/Src/stm32f103xx_CMSIS.c **** }
 464              		.loc 2 567 1
 465 0018 00BF     		nop
 466 001a 00BF     		nop
 467 001c 0C37     		adds	r7, r7, #12
 468              		.cfi_def_cfa_offset 4
 469 001e BD46     		mov	sp, r7
 470              		.cfi_def_cfa_register 13
 471              		@ sp needed
 472 0020 80BC     		pop	{r7}
 473              		.cfi_restore 7
 474              		.cfi_def_cfa_offset 0
 475 0022 7047     		bx	lr
 476              	.L21:
 477              		.align	2
 478              	.L20:
 479 0024 00000000 		.word	Delay_counter_ms
 480              		.cfi_endproc
 481              	.LFE71:
 483              		.section	.text.SysTick_Handler,"ax",%progbits
 484              		.align	1
 485              		.weak	SysTick_Handler
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	SysTick_Handler:
 491              	.LFB72:
 568:Core/Src/stm32f103xx_CMSIS.c **** 
 569:Core/Src/stm32f103xx_CMSIS.c **** /**
 570:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 571:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    COUNTFLAG (. . 4.5.1 SysTick control and stat
 572:Core/Src/stm32f103xx_CMSIS.c ****  *   ()     startup
 573:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
 574:Core/Src/stm32f103xx_CMSIS.c ****  */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 46


 575:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void SysTick_Handler(void) {
 492              		.loc 2 575 35
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 1, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 497 0000 80B4     		push	{r7}
 498              		.cfi_def_cfa_offset 4
 499              		.cfi_offset 7, -4
 500 0002 00AF     		add	r7, sp, #0
 501              		.cfi_def_cfa_register 7
 576:Core/Src/stm32f103xx_CMSIS.c **** 
 577:Core/Src/stm32f103xx_CMSIS.c **** 	SysTimer_ms++;
 502              		.loc 2 577 13
 503 0004 0D4B     		ldr	r3, .L26
 504 0006 1B68     		ldr	r3, [r3]
 505 0008 0133     		adds	r3, r3, #1
 506 000a 0C4A     		ldr	r2, .L26
 507 000c 1360     		str	r3, [r2]
 578:Core/Src/stm32f103xx_CMSIS.c **** 
 579:Core/Src/stm32f103xx_CMSIS.c **** 	if (Delay_counter_ms) {
 508              		.loc 2 579 6
 509 000e 0C4B     		ldr	r3, .L26+4
 510 0010 1B68     		ldr	r3, [r3]
 511              		.loc 2 579 5
 512 0012 002B     		cmp	r3, #0
 513 0014 04D0     		beq	.L23
 580:Core/Src/stm32f103xx_CMSIS.c **** 		Delay_counter_ms--;
 514              		.loc 2 580 19
 515 0016 0A4B     		ldr	r3, .L26+4
 516 0018 1B68     		ldr	r3, [r3]
 517 001a 013B     		subs	r3, r3, #1
 518 001c 084A     		ldr	r2, .L26+4
 519 001e 1360     		str	r3, [r2]
 520              	.L23:
 581:Core/Src/stm32f103xx_CMSIS.c **** 	}
 582:Core/Src/stm32f103xx_CMSIS.c **** 	if (Timeout_counter_ms) {
 521              		.loc 2 582 6
 522 0020 084B     		ldr	r3, .L26+8
 523 0022 1B68     		ldr	r3, [r3]
 524              		.loc 2 582 5
 525 0024 002B     		cmp	r3, #0
 526 0026 04D0     		beq	.L25
 583:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms--;
 527              		.loc 2 583 21
 528 0028 064B     		ldr	r3, .L26+8
 529 002a 1B68     		ldr	r3, [r3]
 530 002c 013B     		subs	r3, r3, #1
 531 002e 054A     		ldr	r2, .L26+8
 532 0030 1360     		str	r3, [r2]
 533              	.L25:
 584:Core/Src/stm32f103xx_CMSIS.c **** 	}
 585:Core/Src/stm32f103xx_CMSIS.c **** #if defined FreeRTOS_USE
 586:Core/Src/stm32f103xx_CMSIS.c **** 	xPortSysTickHandler();
 587:Core/Src/stm32f103xx_CMSIS.c **** #endif
 588:Core/Src/stm32f103xx_CMSIS.c **** }
 534              		.loc 2 588 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 47


 535 0032 00BF     		nop
 536 0034 BD46     		mov	sp, r7
 537              		.cfi_def_cfa_register 13
 538              		@ sp needed
 539 0036 80BC     		pop	{r7}
 540              		.cfi_restore 7
 541              		.cfi_def_cfa_offset 0
 542 0038 7047     		bx	lr
 543              	.L27:
 544 003a 00BF     		.align	2
 545              	.L26:
 546 003c 00000000 		.word	SysTimer_ms
 547 0040 00000000 		.word	Delay_counter_ms
 548 0044 00000000 		.word	Timeout_counter_ms
 549              		.cfi_endproc
 550              	.LFE72:
 552              		.section	.text.CMSIS_PC13_OUTPUT_Push_Pull_init,"ax",%progbits
 553              		.align	1
 554              		.global	CMSIS_PC13_OUTPUT_Push_Pull_init
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	CMSIS_PC13_OUTPUT_Push_Pull_init:
 560              	.LFB73:
 589:Core/Src/stm32f103xx_CMSIS.c **** 
 590:Core/Src/stm32f103xx_CMSIS.c **** 
 591:Core/Src/stm32f103xx_CMSIS.c **** 
 592:Core/Src/stm32f103xx_CMSIS.c **** /*==============================  GPIO =======================================*/
 593:Core/Src/stm32f103xx_CMSIS.c **** /**
 594:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 595:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  GPIO
 596:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 597:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 598:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 599:Core/Src/stm32f103xx_CMSIS.c ****  */
 600:Core/Src/stm32f103xx_CMSIS.c **** 
 601:Core/Src/stm32f103xx_CMSIS.c ****  /*  */
 602:Core/Src/stm32f103xx_CMSIS.c **** 
 603:Core/Src/stm32f103xx_CMSIS.c ****  /*    */
 604:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); //  
 605:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPAEN); // 
 606:Core/Src/stm32f103xx_CMSIS.c **** 
 607:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); //  
 608:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPBEN); // 
 609:Core/Src/stm32f103xx_CMSIS.c **** 
 610:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); //  
 611:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPCEN); // 
 612:Core/Src/stm32f103xx_CMSIS.c **** 
 613:Core/Src/stm32f103xx_CMSIS.c ****  // SET_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); //  
 614:Core/Src/stm32f103xx_CMSIS.c ****  //CLEAR_BIT(RCC->RCC_APB2ENR_AFIOEN, RCC_APB2ENR_IOPDEN); // 
 615:Core/Src/stm32f103xx_CMSIS.c **** 
 616:Core/Src/stm32f103xx_CMSIS.c ****  /**
 617:Core/Src/stm32f103xx_CMSIS.c ****  *     2 :
 618:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL  CRH (.  9.2.1 Port configuration register low (GPIOx_CRL) (x=A..G) (. 171)
 619:Core/Src/stm32f103xx_CMSIS.c ****  *   . 9.2.2 Port configuration register high (GPIOx_CRH) (x=A..G) (. 172))
 620:Core/Src/stm32f103xx_CMSIS.c ****  *  CRL     0  7
 621:Core/Src/stm32f103xx_CMSIS.c ****  *  CRH     8  15
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 48


 622:Core/Src/stm32f103xx_CMSIS.c ****  */
 623:Core/Src/stm32f103xx_CMSIS.c **** 
 624:Core/Src/stm32f103xx_CMSIS.c ****  /**
 625:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 29 : 28, 25 : 24,
 626:Core/Src/stm32f103xx_CMSIS.c ****  *  21 : 20, 17 : 16, 13 : 12,
 627:Core/Src/stm32f103xx_CMSIS.c ****  *  9 : 8, 5 : 4, 1 : 0
 628:Core/Src/stm32f103xx_CMSIS.c ****  *  MODEy[1 : 0] : Port x mode bits(y = 0 .. 7)
 629:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 630:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 631:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Input mode(reset state)
 632:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Output mode, max speed 10 MHz.
 633:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Output mode, max speed 2 MHz.
 634:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Output mode, max speed 50 MHz
 635:Core/Src/stm32f103xx_CMSIS.c ****  */
 636:Core/Src/stm32f103xx_CMSIS.c **** 
 637:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b11 << GPIO_CRH_MODE13_Pos); // GPIOC
 638:Core/Src/stm32f103xx_CMSIS.c **** 
 639:Core/Src/stm32f103xx_CMSIS.c ****  /**
 640:Core/Src/stm32f103xx_CMSIS.c ****  *  Bits 31 : 30, 27 : 26,
 641:Core/Src/stm32f103xx_CMSIS.c ****  *  23 : 22, 19 : 18, 15 : 14,
 642:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : 10, 7 : 6, 3 : 2
 643:Core/Src/stm32f103xx_CMSIS.c ****  *  CNFy[1 : 0] : Port x configuration bits(y = 0 .. 7)
 644:Core/Src/stm32f103xx_CMSIS.c ****  *  These bits are written by software to configure the corresponding I / O port.
 645:Core/Src/stm32f103xx_CMSIS.c ****  *  Refer to Table 20 : Port bit configuration table.
 646:Core/Src/stm32f103xx_CMSIS.c ****  *  In input mode(MODE[1 : 0] = 00) :
 647:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : Analog mode
 648:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : Floating input(reset state)
 649:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Input with pull - up / pull - down
 650:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Reserved
 651:Core/Src/stm32f103xx_CMSIS.c ****  *  In output mode(MODE[1 : 0] > 00) :
 652:Core/Src/stm32f103xx_CMSIS.c ****  *  00 : General purpose output push - pull
 653:Core/Src/stm32f103xx_CMSIS.c ****  *  01 : General purpose output Open - drain
 654:Core/Src/stm32f103xx_CMSIS.c ****  *  10 : Alternate function output Push - pull
 655:Core/Src/stm32f103xx_CMSIS.c ****  *  11 : Alternate function output Open - drain
 656:Core/Src/stm32f103xx_CMSIS.c ****  */
 657:Core/Src/stm32f103xx_CMSIS.c **** 
 658:Core/Src/stm32f103xx_CMSIS.c ****  //..     Output,    :
 659:Core/Src/stm32f103xx_CMSIS.c ****  //  In output mode(MODE[1 : 0] > 00) :
 660:Core/Src/stm32f103xx_CMSIS.c ****  //  00 : General purpose output push - pull
 661:Core/Src/stm32f103xx_CMSIS.c ****  //  01 : General purpose output Open - drain
 662:Core/Src/stm32f103xx_CMSIS.c ****  //  10 : Alternate function output Push - pull
 663:Core/Src/stm32f103xx_CMSIS.c ****  //  11 : Alternate function output Open - drain
 664:Core/Src/stm32f103xx_CMSIS.c **** 
 665:Core/Src/stm32f103xx_CMSIS.c ****  //MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 666:Core/Src/stm32f103xx_CMSIS.c **** 
 667:Core/Src/stm32f103xx_CMSIS.c ****  /*   */
 668:Core/Src/stm32f103xx_CMSIS.c **** 
 669:Core/Src/stm32f103xx_CMSIS.c ****  /**
 670:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 671:Core/Src/stm32f103xx_CMSIS.c ****   *  @breif  PIN PC13     Push-Pull  
 672:Core/Src/stm32f103xx_CMSIS.c ****   *  Reference Manual/. .9.2 GPIO registers (. 171)
 673:Core/Src/stm32f103xx_CMSIS.c ****   *    (GPIOs and AFIOs)   
 674:Core/Src/stm32f103xx_CMSIS.c ****   ***************************************************************************************
 675:Core/Src/stm32f103xx_CMSIS.c ****   */
 676:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PC13_OUTPUT_Push_Pull_init(void) {
 561              		.loc 2 676 45
 562              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 49


 563              		@ args = 0, pretend = 0, frame = 0
 564              		@ frame_needed = 1, uses_anonymous_args = 0
 565              		@ link register save eliminated.
 566 0000 80B4     		push	{r7}
 567              		.cfi_def_cfa_offset 4
 568              		.cfi_offset 7, -4
 569 0002 00AF     		add	r7, sp, #0
 570              		.cfi_def_cfa_register 7
 677:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 571              		.loc 2 677 2
 572 0004 0B4B     		ldr	r3, .L29
 573 0006 9B69     		ldr	r3, [r3, #24]
 574 0008 0A4A     		ldr	r2, .L29
 575 000a 43F01003 		orr	r3, r3, #16
 576 000e 9361     		str	r3, [r2, #24]
 678:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_MODE13, 0b10 << GPIO_CRH_MODE13_Pos); // GPIOC 
 577              		.loc 2 678 2
 578 0010 094B     		ldr	r3, .L29+4
 579 0012 5B68     		ldr	r3, [r3, #4]
 580 0014 23F44013 		bic	r3, r3, #3145728
 581 0018 074A     		ldr	r2, .L29+4
 582 001a 43F40013 		orr	r3, r3, #2097152
 583 001e 5360     		str	r3, [r2, #4]
 679:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOC->CRH, GPIO_CRH_CNF13, 0b00 << GPIO_CRH_CNF13_Pos); // GPIOC 
 584              		.loc 2 679 2
 585 0020 054B     		ldr	r3, .L29+4
 586 0022 5B68     		ldr	r3, [r3, #4]
 587 0024 044A     		ldr	r2, .L29+4
 588 0026 23F44003 		bic	r3, r3, #12582912
 589 002a 5360     		str	r3, [r2, #4]
 680:Core/Src/stm32f103xx_CMSIS.c **** }
 590              		.loc 2 680 1
 591 002c 00BF     		nop
 592 002e BD46     		mov	sp, r7
 593              		.cfi_def_cfa_register 13
 594              		@ sp needed
 595 0030 80BC     		pop	{r7}
 596              		.cfi_restore 7
 597              		.cfi_def_cfa_offset 0
 598 0032 7047     		bx	lr
 599              	.L30:
 600              		.align	2
 601              	.L29:
 602 0034 00100240 		.word	1073876992
 603 0038 00100140 		.word	1073811456
 604              		.cfi_endproc
 605              	.LFE73:
 607              		.section	.text.CMSIS_GPIO_MODE_Set,"ax",%progbits
 608              		.align	1
 609              		.syntax unified
 610              		.thumb
 611              		.thumb_func
 613              	CMSIS_GPIO_MODE_Set:
 614              	.LFB74:
 681:Core/Src/stm32f103xx_CMSIS.c **** 
 682:Core/Src/stm32f103xx_CMSIS.c **** // 
 683:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_MODE_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Reg, uint8_t Data) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 50


 615              		.loc 2 683 98
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 16
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0000 80B4     		push	{r7}
 621              		.cfi_def_cfa_offset 4
 622              		.cfi_offset 7, -4
 623 0002 85B0     		sub	sp, sp, #20
 624              		.cfi_def_cfa_offset 24
 625 0004 00AF     		add	r7, sp, #0
 626              		.cfi_def_cfa_register 7
 627 0006 7860     		str	r0, [r7, #4]
 628 0008 0846     		mov	r0, r1
 629 000a 1146     		mov	r1, r2
 630 000c 1A46     		mov	r2, r3
 631 000e 0346     		mov	r3, r0
 632 0010 FB70     		strb	r3, [r7, #3]
 633 0012 0B46     		mov	r3, r1
 634 0014 BB70     		strb	r3, [r7, #2]
 635 0016 1346     		mov	r3, r2
 636 0018 7B70     		strb	r3, [r7, #1]
 684:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Mode = 0;
 637              		.loc 2 684 10
 638 001a 0023     		movs	r3, #0
 639 001c FB73     		strb	r3, [r7, #15]
 685:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 640              		.loc 2 685 2
 641 001e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 642 0020 002B     		cmp	r3, #0
 643 0022 02D0     		beq	.L32
 644 0024 012B     		cmp	r3, #1
 645 0026 13D0     		beq	.L33
 686:Core/Src/stm32f103xx_CMSIS.c **** 	case(0):
 687:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 688:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 689:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 690:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 691:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 692:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 693:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
 694:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 695:Core/Src/stm32f103xx_CMSIS.c **** 	}
 696:Core/Src/stm32f103xx_CMSIS.c **** }
 646              		.loc 2 696 1
 647 0028 28E0     		b	.L35
 648              	.L32:
 687:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << Mode), Data << Mode); 	
 649              		.loc 2 687 8
 650 002a FB78     		ldrb	r3, [r7, #3]
 651 002c 9B00     		lsls	r3, r3, #2
 652 002e FB73     		strb	r3, [r7, #15]
 688:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 653              		.loc 2 688 3
 654 0030 7B68     		ldr	r3, [r7, #4]
 655 0032 1A68     		ldr	r2, [r3]
 656 0034 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 51


 657 0036 0321     		movs	r1, #3
 658 0038 01FA03F3 		lsl	r3, r1, r3
 659 003c DB43     		mvns	r3, r3
 660 003e 1340     		ands	r3, r3, r2
 661 0040 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 662 0042 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 663 0044 01FA02F2 		lsl	r2, r1, r2
 664 0048 1A43     		orrs	r2, r2, r3
 665 004a 7B68     		ldr	r3, [r7, #4]
 666 004c 1A60     		str	r2, [r3]
 689:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 667              		.loc 2 689 3
 668 004e 15E0     		b	.L34
 669              	.L33:
 691:Core/Src/stm32f103xx_CMSIS.c **** 		Mode = GPIO_Pin * 4;
 670              		.loc 2 691 12
 671 0050 FB78     		ldrb	r3, [r7, #3]
 672 0052 083B     		subs	r3, r3, #8
 673 0054 FB70     		strb	r3, [r7, #3]
 692:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << Mode), Data << Mode); 	
 674              		.loc 2 692 8
 675 0056 FB78     		ldrb	r3, [r7, #3]
 676 0058 9B00     		lsls	r3, r3, #2
 677 005a FB73     		strb	r3, [r7, #15]
 693:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 678              		.loc 2 693 3
 679 005c 7B68     		ldr	r3, [r7, #4]
 680 005e 5A68     		ldr	r2, [r3, #4]
 681 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 682 0062 0321     		movs	r1, #3
 683 0064 01FA03F3 		lsl	r3, r1, r3
 684 0068 DB43     		mvns	r3, r3
 685 006a 1340     		ands	r3, r3, r2
 686 006c 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 687 006e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 688 0070 01FA02F2 		lsl	r2, r1, r2
 689 0074 1A43     		orrs	r2, r2, r3
 690 0076 7B68     		ldr	r3, [r7, #4]
 691 0078 5A60     		str	r2, [r3, #4]
 694:Core/Src/stm32f103xx_CMSIS.c **** 	}
 692              		.loc 2 694 3
 693 007a 00BF     		nop
 694              	.L34:
 695              	.L35:
 696              		.loc 2 696 1
 697 007c 00BF     		nop
 698 007e 1437     		adds	r7, r7, #20
 699              		.cfi_def_cfa_offset 4
 700 0080 BD46     		mov	sp, r7
 701              		.cfi_def_cfa_register 13
 702              		@ sp needed
 703 0082 80BC     		pop	{r7}
 704              		.cfi_restore 7
 705              		.cfi_def_cfa_offset 0
 706 0084 7047     		bx	lr
 707              		.cfi_endproc
 708              	.LFE74:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 52


 710              		.section	.text.CMSIS_GPIO_SPEED_Set,"ax",%progbits
 711              		.align	1
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
 716              	CMSIS_GPIO_SPEED_Set:
 717              	.LFB75:
 697:Core/Src/stm32f103xx_CMSIS.c **** 
 698:Core/Src/stm32f103xx_CMSIS.c **** // 
 699:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_SPEED_Set(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Speed) {
 718              		.loc 2 699 87
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 16
 721              		@ frame_needed = 1, uses_anonymous_args = 0
 722 0000 80B5     		push	{r7, lr}
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 84B0     		sub	sp, sp, #16
 727              		.cfi_def_cfa_offset 24
 728 0004 00AF     		add	r7, sp, #0
 729              		.cfi_def_cfa_register 7
 730 0006 7860     		str	r0, [r7, #4]
 731 0008 0B46     		mov	r3, r1
 732 000a FB70     		strb	r3, [r7, #3]
 733 000c 1346     		mov	r3, r2
 734 000e BB70     		strb	r3, [r7, #2]
 700:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t Reg = 0;
 735              		.loc 2 700 10
 736 0010 0023     		movs	r3, #0
 737 0012 FB73     		strb	r3, [r7, #15]
 701:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
 738              		.loc 2 701 5
 739 0014 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 740 0016 072B     		cmp	r3, #7
 741 0018 02D8     		bhi	.L37
 702:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 0;
 742              		.loc 2 702 7
 743 001a 0023     		movs	r3, #0
 744 001c FB73     		strb	r3, [r7, #15]
 745 001e 01E0     		b	.L38
 746              	.L37:
 703:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 704:Core/Src/stm32f103xx_CMSIS.c **** 		Reg = 1;
 747              		.loc 2 704 7
 748 0020 0123     		movs	r3, #1
 749 0022 FB73     		strb	r3, [r7, #15]
 750              	.L38:
 705:Core/Src/stm32f103xx_CMSIS.c **** 	}
 706:Core/Src/stm32f103xx_CMSIS.c **** 	//MODE
 707:Core/Src/stm32f103xx_CMSIS.c **** 	if (Speed == GPIO_SPEED_RESERVED) {
 751              		.loc 2 707 5
 752 0024 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 753 0026 002B     		cmp	r3, #0
 754 0028 06D1     		bne	.L39
 708:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b00);
 755              		.loc 2 708 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 53


 756 002a FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 757 002c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 758 002e 0023     		movs	r3, #0
 759 0030 7868     		ldr	r0, [r7, #4]
 760 0032 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 709:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 710:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b01);
 711:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 712:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 713:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 714:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 715:Core/Src/stm32f103xx_CMSIS.c **** 	}
 716:Core/Src/stm32f103xx_CMSIS.c **** }
 761              		.loc 2 716 1
 762 0036 1CE0     		b	.L43
 763              	.L39:
 709:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_10_MHZ) {
 764              		.loc 2 709 12
 765 0038 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 766 003a 012B     		cmp	r3, #1
 767 003c 06D1     		bne	.L41
 710:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_2_MHZ) {
 768              		.loc 2 710 3
 769 003e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 770 0040 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 771 0042 0123     		movs	r3, #1
 772 0044 7868     		ldr	r0, [r7, #4]
 773 0046 FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 774              		.loc 2 716 1
 775 004a 12E0     		b	.L43
 776              	.L41:
 711:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b10);
 777              		.loc 2 711 12
 778 004c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 779 004e 022B     		cmp	r3, #2
 780 0050 06D1     		bne	.L42
 712:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (Speed == GPIO_SPEED_50_MHZ) {
 781              		.loc 2 712 3
 782 0052 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 783 0054 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 784 0056 0223     		movs	r3, #2
 785 0058 7868     		ldr	r0, [r7, #4]
 786 005a FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 787              		.loc 2 716 1
 788 005e 08E0     		b	.L43
 789              	.L42:
 713:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_MODE_Set(GPIO, GPIO_Pin, Reg, 0b11);
 790              		.loc 2 713 12
 791 0060 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 792 0062 032B     		cmp	r3, #3
 793 0064 05D1     		bne	.L43
 714:Core/Src/stm32f103xx_CMSIS.c **** 	}
 794              		.loc 2 714 3
 795 0066 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 796 0068 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 797 006a 0323     		movs	r3, #3
 798 006c 7868     		ldr	r0, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 54


 799 006e FFF7FEFF 		bl	CMSIS_GPIO_MODE_Set
 800              	.L43:
 801              		.loc 2 716 1
 802 0072 00BF     		nop
 803 0074 1037     		adds	r7, r7, #16
 804              		.cfi_def_cfa_offset 8
 805 0076 BD46     		mov	sp, r7
 806              		.cfi_def_cfa_register 13
 807              		@ sp needed
 808 0078 80BD     		pop	{r7, pc}
 809              		.cfi_endproc
 810              	.LFE75:
 812              		.section	.text.CMSIS_GPIO_CNF_Set,"ax",%progbits
 813              		.align	1
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 818              	CMSIS_GPIO_CNF_Set:
 819              	.LFB76:
 717:Core/Src/stm32f103xx_CMSIS.c **** 
 718:Core/Src/stm32f103xx_CMSIS.c **** // 
 719:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_CNF_Set(GPIO_TypeDef *GPIO, uint8_t Reg, uint8_t Mode, uint8_t* CNF_Pos) {
 820              		.loc 2 719 97
 821              		.cfi_startproc
 822              		@ args = 0, pretend = 0, frame = 16
 823              		@ frame_needed = 1, uses_anonymous_args = 0
 824              		@ link register save eliminated.
 825 0000 80B4     		push	{r7}
 826              		.cfi_def_cfa_offset 4
 827              		.cfi_offset 7, -4
 828 0002 85B0     		sub	sp, sp, #20
 829              		.cfi_def_cfa_offset 24
 830 0004 00AF     		add	r7, sp, #0
 831              		.cfi_def_cfa_register 7
 832 0006 F860     		str	r0, [r7, #12]
 833 0008 7B60     		str	r3, [r7, #4]
 834 000a 0B46     		mov	r3, r1
 835 000c FB72     		strb	r3, [r7, #11]
 836 000e 1346     		mov	r3, r2
 837 0010 BB72     		strb	r3, [r7, #10]
 720:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Reg) {
 838              		.loc 2 720 2
 839 0012 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 840 0014 002B     		cmp	r3, #0
 841 0016 02D0     		beq	.L45
 842 0018 012B     		cmp	r3, #1
 843 001a 12D0     		beq	.L46
 721:Core/Src/stm32f103xx_CMSIS.c **** 	case (0):
 722:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRL, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 723:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 724:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 725:Core/Src/stm32f103xx_CMSIS.c **** 		MODIFY_REG(GPIO->CRH, (0x3UL << *CNF_Pos), Mode << *CNF_Pos); 
 726:Core/Src/stm32f103xx_CMSIS.c **** 	}
 727:Core/Src/stm32f103xx_CMSIS.c **** }
 844              		.loc 2 727 1
 845 001c 21E0     		b	.L48
 846              	.L45:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 55


 722:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 847              		.loc 2 722 3
 848 001e FB68     		ldr	r3, [r7, #12]
 849 0020 1A68     		ldr	r2, [r3]
 850 0022 7B68     		ldr	r3, [r7, #4]
 851 0024 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 852 0026 1946     		mov	r1, r3
 853 0028 0323     		movs	r3, #3
 854 002a 8B40     		lsls	r3, r3, r1
 855 002c DB43     		mvns	r3, r3
 856 002e 1340     		ands	r3, r3, r2
 857 0030 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 858 0032 7968     		ldr	r1, [r7, #4]
 859 0034 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 860 0036 8A40     		lsls	r2, r2, r1
 861 0038 1A43     		orrs	r2, r2, r3
 862 003a FB68     		ldr	r3, [r7, #12]
 863 003c 1A60     		str	r2, [r3]
 723:Core/Src/stm32f103xx_CMSIS.c **** 	case(1):
 864              		.loc 2 723 3
 865 003e 00BF     		nop
 866              		.loc 2 727 1
 867 0040 0FE0     		b	.L48
 868              	.L46:
 725:Core/Src/stm32f103xx_CMSIS.c **** 	}
 869              		.loc 2 725 3
 870 0042 FB68     		ldr	r3, [r7, #12]
 871 0044 5A68     		ldr	r2, [r3, #4]
 872 0046 7B68     		ldr	r3, [r7, #4]
 873 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 874 004a 1946     		mov	r1, r3
 875 004c 0323     		movs	r3, #3
 876 004e 8B40     		lsls	r3, r3, r1
 877 0050 DB43     		mvns	r3, r3
 878 0052 1340     		ands	r3, r3, r2
 879 0054 BA7A     		ldrb	r2, [r7, #10]	@ zero_extendqisi2
 880 0056 7968     		ldr	r1, [r7, #4]
 881 0058 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 882 005a 8A40     		lsls	r2, r2, r1
 883 005c 1A43     		orrs	r2, r2, r3
 884 005e FB68     		ldr	r3, [r7, #12]
 885 0060 5A60     		str	r2, [r3, #4]
 886              	.L48:
 887              		.loc 2 727 1
 888 0062 00BF     		nop
 889 0064 1437     		adds	r7, r7, #20
 890              		.cfi_def_cfa_offset 4
 891 0066 BD46     		mov	sp, r7
 892              		.cfi_def_cfa_register 13
 893              		@ sp needed
 894 0068 80BC     		pop	{r7}
 895              		.cfi_restore 7
 896              		.cfi_def_cfa_offset 0
 897 006a 7047     		bx	lr
 898              		.cfi_endproc
 899              	.LFE76:
 901              		.section	.text.CMSIS_GPIO_Reg_Set,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 56


 902              		.align	1
 903              		.syntax unified
 904              		.thumb
 905              		.thumb_func
 907              	CMSIS_GPIO_Reg_Set:
 908              	.LFB77:
 728:Core/Src/stm32f103xx_CMSIS.c **** 
 729:Core/Src/stm32f103xx_CMSIS.c **** // 
 730:Core/Src/stm32f103xx_CMSIS.c **** static void CMSIS_GPIO_Reg_Set(GPIO_TypeDef *GPIO, uint8_t* GPIO_Pin, uint8_t Configuration_mode, u
 909              		.loc 2 730 144
 910              		.cfi_startproc
 911              		@ args = 8, pretend = 0, frame = 16
 912              		@ frame_needed = 1, uses_anonymous_args = 0
 913 0000 80B5     		push	{r7, lr}
 914              		.cfi_def_cfa_offset 8
 915              		.cfi_offset 7, -8
 916              		.cfi_offset 14, -4
 917 0002 84B0     		sub	sp, sp, #16
 918              		.cfi_def_cfa_offset 24
 919 0004 00AF     		add	r7, sp, #0
 920              		.cfi_def_cfa_register 7
 921 0006 F860     		str	r0, [r7, #12]
 922 0008 B960     		str	r1, [r7, #8]
 923 000a 1146     		mov	r1, r2
 924 000c 1A46     		mov	r2, r3
 925 000e 0B46     		mov	r3, r1
 926 0010 FB71     		strb	r3, [r7, #7]
 927 0012 1346     		mov	r3, r2
 928 0014 BB71     		strb	r3, [r7, #6]
 731:Core/Src/stm32f103xx_CMSIS.c **** 	switch (Configuration_mode) {
 929              		.loc 2 731 2
 930 0016 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 931 0018 022B     		cmp	r3, #2
 932 001a 30D0     		beq	.L50
 933 001c 022B     		cmp	r3, #2
 934 001e 6FDC     		bgt	.L66
 935 0020 002B     		cmp	r3, #0
 936 0022 02D0     		beq	.L52
 937 0024 012B     		cmp	r3, #1
 938 0026 15D0     		beq	.L53
 732:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_GENERAL_PURPOSE_OUTPUT):
 733:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 734:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 735:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 736:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 737:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 738:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 739:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 740:Core/Src/stm32f103xx_CMSIS.c **** 		}
 741:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 742:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 743:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 744:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 745:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 746:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 747:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 748:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b11, *(&CNF_Pos));
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 57


 749:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 750:Core/Src/stm32f103xx_CMSIS.c **** 		}
 751:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 752:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 753:Core/Src/stm32f103xx_CMSIS.c **** 		switch (Type) {
 754:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 755:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b00, *(&CNF_Pos));
 756:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 757:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 758:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b01, *(&CNF_Pos));
 759:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 760:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 761:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 762:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 763:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 764:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 765:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_GPIO_CNF_Set(GPIO, Reg, 0b10, *(&CNF_Pos));
 766:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 767:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 768:Core/Src/stm32f103xx_CMSIS.c **** 		}
 769:Core/Src/stm32f103xx_CMSIS.c **** 		break;
 770:Core/Src/stm32f103xx_CMSIS.c **** 	}
 771:Core/Src/stm32f103xx_CMSIS.c **** }
 939              		.loc 2 771 1
 940 0028 6AE0     		b	.L66
 941              	.L52:
 733:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 942              		.loc 2 733 3
 943 002a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 944 002c 002B     		cmp	r3, #0
 945 002e 02D0     		beq	.L54
 946 0030 012B     		cmp	r3, #1
 947 0032 07D0     		beq	.L55
 741:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 948              		.loc 2 741 3
 949 0034 64E0     		b	.L51
 950              	.L54:
 735:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 951              		.loc 2 735 4
 952 0036 FB69     		ldr	r3, [r7, #28]
 953 0038 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 954 003a 0022     		movs	r2, #0
 955 003c F868     		ldr	r0, [r7, #12]
 956 003e FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 736:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 957              		.loc 2 736 4
 958 0042 06E0     		b	.L56
 959              	.L55:
 738:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 960              		.loc 2 738 4
 961 0044 FB69     		ldr	r3, [r7, #28]
 962 0046 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 963 0048 0122     		movs	r2, #1
 964 004a F868     		ldr	r0, [r7, #12]
 965 004c FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 739:Core/Src/stm32f103xx_CMSIS.c **** 		}
 966              		.loc 2 739 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 58


 967 0050 00BF     		nop
 968              	.L56:
 741:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_ALTERNATIVE_FUNCTION_OUTPUT):
 969              		.loc 2 741 3
 970 0052 55E0     		b	.L51
 971              	.L53:
 743:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_OUTPUT_PUSH_PULL):
 972              		.loc 2 743 3
 973 0054 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 974 0056 002B     		cmp	r3, #0
 975 0058 02D0     		beq	.L57
 976 005a 012B     		cmp	r3, #1
 977 005c 07D0     		beq	.L58
 751:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 978              		.loc 2 751 3
 979 005e 4FE0     		b	.L51
 980              	.L57:
 745:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 981              		.loc 2 745 4
 982 0060 FB69     		ldr	r3, [r7, #28]
 983 0062 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 984 0064 0222     		movs	r2, #2
 985 0066 F868     		ldr	r0, [r7, #12]
 986 0068 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 746:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_OUTPUT_OPEN_DRAIN):
 987              		.loc 2 746 4
 988 006c 06E0     		b	.L59
 989              	.L58:
 748:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 990              		.loc 2 748 4
 991 006e FB69     		ldr	r3, [r7, #28]
 992 0070 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 993 0072 0322     		movs	r2, #3
 994 0074 F868     		ldr	r0, [r7, #12]
 995 0076 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 749:Core/Src/stm32f103xx_CMSIS.c **** 		}
 996              		.loc 2 749 4
 997 007a 00BF     		nop
 998              	.L59:
 751:Core/Src/stm32f103xx_CMSIS.c **** 	case(GPIO_INPUT):
 999              		.loc 2 751 3
 1000 007c 40E0     		b	.L51
 1001              	.L50:
 753:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_ANALOG):
 1002              		.loc 2 753 3
 1003 007e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1004 0080 023B     		subs	r3, r3, #2
 1005 0082 032B     		cmp	r3, #3
 1006 0084 3BD8     		bhi	.L67
 1007 0086 01A2     		adr	r2, .L62
 1008 0088 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1009              		.p2align 2
 1010              	.L62:
 1011 008c 9D000000 		.word	.L65+1
 1012 0090 AB000000 		.word	.L64+1
 1013 0094 B9000000 		.word	.L63+1
 1014 0098 DD000000 		.word	.L61+1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 59


 1015              		.p2align 1
 1016              	.L65:
 755:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1017              		.loc 2 755 4
 1018 009c FB69     		ldr	r3, [r7, #28]
 1019 009e 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1020 00a0 0022     		movs	r2, #0
 1021 00a2 F868     		ldr	r0, [r7, #12]
 1022 00a4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 756:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_FLOATING):
 1023              		.loc 2 756 4
 1024 00a8 29E0     		b	.L60
 1025              	.L64:
 758:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1026              		.loc 2 758 4
 1027 00aa FB69     		ldr	r3, [r7, #28]
 1028 00ac 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1029 00ae 0122     		movs	r2, #1
 1030 00b0 F868     		ldr	r0, [r7, #12]
 1031 00b2 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 759:Core/Src/stm32f103xx_CMSIS.c **** 		case(GPIO_INPUT_PULL_DOWN):
 1032              		.loc 2 759 4
 1033 00b6 22E0     		b	.L60
 1034              	.L63:
 761:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1035              		.loc 2 761 4
 1036 00b8 FB69     		ldr	r3, [r7, #28]
 1037 00ba 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1038 00bc 0222     		movs	r2, #2
 1039 00be F868     		ldr	r0, [r7, #12]
 1040 00c0 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 762:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1041              		.loc 2 762 4
 1042 00c4 FB68     		ldr	r3, [r7, #12]
 1043 00c6 DA68     		ldr	r2, [r3, #12]
 1044 00c8 BB68     		ldr	r3, [r7, #8]
 1045 00ca 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1046 00cc 1946     		mov	r1, r3
 1047 00ce 0123     		movs	r3, #1
 1048 00d0 8B40     		lsls	r3, r3, r1
 1049 00d2 DB43     		mvns	r3, r3
 1050 00d4 1A40     		ands	r2, r2, r3
 1051 00d6 FB68     		ldr	r3, [r7, #12]
 1052 00d8 DA60     		str	r2, [r3, #12]
 763:Core/Src/stm32f103xx_CMSIS.c **** 		case (GPIO_INPUT_PULL_UP):
 1053              		.loc 2 763 4
 1054 00da 10E0     		b	.L60
 1055              	.L61:
 765:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(GPIO->ODR, (0x1UL << *GPIO_Pin));
 1056              		.loc 2 765 4
 1057 00dc FB69     		ldr	r3, [r7, #28]
 1058 00de 397E     		ldrb	r1, [r7, #24]	@ zero_extendqisi2
 1059 00e0 0222     		movs	r2, #2
 1060 00e2 F868     		ldr	r0, [r7, #12]
 1061 00e4 FFF7FEFF 		bl	CMSIS_GPIO_CNF_Set
 766:Core/Src/stm32f103xx_CMSIS.c **** 			break;
 1062              		.loc 2 766 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 60


 1063 00e8 FB68     		ldr	r3, [r7, #12]
 1064 00ea DA68     		ldr	r2, [r3, #12]
 1065 00ec BB68     		ldr	r3, [r7, #8]
 1066 00ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1067 00f0 1946     		mov	r1, r3
 1068 00f2 0123     		movs	r3, #1
 1069 00f4 8B40     		lsls	r3, r3, r1
 1070 00f6 1A43     		orrs	r2, r2, r3
 1071 00f8 FB68     		ldr	r3, [r7, #12]
 1072 00fa DA60     		str	r2, [r3, #12]
 767:Core/Src/stm32f103xx_CMSIS.c **** 		}
 1073              		.loc 2 767 4
 1074 00fc 00BF     		nop
 1075              	.L60:
 1076              	.L67:
 769:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1077              		.loc 2 769 3
 1078 00fe 00BF     		nop
 1079              	.L51:
 1080              	.L66:
 1081              		.loc 2 771 1
 1082 0100 00BF     		nop
 1083 0102 1037     		adds	r7, r7, #16
 1084              		.cfi_def_cfa_offset 8
 1085 0104 BD46     		mov	sp, r7
 1086              		.cfi_def_cfa_register 13
 1087              		@ sp needed
 1088 0106 80BD     		pop	{r7, pc}
 1089              		.cfi_endproc
 1090              	.LFE77:
 1092              		.section	.text.CMSIS_GPIO_init,"ax",%progbits
 1093              		.align	1
 1094              		.global	CMSIS_GPIO_init
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	CMSIS_GPIO_init:
 1100              	.LFB78:
 772:Core/Src/stm32f103xx_CMSIS.c **** 
 773:Core/Src/stm32f103xx_CMSIS.c **** 
 774:Core/Src/stm32f103xx_CMSIS.c **** /**
 775:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 776:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   GPIO
 777:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 778:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 779:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *GPIO -  GPIO(A, B, C, D, E)
 780:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  GPIO_Pin -   0-15
 781:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Congiguration_mode: GPIO_GENERAL_PURPOSE_OUTPUT, GPIO_ALTERNATIVE_FUNCTION_OUTPUT, GPIO
 782:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Type: GPIO_OUTPUT_PUSH_PULL,
 783:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_OUTPUT_OPEN_DRAIN,
 784:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_ANALOG,
 785:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_FLOATING,
 786:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_DOWN,
 787:Core/Src/stm32f103xx_CMSIS.c ****  *		          GPIO_INPUT_PULL_UP
 788:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Speed: GPIO_SPEED_RESERVED,
 789:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_10_MHZ,
 790:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_2_MHZ,
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 61


 791:Core/Src/stm32f103xx_CMSIS.c ****  *		           GPIO_SPEED_50_MHZ 
 792:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 793:Core/Src/stm32f103xx_CMSIS.c ****  */
 794:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_GPIO_init(GPIO_TypeDef *GPIO, uint8_t GPIO_Pin, uint8_t Configuration_mode, uint8_t Type
 1101              		.loc 2 794 117
 1102              		.cfi_startproc
 1103              		@ args = 4, pretend = 0, frame = 16
 1104              		@ frame_needed = 1, uses_anonymous_args = 0
 1105 0000 80B5     		push	{r7, lr}
 1106              		.cfi_def_cfa_offset 8
 1107              		.cfi_offset 7, -8
 1108              		.cfi_offset 14, -4
 1109 0002 86B0     		sub	sp, sp, #24
 1110              		.cfi_def_cfa_offset 32
 1111 0004 02AF     		add	r7, sp, #8
 1112              		.cfi_def_cfa 7, 24
 1113 0006 7860     		str	r0, [r7, #4]
 1114 0008 0846     		mov	r0, r1
 1115 000a 1146     		mov	r1, r2
 1116 000c 1A46     		mov	r2, r3
 1117 000e 0346     		mov	r3, r0
 1118 0010 FB70     		strb	r3, [r7, #3]
 1119 0012 0B46     		mov	r3, r1
 1120 0014 BB70     		strb	r3, [r7, #2]
 1121 0016 1346     		mov	r3, r2
 1122 0018 7B70     		strb	r3, [r7, #1]
 795:Core/Src/stm32f103xx_CMSIS.c **** 	uint8_t CNF_Pos = 0;
 1123              		.loc 2 795 10
 1124 001a 0023     		movs	r3, #0
 1125 001c FB73     		strb	r3, [r7, #15]
 796:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO == GPIOA) {
 1126              		.loc 2 796 5
 1127 001e 7B68     		ldr	r3, [r7, #4]
 1128 0020 354A     		ldr	r2, .L77
 1129 0022 9342     		cmp	r3, r2
 1130 0024 06D1     		bne	.L69
 797:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1131              		.loc 2 797 3
 1132 0026 354B     		ldr	r3, .L77+4
 1133 0028 9B69     		ldr	r3, [r3, #24]
 1134 002a 344A     		ldr	r2, .L77+4
 1135 002c 43F00403 		orr	r3, r3, #4
 1136 0030 9361     		str	r3, [r2, #24]
 1137 0032 2AE0     		b	.L70
 1138              	.L69:
 798:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOB) {
 1139              		.loc 2 798 12
 1140 0034 7B68     		ldr	r3, [r7, #4]
 1141 0036 324A     		ldr	r2, .L77+8
 1142 0038 9342     		cmp	r3, r2
 1143 003a 06D1     		bne	.L71
 799:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1144              		.loc 2 799 3
 1145 003c 2F4B     		ldr	r3, .L77+4
 1146 003e 9B69     		ldr	r3, [r3, #24]
 1147 0040 2E4A     		ldr	r2, .L77+4
 1148 0042 43F00803 		orr	r3, r3, #8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 62


 1149 0046 9361     		str	r3, [r2, #24]
 1150 0048 1FE0     		b	.L70
 1151              	.L71:
 800:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOC) {
 1152              		.loc 2 800 12
 1153 004a 7B68     		ldr	r3, [r7, #4]
 1154 004c 2D4A     		ldr	r2, .L77+12
 1155 004e 9342     		cmp	r3, r2
 1156 0050 06D1     		bne	.L72
 801:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN); //   C
 1157              		.loc 2 801 3
 1158 0052 2A4B     		ldr	r3, .L77+4
 1159 0054 9B69     		ldr	r3, [r3, #24]
 1160 0056 294A     		ldr	r2, .L77+4
 1161 0058 43F01003 		orr	r3, r3, #16
 1162 005c 9361     		str	r3, [r2, #24]
 1163 005e 14E0     		b	.L70
 1164              	.L72:
 802:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOD) {
 1165              		.loc 2 802 12
 1166 0060 7B68     		ldr	r3, [r7, #4]
 1167 0062 294A     		ldr	r2, .L77+16
 1168 0064 9342     		cmp	r3, r2
 1169 0066 06D1     		bne	.L73
 803:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPDEN); //   D
 1170              		.loc 2 803 3
 1171 0068 244B     		ldr	r3, .L77+4
 1172 006a 9B69     		ldr	r3, [r3, #24]
 1173 006c 234A     		ldr	r2, .L77+4
 1174 006e 43F02003 		orr	r3, r3, #32
 1175 0072 9361     		str	r3, [r2, #24]
 1176 0074 09E0     		b	.L70
 1177              	.L73:
 804:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (GPIO == GPIOE) {
 1178              		.loc 2 804 12
 1179 0076 7B68     		ldr	r3, [r7, #4]
 1180 0078 244A     		ldr	r2, .L77+20
 1181 007a 9342     		cmp	r3, r2
 1182 007c 05D1     		bne	.L70
 805:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPEEN); //   E
 1183              		.loc 2 805 3
 1184 007e 1F4B     		ldr	r3, .L77+4
 1185 0080 9B69     		ldr	r3, [r3, #24]
 1186 0082 1E4A     		ldr	r2, .L77+4
 1187 0084 43F04003 		orr	r3, r3, #64
 1188 0088 9361     		str	r3, [r2, #24]
 1189              	.L70:
 806:Core/Src/stm32f103xx_CMSIS.c **** 	}
 807:Core/Src/stm32f103xx_CMSIS.c **** 	
 808:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_GPIO_SPEED_Set(GPIO, GPIO_Pin, Speed);
 1190              		.loc 2 808 2
 1191 008a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1192 008c 3A7E     		ldrb	r2, [r7, #24]	@ zero_extendqisi2
 1193 008e 1946     		mov	r1, r3
 1194 0090 7868     		ldr	r0, [r7, #4]
 1195 0092 FFF7FEFF 		bl	CMSIS_GPIO_SPEED_Set
 809:Core/Src/stm32f103xx_CMSIS.c **** 	
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 63


 810:Core/Src/stm32f103xx_CMSIS.c **** 	if (GPIO_Pin < 8) {
 1196              		.loc 2 810 15
 1197 0096 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1198              		.loc 2 810 5
 1199 0098 072B     		cmp	r3, #7
 1200 009a 12D8     		bhi	.L74
 811:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1201              		.loc 2 811 28
 1202 009c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1203 009e 9B00     		lsls	r3, r3, #2
 1204 00a0 DBB2     		uxtb	r3, r3
 1205 00a2 0233     		adds	r3, r3, #2
 1206 00a4 DBB2     		uxtb	r3, r3
 1207              		.loc 2 811 11
 1208 00a6 FB73     		strb	r3, [r7, #15]
 812:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 0, &CNF_Pos);
 1209              		.loc 2 812 3
 1210 00a8 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
 1211 00aa BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1212 00ac F91C     		adds	r1, r7, #3
 1213 00ae 07F10F03 		add	r3, r7, #15
 1214 00b2 0193     		str	r3, [sp, #4]
 1215 00b4 0023     		movs	r3, #0
 1216 00b6 0093     		str	r3, [sp]
 1217 00b8 0346     		mov	r3, r0
 1218 00ba 7868     		ldr	r0, [r7, #4]
 1219 00bc FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 813:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
 814:Core/Src/stm32f103xx_CMSIS.c **** 		GPIO_Pin = GPIO_Pin - 8;
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 816:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 817:Core/Src/stm32f103xx_CMSIS.c **** 	}
 818:Core/Src/stm32f103xx_CMSIS.c **** }
 1220              		.loc 2 818 1
 1221 00c0 15E0     		b	.L76
 1222              	.L74:
 814:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1223              		.loc 2 814 23
 1224 00c2 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1225 00c4 083B     		subs	r3, r3, #8
 1226 00c6 DBB2     		uxtb	r3, r3
 814:Core/Src/stm32f103xx_CMSIS.c **** 		CNF_Pos = (GPIO_Pin * 4) + 2;
 1227              		.loc 2 814 12
 1228 00c8 FB70     		strb	r3, [r7, #3]
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1229              		.loc 2 815 28
 1230 00ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1231 00cc 9B00     		lsls	r3, r3, #2
 1232 00ce DBB2     		uxtb	r3, r3
 1233 00d0 0233     		adds	r3, r3, #2
 1234 00d2 DBB2     		uxtb	r3, r3
 815:Core/Src/stm32f103xx_CMSIS.c **** 		CMSIS_GPIO_Reg_Set(GPIO, (uint8_t*)&GPIO_Pin, Configuration_mode, Type, 1, &CNF_Pos);
 1235              		.loc 2 815 11
 1236 00d4 FB73     		strb	r3, [r7, #15]
 816:Core/Src/stm32f103xx_CMSIS.c **** 	}
 1237              		.loc 2 816 3
 1238 00d6 7878     		ldrb	r0, [r7, #1]	@ zero_extendqisi2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 64


 1239 00d8 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1240 00da F91C     		adds	r1, r7, #3
 1241 00dc 07F10F03 		add	r3, r7, #15
 1242 00e0 0193     		str	r3, [sp, #4]
 1243 00e2 0123     		movs	r3, #1
 1244 00e4 0093     		str	r3, [sp]
 1245 00e6 0346     		mov	r3, r0
 1246 00e8 7868     		ldr	r0, [r7, #4]
 1247 00ea FFF7FEFF 		bl	CMSIS_GPIO_Reg_Set
 1248              	.L76:
 1249              		.loc 2 818 1
 1250 00ee 00BF     		nop
 1251 00f0 1037     		adds	r7, r7, #16
 1252              		.cfi_def_cfa_offset 8
 1253 00f2 BD46     		mov	sp, r7
 1254              		.cfi_def_cfa_register 13
 1255              		@ sp needed
 1256 00f4 80BD     		pop	{r7, pc}
 1257              	.L78:
 1258 00f6 00BF     		.align	2
 1259              	.L77:
 1260 00f8 00080140 		.word	1073809408
 1261 00fc 00100240 		.word	1073876992
 1262 0100 000C0140 		.word	1073810432
 1263 0104 00100140 		.word	1073811456
 1264 0108 00140140 		.word	1073812480
 1265 010c 00180140 		.word	1073813504
 1266              		.cfi_endproc
 1267              	.LFE78:
 1269              		.section	.text.CMSIS_Blink_PC13,"ax",%progbits
 1270              		.align	1
 1271              		.global	CMSIS_Blink_PC13
 1272              		.syntax unified
 1273              		.thumb
 1274              		.thumb_func
 1276              	CMSIS_Blink_PC13:
 1277              	.LFB79:
 819:Core/Src/stm32f103xx_CMSIS.c **** 
 820:Core/Src/stm32f103xx_CMSIS.c **** 
 821:Core/Src/stm32f103xx_CMSIS.c **** /**
 822:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 823:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif Blink PIN PC13     Push-Pull
 824:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 825:Core/Src/stm32f103xx_CMSIS.c ****  */
 826:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_Blink_PC13(uint32_t ms) {
 1278              		.loc 2 826 36
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 8
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282 0000 80B5     		push	{r7, lr}
 1283              		.cfi_def_cfa_offset 8
 1284              		.cfi_offset 7, -8
 1285              		.cfi_offset 14, -4
 1286 0002 82B0     		sub	sp, sp, #8
 1287              		.cfi_def_cfa_offset 16
 1288 0004 00AF     		add	r7, sp, #0
 1289              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 65


 1290 0006 7860     		str	r0, [r7, #4]
 827:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BR13;
 1291              		.loc 2 827 7
 1292 0008 084B     		ldr	r3, .L80
 1293              		.loc 2 827 14
 1294 000a 4FF00052 		mov	r2, #536870912
 1295 000e 1A61     		str	r2, [r3, #16]
 828:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1296              		.loc 2 828 2
 1297 0010 7868     		ldr	r0, [r7, #4]
 1298 0012 FFF7FEFF 		bl	Delay_ms
 829:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOC->BSRR = GPIO_BSRR_BS13;
 1299              		.loc 2 829 7
 1300 0016 054B     		ldr	r3, .L80
 1301              		.loc 2 829 14
 1302 0018 4FF40052 		mov	r2, #8192
 1303 001c 1A61     		str	r2, [r3, #16]
 830:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(ms);
 1304              		.loc 2 830 2
 1305 001e 7868     		ldr	r0, [r7, #4]
 1306 0020 FFF7FEFF 		bl	Delay_ms
 831:Core/Src/stm32f103xx_CMSIS.c **** }
 1307              		.loc 2 831 1
 1308 0024 00BF     		nop
 1309 0026 0837     		adds	r7, r7, #8
 1310              		.cfi_def_cfa_offset 8
 1311 0028 BD46     		mov	sp, r7
 1312              		.cfi_def_cfa_register 13
 1313              		@ sp needed
 1314 002a 80BD     		pop	{r7, pc}
 1315              	.L81:
 1316              		.align	2
 1317              	.L80:
 1318 002c 00100140 		.word	1073811456
 1319              		.cfi_endproc
 1320              	.LFE79:
 1322              		.section	.text.CMSIS_PA8_MCO_init,"ax",%progbits
 1323              		.align	1
 1324              		.global	CMSIS_PA8_MCO_init
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	CMSIS_PA8_MCO_init:
 1330              	.LFB80:
 832:Core/Src/stm32f103xx_CMSIS.c **** 
 833:Core/Src/stm32f103xx_CMSIS.c **** /**
 834:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 835:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  MCO c    PA8
 836:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. .9.2 GPIO registers (. 171)
 837:Core/Src/stm32f103xx_CMSIS.c ****  *    (GPIOs and AFIOs)   
 838:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 839:Core/Src/stm32f103xx_CMSIS.c ****  */
 840:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PA8_MCO_init(void) {
 1331              		.loc 2 840 31
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 66


 1335              		@ link register save eliminated.
 1336 0000 80B4     		push	{r7}
 1337              		.cfi_def_cfa_offset 4
 1338              		.cfi_offset 7, -4
 1339 0002 00AF     		add	r7, sp, #0
 1340              		.cfi_def_cfa_register 7
 841:Core/Src/stm32f103xx_CMSIS.c **** 	// MCO      RCC
 842:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(RCC->CFGR, RCC_CFGR_MCO, RCC_CFGR_MCO_PLLCLK_DIV2); //  
 1341              		.loc 2 842 2
 1342 0004 0E4B     		ldr	r3, .L83
 1343 0006 5B68     		ldr	r3, [r3, #4]
 1344 0008 0D4A     		ldr	r2, .L83
 1345 000a 43F0E063 		orr	r3, r3, #117440512
 1346 000e 5360     		str	r3, [r2, #4]
 843:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   A
 1347              		.loc 2 843 2
 1348 0010 0B4B     		ldr	r3, .L83
 1349 0012 9B69     		ldr	r3, [r3, #24]
 1350 0014 0A4A     		ldr	r2, .L83
 1351 0016 43F00403 		orr	r3, r3, #4
 1352 001a 9361     		str	r3, [r2, #24]
 844:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8, 0b11 << GPIO_CRH_MODE8_Pos); // GPIOA 
 1353              		.loc 2 844 2
 1354 001c 094B     		ldr	r3, .L83+4
 1355 001e 5B68     		ldr	r3, [r3, #4]
 1356 0020 084A     		ldr	r2, .L83+4
 1357 0022 43F00303 		orr	r3, r3, #3
 1358 0026 5360     		str	r3, [r2, #4]
 845:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8, 0b10 << GPIO_CRH_CNF8_Pos); // GPIOA 
 1359              		.loc 2 845 2
 1360 0028 064B     		ldr	r3, .L83+4
 1361 002a 5B68     		ldr	r3, [r3, #4]
 1362 002c 23F00C03 		bic	r3, r3, #12
 1363 0030 044A     		ldr	r2, .L83+4
 1364 0032 43F00803 		orr	r3, r3, #8
 1365 0036 5360     		str	r3, [r2, #4]
 846:Core/Src/stm32f103xx_CMSIS.c **** }
 1366              		.loc 2 846 1
 1367 0038 00BF     		nop
 1368 003a BD46     		mov	sp, r7
 1369              		.cfi_def_cfa_register 13
 1370              		@ sp needed
 1371 003c 80BC     		pop	{r7}
 1372              		.cfi_restore 7
 1373              		.cfi_def_cfa_offset 0
 1374 003e 7047     		bx	lr
 1375              	.L84:
 1376              		.align	2
 1377              	.L83:
 1378 0040 00100240 		.word	1073876992
 1379 0044 00080140 		.word	1073809408
 1380              		.cfi_endproc
 1381              	.LFE80:
 1383              		.section	.text.CMSIS_RCC_AFIO_enable,"ax",%progbits
 1384              		.align	1
 1385              		.global	CMSIS_RCC_AFIO_enable
 1386              		.syntax unified
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 67


 1387              		.thumb
 1388              		.thumb_func
 1390              	CMSIS_RCC_AFIO_enable:
 1391              	.LFB81:
 847:Core/Src/stm32f103xx_CMSIS.c **** 
 848:Core/Src/stm32f103xx_CMSIS.c **** /*================================  EXTI =======================================*/
 849:Core/Src/stm32f103xx_CMSIS.c **** 
 850:Core/Src/stm32f103xx_CMSIS.c **** /**
 851:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 852:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  EXTI.
 853:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 10 Interrupts and events (. 197)
 854:Core/Src/stm32f103xx_CMSIS.c ****  *     ,    EXTI  
 855:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
 856:Core/Src/stm32f103xx_CMSIS.c ****  */
 857:Core/Src/stm32f103xx_CMSIS.c **** 
 858:Core/Src/stm32f103xx_CMSIS.c ****  //  10.1.1 SysTick calibration value register
 859:Core/Src/stm32f103xx_CMSIS.c ****  //  The SysTick calibration value is set to 9000, which gives a reference time base of 1 ms with
 860:Core/Src/stm32f103xx_CMSIS.c ****  //  the SysTick clock set to 9 MHz(max HCLK / 8).
 861:Core/Src/stm32f103xx_CMSIS.c ****  //        9 MHz, ..    
 862:Core/Src/stm32f103xx_CMSIS.c **** 
 863:Core/Src/stm32f103xx_CMSIS.c ****  //    10.1.2 Interrupt and exception vectors   
 864:Core/Src/stm32f103xx_CMSIS.c ****  //        startup_stm32f
 865:Core/Src/stm32f103xx_CMSIS.c ****  //  . Figure 21. External interrupt/event GPIO mapping (. 210)
 866:Core/Src/stm32f103xx_CMSIS.c ****  //      EXTI 0-15.
 867:Core/Src/stm32f103xx_CMSIS.c ****  //      .
 868:Core/Src/stm32f103xx_CMSIS.c ****  //     EXTI     
 869:Core/Src/stm32f103xx_CMSIS.c ****  //  : EXTI0.    ,  PA0,  PB0
 870:Core/Src/stm32f103xx_CMSIS.c ****  //     . 210  :
 871:Core/Src/stm32f103xx_CMSIS.c **** 
 872:Core/Src/stm32f103xx_CMSIS.c ****  /**
 873:Core/Src/stm32f103xx_CMSIS.c ****  *  1. To configure the AFIO_EXTICRx for the mapping of external interrupt/event lines onto GPIOs, 
 874:Core/Src/stm32f103xx_CMSIS.c ****  *  clock should first be enabled. Refer to Section 7.3.7: APB2 peripheral clock enable register
 875:Core/Src/stm32f103xx_CMSIS.c ****  *  (RCC_APB2ENR) for low-, medium-, high- and XL-density devices and, to Section 8.3.7: APB2 perip
 876:Core/Src/stm32f103xx_CMSIS.c ****  *  clock enable register (RCC_APB2ENR) for connectivity line devices.
 877:Core/Src/stm32f103xx_CMSIS.c ****  */
 878:Core/Src/stm32f103xx_CMSIS.c **** 
 879:Core/Src/stm32f103xx_CMSIS.c ****  //   ,  ,     EXTI 
 880:Core/Src/stm32f103xx_CMSIS.c **** 
 881:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_RCC_AFIO_enable(void) {
 1392              		.loc 2 881 34
 1393              		.cfi_startproc
 1394              		@ args = 0, pretend = 0, frame = 0
 1395              		@ frame_needed = 1, uses_anonymous_args = 0
 1396              		@ link register save eliminated.
 1397 0000 80B4     		push	{r7}
 1398              		.cfi_def_cfa_offset 4
 1399              		.cfi_offset 7, -4
 1400 0002 00AF     		add	r7, sp, #0
 1401              		.cfi_def_cfa_register 7
 882:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //   
 1402              		.loc 2 882 2
 1403 0004 044B     		ldr	r3, .L86
 1404 0006 9B69     		ldr	r3, [r3, #24]
 1405 0008 034A     		ldr	r2, .L86
 1406 000a 43F00103 		orr	r3, r3, #1
 1407 000e 9361     		str	r3, [r2, #24]
 883:Core/Src/stm32f103xx_CMSIS.c **** }
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 68


 1408              		.loc 2 883 1
 1409 0010 00BF     		nop
 1410 0012 BD46     		mov	sp, r7
 1411              		.cfi_def_cfa_register 13
 1412              		@ sp needed
 1413 0014 80BC     		pop	{r7}
 1414              		.cfi_restore 7
 1415              		.cfi_def_cfa_offset 0
 1416 0016 7047     		bx	lr
 1417              	.L87:
 1418              		.align	2
 1419              	.L86:
 1420 0018 00100240 		.word	1073876992
 1421              		.cfi_endproc
 1422              	.LFE81:
 1424              		.section	.text.CMSIS_AFIO_EXTICR1_B0_select,"ax",%progbits
 1425              		.align	1
 1426              		.global	CMSIS_AFIO_EXTICR1_B0_select
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1431              	CMSIS_AFIO_EXTICR1_B0_select:
 1432              	.LFB82:
 884:Core/Src/stm32f103xx_CMSIS.c **** //   ,     AFIO->EXTICR1, 
 885:Core/Src/stm32f103xx_CMSIS.c **** //   ,     PB0  
 886:Core/Src/stm32f103xx_CMSIS.c **** 
 887:Core/Src/stm32f103xx_CMSIS.c **** // . . 9.4.3 External interrupt configuration register 1 (AFIO_EXTICR1) (. 191)
 888:Core/Src/stm32f103xx_CMSIS.c **** 
 889:Core/Src/stm32f103xx_CMSIS.c **** /**
 890:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 15:0 EXTIx[3:0]: EXTI x configuration (x= 0 to 3)
 891:Core/Src/stm32f103xx_CMSIS.c **** *  These bits are written by software to select the source input for EXTIx external interrupt.
 892:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 10.2.5: External interrupt/event line mapping
 893:Core/Src/stm32f103xx_CMSIS.c **** *  0000: PA[x] pin
 894:Core/Src/stm32f103xx_CMSIS.c **** *  0001: PB[x] pin
 895:Core/Src/stm32f103xx_CMSIS.c **** *  0010: PC[x] pin
 896:Core/Src/stm32f103xx_CMSIS.c **** *  0011: PD[x] pin
 897:Core/Src/stm32f103xx_CMSIS.c **** *  0100: PE[x] pin
 898:Core/Src/stm32f103xx_CMSIS.c **** *  0101: PF[x] pin
 899:Core/Src/stm32f103xx_CMSIS.c **** *  0110: PG[x] pin
 900:Core/Src/stm32f103xx_CMSIS.c **** */
 901:Core/Src/stm32f103xx_CMSIS.c **** 
 902:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_AFIO_EXTICR1_B0_select(void) {
 1433              		.loc 2 902 41
 1434              		.cfi_startproc
 1435              		@ args = 0, pretend = 0, frame = 0
 1436              		@ frame_needed = 1, uses_anonymous_args = 0
 1437              		@ link register save eliminated.
 1438 0000 80B4     		push	{r7}
 1439              		.cfi_def_cfa_offset 4
 1440              		.cfi_offset 7, -4
 1441 0002 00AF     		add	r7, sp, #0
 1442              		.cfi_def_cfa_register 7
 903:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(AFIO->EXTICR[0], AFIO_EXTICR1_EXTI0, AFIO_EXTICR1_EXTI0_PB); //AFIO_EXTICR1, EXTI0, 
 1443              		.loc 2 903 2
 1444 0004 054B     		ldr	r3, .L89
 1445 0006 9B68     		ldr	r3, [r3, #8]
 1446 0008 23F00F03 		bic	r3, r3, #15
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 69


 1447 000c 034A     		ldr	r2, .L89
 1448 000e 43F00103 		orr	r3, r3, #1
 1449 0012 9360     		str	r3, [r2, #8]
 904:Core/Src/stm32f103xx_CMSIS.c **** }
 1450              		.loc 2 904 1
 1451 0014 00BF     		nop
 1452 0016 BD46     		mov	sp, r7
 1453              		.cfi_def_cfa_register 13
 1454              		@ sp needed
 1455 0018 80BC     		pop	{r7}
 1456              		.cfi_restore 7
 1457              		.cfi_def_cfa_offset 0
 1458 001a 7047     		bx	lr
 1459              	.L90:
 1460              		.align	2
 1461              	.L89:
 1462 001c 00000140 		.word	1073807360
 1463              		.cfi_endproc
 1464              	.LFE82:
 1466              		.section	.text.CMSIS_PB0_INPUT_Pull_Down_init,"ax",%progbits
 1467              		.align	1
 1468              		.global	CMSIS_PB0_INPUT_Pull_Down_init
 1469              		.syntax unified
 1470              		.thumb
 1471              		.thumb_func
 1473              	CMSIS_PB0_INPUT_Pull_Down_init:
 1474              	.LFB83:
 905:Core/Src/stm32f103xx_CMSIS.c **** 
 906:Core/Src/stm32f103xx_CMSIS.c **** /**
 907:Core/Src/stm32f103xx_CMSIS.c **** *  Bits 31:16 Reserved
 908:Core/Src/stm32f103xx_CMSIS.c **** */
 909:Core/Src/stm32f103xx_CMSIS.c **** 
 910:Core/Src/stm32f103xx_CMSIS.c **** //     PB0  .  
 911:Core/Src/stm32f103xx_CMSIS.c **** 
 912:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_PB0_INPUT_Pull_Down_init(void) {
 1475              		.loc 2 912 43
 1476              		.cfi_startproc
 1477              		@ args = 0, pretend = 0, frame = 0
 1478              		@ frame_needed = 1, uses_anonymous_args = 0
 1479              		@ link register save eliminated.
 1480 0000 80B4     		push	{r7}
 1481              		.cfi_def_cfa_offset 4
 1482              		.cfi_offset 7, -4
 1483 0002 00AF     		add	r7, sp, #0
 1484              		.cfi_def_cfa_register 7
 913:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 1485              		.loc 2 913 2
 1486 0004 0D4B     		ldr	r3, .L92
 1487 0006 9B69     		ldr	r3, [r3, #24]
 1488 0008 0C4A     		ldr	r2, .L92
 1489 000a 43F00803 		orr	r3, r3, #8
 1490 000e 9361     		str	r3, [r2, #24]
 914:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF0, 0b10 << GPIO_CRL_CNF0_Pos); //  PB
 1491              		.loc 2 914 2
 1492 0010 0B4B     		ldr	r3, .L92+4
 1493 0012 1B68     		ldr	r3, [r3]
 1494 0014 23F00C03 		bic	r3, r3, #12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 70


 1495 0018 094A     		ldr	r2, .L92+4
 1496 001a 43F00803 		orr	r3, r3, #8
 1497 001e 1360     		str	r3, [r2]
 915:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE0, 0b00 << GPIO_CRL_MODE0_Pos); //  
 1498              		.loc 2 915 2
 1499 0020 074B     		ldr	r3, .L92+4
 1500 0022 1B68     		ldr	r3, [r3]
 1501 0024 064A     		ldr	r2, .L92+4
 1502 0026 23F00303 		bic	r3, r3, #3
 1503 002a 1360     		str	r3, [r2]
 916:Core/Src/stm32f103xx_CMSIS.c **** 	GPIOB->BSRR = GPIO_BSRR_BR0; //  
 1504              		.loc 2 916 7
 1505 002c 044B     		ldr	r3, .L92+4
 1506              		.loc 2 916 14
 1507 002e 4FF48032 		mov	r2, #65536
 1508 0032 1A61     		str	r2, [r3, #16]
 917:Core/Src/stm32f103xx_CMSIS.c **** }
 1509              		.loc 2 917 1
 1510 0034 00BF     		nop
 1511 0036 BD46     		mov	sp, r7
 1512              		.cfi_def_cfa_register 13
 1513              		@ sp needed
 1514 0038 80BC     		pop	{r7}
 1515              		.cfi_restore 7
 1516              		.cfi_def_cfa_offset 0
 1517 003a 7047     		bx	lr
 1518              	.L93:
 1519              		.align	2
 1520              	.L92:
 1521 003c 00100240 		.word	1073876992
 1522 0040 000C0140 		.word	1073810432
 1523              		.cfi_endproc
 1524              	.LFE83:
 1526              		.section	.text.CMSIS_EXTI_0_init,"ax",%progbits
 1527              		.align	1
 1528              		.global	CMSIS_EXTI_0_init
 1529              		.syntax unified
 1530              		.thumb
 1531              		.thumb_func
 1533              	CMSIS_EXTI_0_init:
 1534              	.LFB84:
 918:Core/Src/stm32f103xx_CMSIS.c **** 
 919:Core/Src/stm32f103xx_CMSIS.c **** //      . 10.3 (. 211)
 920:Core/Src/stm32f103xx_CMSIS.c **** 
 921:Core/Src/stm32f103xx_CMSIS.c **** /**
 922:Core/Src/stm32f103xx_CMSIS.c **** *  10.3 EXTI registers
 923:Core/Src/stm32f103xx_CMSIS.c **** *  Refer to Section 2.2 on page 45 for a list of abbreviations used in register descriptions.
 924:Core/Src/stm32f103xx_CMSIS.c **** *  The peripheral registers have to be accessed by words (32-bit).
 925:Core/Src/stm32f103xx_CMSIS.c **** */
 926:Core/Src/stm32f103xx_CMSIS.c **** 
 927:Core/Src/stm32f103xx_CMSIS.c **** //    2  Interrupt mask register (EXTI_IMR)  Event mask registe
 928:Core/Src/stm32f103xx_CMSIS.c **** 
 929:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_EXTI_0_init(void) {
 1535              		.loc 2 929 30
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 71


 1539 0000 80B5     		push	{r7, lr}
 1540              		.cfi_def_cfa_offset 8
 1541              		.cfi_offset 7, -8
 1542              		.cfi_offset 14, -4
 1543 0002 00AF     		add	r7, sp, #0
 1544              		.cfi_def_cfa_register 7
 930:Core/Src/stm32f103xx_CMSIS.c **** 
 931:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 932:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 MRx: Interrupt Mask on line x
 933:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Interrupt request from Line x is masked
 934:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Interrupt request from Line x is not masked
 935:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 936:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 937:Core/Src/stm32f103xx_CMSIS.c **** 
 938:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->IMR, EXTI_IMR_MR0); //  EXTI0  
 1545              		.loc 2 938 2
 1546 0004 084B     		ldr	r3, .L95
 1547 0006 1B68     		ldr	r3, [r3]
 1548 0008 074A     		ldr	r2, .L95
 1549 000a 43F00103 		orr	r3, r3, #1
 1550 000e 1360     		str	r3, [r2]
 939:Core/Src/stm32f103xx_CMSIS.c **** 
 940:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 941:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0).
 942:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 943:Core/Src/stm32f103xx_CMSIS.c **** 
 944:Core/Src/stm32f103xx_CMSIS.c **** 	/*     EMR,      */
 945:Core/Src/stm32f103xx_CMSIS.c **** 	//CLEAR_BIT(EXTI->EMR, EXTI_EMR_EM0);//   ,  
 946:Core/Src/stm32f103xx_CMSIS.c **** 
 947:Core/Src/stm32f103xx_CMSIS.c **** 	/*      . . 10.3.3 Rising 
 948:Core/Src/stm32f103xx_CMSIS.c **** 
 949:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 950:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 TRx: Rising trigger event configuration bit of line x
 951:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: Rising trigger disabled (for Event and Interrupt) for input line
 952:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: Rising trigger enabled (for Event and Interrupt) for input line.
 953:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise
 954:Core/Src/stm32f103xx_CMSIS.c **** 	*
 955:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: The external wakeup lines are edge triggered, no glitches must be generated on these line
 956:Core/Src/stm32f103xx_CMSIS.c **** 	*  If a rising edge on external interrupt line occurs during writing of EXTI_RTSR register, the
 957:Core/Src/stm32f103xx_CMSIS.c **** 	*  pending bit will not be set.
 958:Core/Src/stm32f103xx_CMSIS.c **** 	*  Rising and Falling edge triggers can be set for the same interrupt line. In this configuration,
 959:Core/Src/stm32f103xx_CMSIS.c **** 	*  both generate a trigger condition.
 960:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 961:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->RTSR, EXTI_RTSR_TR0); //   .
 1551              		.loc 2 961 2
 1552 0010 054B     		ldr	r3, .L95
 1553 0012 9B68     		ldr	r3, [r3, #8]
 1554 0014 044A     		ldr	r2, .L95
 1555 0016 43F00103 		orr	r3, r3, #1
 1556 001a 9360     		str	r3, [r2, #8]
 962:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->FTSR, EXTI_FTSR_TR0);//   .
 963:Core/Src/stm32f103xx_CMSIS.c **** 
 964:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 965:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 966:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 967:Core/Src/stm32f103xx_CMSIS.c **** 
 968:Core/Src/stm32f103xx_CMSIS.c **** 	/**
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 72


 969:Core/Src/stm32f103xx_CMSIS.c **** 	*   10.3.5 Software interrupt event register (EXTI_SWIER)
 970:Core/Src/stm32f103xx_CMSIS.c **** 	*       
 971:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 972:Core/Src/stm32f103xx_CMSIS.c **** 
 973:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 974:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 SWIERx: Software interrupt on line x
 975:Core/Src/stm32f103xx_CMSIS.c **** 	*  If the interrupt is enabled on this line in the EXTI_IMR, writing a '1' to this bit when it is 
 976:Core/Src/stm32f103xx_CMSIS.c **** 	*  '0' sets the corresponding pending bit in EXTI_PR resulting in an interrupt request generation.
 977:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is cleared by clearing the corresponding bit of EXTI_PR (by writing a 1 into the bit).
 978:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 used in connectivity line devices and is reserved otherwise
 979:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 980:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(EXTI->SWIER, EXTI_SWIER_SWIER0);//   
 981:Core/Src/stm32f103xx_CMSIS.c **** 
 982:Core/Src/stm32f103xx_CMSIS.c **** 	/*
 983:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
 984:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 985:Core/Src/stm32f103xx_CMSIS.c **** 
 986:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 987:Core/Src/stm32f103xx_CMSIS.c **** 	*  . 10.3.6 Pending register (EXTI_PR)
 988:Core/Src/stm32f103xx_CMSIS.c **** 	*      .   Handler.
 989:Core/Src/stm32f103xx_CMSIS.c **** 	*    ,      .
 990:Core/Src/stm32f103xx_CMSIS.c **** 	*/
 991:Core/Src/stm32f103xx_CMSIS.c **** 
 992:Core/Src/stm32f103xx_CMSIS.c **** 	/**
 993:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 19:0 PRx: Pending bit
 994:Core/Src/stm32f103xx_CMSIS.c **** 	*  0: No trigger request occurred
 995:Core/Src/stm32f103xx_CMSIS.c **** 	*  1: selected trigger request occurred
 996:Core/Src/stm32f103xx_CMSIS.c **** 	*  This bit is set when the selected edge event arrives on the external interrupt line. This bit i
 997:Core/Src/stm32f103xx_CMSIS.c **** 	*  cleared by writing a 1 into the bit.
 998:Core/Src/stm32f103xx_CMSIS.c **** 	*  Note: Bit 19 is used in connectivity line devices only and is reserved otherwise.
 999:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1000:Core/Src/stm32f103xx_CMSIS.c **** 
1001:Core/Src/stm32f103xx_CMSIS.c **** 	// SET_BIT(EXTI->PR, EXTI_PR_PR0); //   
1002:Core/Src/stm32f103xx_CMSIS.c **** 
1003:Core/Src/stm32f103xx_CMSIS.c **** 	/**
1004:Core/Src/stm32f103xx_CMSIS.c **** 	*  Bits 31:20 Reserved, must be kept at reset value (0)
1005:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1006:Core/Src/stm32f103xx_CMSIS.c **** 
1007:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(EXTI0_IRQn); //    EXTI0
 1557              		.loc 2 1007 2
 1558 001c 0620     		movs	r0, #6
 1559 001e FFF7FEFF 		bl	__NVIC_EnableIRQ
1008:Core/Src/stm32f103xx_CMSIS.c **** }
 1560              		.loc 2 1008 1
 1561 0022 00BF     		nop
 1562 0024 80BD     		pop	{r7, pc}
 1563              	.L96:
 1564 0026 00BF     		.align	2
 1565              	.L95:
 1566 0028 00040140 		.word	1073808384
 1567              		.cfi_endproc
 1568              	.LFE84:
 1570              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 1571              		.align	1
 1572              		.weak	EXTI0_IRQHandler
 1573              		.syntax unified
 1574              		.thumb
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 73


 1575              		.thumb_func
 1577              	EXTI0_IRQHandler:
 1578              	.LFB85:
1009:Core/Src/stm32f103xx_CMSIS.c **** 
1010:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void EXTI0_IRQHandler(void) {
 1579              		.loc 2 1010 36
 1580              		.cfi_startproc
 1581              		@ args = 0, pretend = 0, frame = 0
 1582              		@ frame_needed = 1, uses_anonymous_args = 0
 1583              		@ link register save eliminated.
 1584 0000 80B4     		push	{r7}
 1585              		.cfi_def_cfa_offset 4
 1586              		.cfi_offset 7, -4
 1587 0002 00AF     		add	r7, sp, #0
 1588              		.cfi_def_cfa_register 7
1011:Core/Src/stm32f103xx_CMSIS.c **** 
1012:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(EXTI->PR, EXTI_PR_PR0); //  
 1589              		.loc 2 1012 2
 1590 0004 044B     		ldr	r3, .L98
 1591 0006 5B69     		ldr	r3, [r3, #20]
 1592 0008 034A     		ldr	r2, .L98
 1593 000a 43F00103 		orr	r3, r3, #1
 1594 000e 5361     		str	r3, [r2, #20]
1013:Core/Src/stm32f103xx_CMSIS.c **** 
1014:Core/Src/stm32f103xx_CMSIS.c **** }
 1595              		.loc 2 1014 1
 1596 0010 00BF     		nop
 1597 0012 BD46     		mov	sp, r7
 1598              		.cfi_def_cfa_register 13
 1599              		@ sp needed
 1600 0014 80BC     		pop	{r7}
 1601              		.cfi_restore 7
 1602              		.cfi_def_cfa_offset 0
 1603 0016 7047     		bx	lr
 1604              	.L99:
 1605              		.align	2
 1606              	.L98:
 1607 0018 00040140 		.word	1073808384
 1608              		.cfi_endproc
 1609              	.LFE85:
 1611              		.section	.text.CMSIS_TIM3_init,"ax",%progbits
 1612              		.align	1
 1613              		.global	CMSIS_TIM3_init
 1614              		.syntax unified
 1615              		.thumb
 1616              		.thumb_func
 1618              	CMSIS_TIM3_init:
 1619              	.LFB86:
1015:Core/Src/stm32f103xx_CMSIS.c **** 
1016:Core/Src/stm32f103xx_CMSIS.c **** /*================================    TIM3 ========================
1017:Core/Src/stm32f103xx_CMSIS.c **** 
1018:Core/Src/stm32f103xx_CMSIS.c **** /**
1019:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
1020:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif General-purpose timers (TIM2 to TIM5)
1021:Core/Src/stm32f103xx_CMSIS.c ****  *  Reference Manual/. . 15 General-purpose timers (TIM2 to TIM5) (. 365)
1022:Core/Src/stm32f103xx_CMSIS.c ****  *    ,    
1023:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 74


1024:Core/Src/stm32f103xx_CMSIS.c ****  */
1025:Core/Src/stm32f103xx_CMSIS.c ****  /**
1026:Core/Src/stm32f103xx_CMSIS.c ****  *   16 . PSC  16 .
1027:Core/Src/stm32f103xx_CMSIS.c ****  *  The time - base unit includes :
1028:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter register(TIMx_CNT) -  
1029:Core/Src/stm32f103xx_CMSIS.c ****  *  Prescaler register(TIMx_PSC) -  
1030:Core/Src/stm32f103xx_CMSIS.c ****  *  Auto - Reload register(TIMx_ARR) -   
1031:Core/Src/stm32f103xx_CMSIS.c ****  *
1032:Core/Src/stm32f103xx_CMSIS.c ****  *      CK_CNT, 
1033:Core/Src/stm32f103xx_CMSIS.c ****  *    CEN,    TIMx_CR1 
1034:Core/Src/stm32f103xx_CMSIS.c ****  *  :     CNT_EN 
1035:Core/Src/stm32f103xx_CMSIS.c ****  *   TIMx->PSC      0 
1036:Core/Src/stm32f103xx_CMSIS.c ****  *     , ..  .
1037:Core/Src/stm32f103xx_CMSIS.c ****  */
1038:Core/Src/stm32f103xx_CMSIS.c ****  /**
1039:Core/Src/stm32f103xx_CMSIS.c ****  *  Counter modes
1040:Core/Src/stm32f103xx_CMSIS.c ****  *  Upcounting mode
1041:Core/Src/stm32f103xx_CMSIS.c ****  *    Up,    0   
1042:Core/Src/stm32f103xx_CMSIS.c ****  *      .
1043:Core/Src/stm32f103xx_CMSIS.c ****  *   Update     
1044:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   TIMx->EGR( 
1045:Core/Src/stm32f103xx_CMSIS.c ****  *
1046:Core/Src/stm32f103xx_CMSIS.c ****  *   UEV   ,  
1047:Core/Src/stm32f103xx_CMSIS.c ****  *        
1048:Core/Src/stm32f103xx_CMSIS.c ****  *   .  Update   
1049:Core/Src/stm32f103xx_CMSIS.c ****  *       0,   
1050:Core/Src/stm32f103xx_CMSIS.c ****  *   .
1051:Core/Src/stm32f103xx_CMSIS.c ****  *   ,    URS (   
1052:Core/Src/stm32f103xx_CMSIS.c ****  *     UG   update UEV,  
1053:Core/Src/stm32f103xx_CMSIS.c ****  *     interrupt  DMA).   
1054:Core/Src/stm32f103xx_CMSIS.c ****  *  update,        
1055:Core/Src/stm32f103xx_CMSIS.c ****  *
1056:Core/Src/stm32f103xx_CMSIS.c ****  *    Update event,    
1057:Core/Src/stm32f103xx_CMSIS.c ****  *  UIF   TIMx->SR
1058:Core/Src/stm32f103xx_CMSIS.c ****  *    :
1059:Core/Src/stm32f103xx_CMSIS.c ****  *  -  TIMx->PSC   
1060:Core/Src/stm32f103xx_CMSIS.c ****  *  -     
1061:Core/Src/stm32f103xx_CMSIS.c **** 
1062:Core/Src/stm32f103xx_CMSIS.c ****  *  ARPE(auto-reload preload)  TIMx->CR1    TIMx->ARR
1063:Core/Src/stm32f103xx_CMSIS.c ****  *  ..   TIMx->CR1  ARPE  1,    TIMx->ARR
1064:Core/Src/stm32f103xx_CMSIS.c ****  *    TIMx->ARR ,   
1065:Core/Src/stm32f103xx_CMSIS.c ****  */
1066:Core/Src/stm32f103xx_CMSIS.c **** 
1067:Core/Src/stm32f103xx_CMSIS.c ****  /**
1068:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode (up/down counting)
1069:Core/Src/stm32f103xx_CMSIS.c ****  *       ,   
1070:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1071:Core/Src/stm32f103xx_CMSIS.c ****  *    ,   
1072:Core/Src/stm32f103xx_CMSIS.c ****  *
1073:Core/Src/stm32f103xx_CMSIS.c ****  *  Center-aligned mode ,   CMS   TIMx->CR1  
1074:Core/Src/stm32f103xx_CMSIS.c ****  *  01 -      Down
1075:Core/Src/stm32f103xx_CMSIS.c ****  *  02 -      Up
1076:Core/Src/stm32f103xx_CMSIS.c ****  *  03 -      Down,   Up
1077:Core/Src/stm32f103xx_CMSIS.c ****  *  :   Edge    Center-aligned mode
1078:Core/Src/stm32f103xx_CMSIS.c ****  *         DIR   TI
1079:Core/Src/stm32f103xx_CMSIS.c ****  *        
1080:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 75


1081:Core/Src/stm32f103xx_CMSIS.c ****  */
1082:Core/Src/stm32f103xx_CMSIS.c **** 
1083:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_init(void) {
 1620              		.loc 2 1083 28
 1621              		.cfi_startproc
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 1, uses_anonymous_args = 0
 1624 0000 80B5     		push	{r7, lr}
 1625              		.cfi_def_cfa_offset 8
 1626              		.cfi_offset 7, -8
 1627              		.cfi_offset 14, -4
 1628 0002 00AF     		add	r7, sp, #0
 1629              		.cfi_def_cfa_register 7
1084:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1085:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN); //   
 1630              		.loc 2 1085 2
 1631 0004 264B     		ldr	r3, .L101
 1632 0006 DB69     		ldr	r3, [r3, #28]
 1633 0008 254A     		ldr	r2, .L101
 1634 000a 43F00203 		orr	r3, r3, #2
 1635 000e D361     		str	r3, [r2, #28]
1086:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 1636              		.loc 2 1086 2
 1637 0010 234B     		ldr	r3, .L101
 1638 0012 9B69     		ldr	r3, [r3, #24]
 1639 0014 224A     		ldr	r2, .L101
 1640 0016 43F00103 		orr	r3, r3, #1
 1641 001a 9361     		str	r3, [r2, #24]
1087:Core/Src/stm32f103xx_CMSIS.c **** 
1088:Core/Src/stm32f103xx_CMSIS.c **** 	/*  3 ( 404)*/
1089:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1090:Core/Src/stm32f103xx_CMSIS.c **** 
1091:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM3->CR1, TIM_CR1_CEN);  // 
1092:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_UDIS); //  Update
 1642              		.loc 2 1092 2
 1643 001c 214B     		ldr	r3, .L101+4
 1644 001e 1B68     		ldr	r3, [r3]
 1645 0020 204A     		ldr	r2, .L101+4
 1646 0022 23F00203 		bic	r3, r3, #2
 1647 0026 1360     		str	r3, [r2]
1093:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_URS); // 
 1648              		.loc 2 1093 2
 1649 0028 1E4B     		ldr	r3, .L101+4
 1650 002a 1B68     		ldr	r3, [r3]
 1651 002c 1D4A     		ldr	r2, .L101+4
 1652 002e 23F00403 		bic	r3, r3, #4
 1653 0032 1360     		str	r3, [r2]
1094:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_OPM); //One pulse mode off(  
 1654              		.loc 2 1094 2
 1655 0034 1B4B     		ldr	r3, .L101+4
 1656 0036 1B68     		ldr	r3, [r3]
 1657 0038 1A4A     		ldr	r2, .L101+4
 1658 003a 23F00803 		bic	r3, r3, #8
 1659 003e 1360     		str	r3, [r2]
1095:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CR1, TIM_CR1_DIR); // 
 1660              		.loc 2 1095 2
 1661 0040 184B     		ldr	r3, .L101+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 76


 1662 0042 1B68     		ldr	r3, [r3]
 1663 0044 174A     		ldr	r2, .L101+4
 1664 0046 23F01003 		bic	r3, r3, #16
 1665 004a 1360     		str	r3, [r2]
1096:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 1666              		.loc 2 1096 2
 1667 004c 154B     		ldr	r3, .L101+4
 1668 004e 1B68     		ldr	r3, [r3]
 1669 0050 144A     		ldr	r2, .L101+4
 1670 0052 23F06003 		bic	r3, r3, #96
 1671 0056 1360     		str	r3, [r2]
1097:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 1672              		.loc 2 1097 2
 1673 0058 124B     		ldr	r3, .L101+4
 1674 005a 1B68     		ldr	r3, [r3]
 1675 005c 114A     		ldr	r2, .L101+4
 1676 005e 43F08003 		orr	r3, r3, #128
 1677 0062 1360     		str	r3, [r2]
1098:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 1678              		.loc 2 1098 2
 1679 0064 0F4B     		ldr	r3, .L101+4
 1680 0066 1B68     		ldr	r3, [r3]
 1681 0068 0E4A     		ldr	r2, .L101+4
 1682 006a 23F44073 		bic	r3, r3, #768
 1683 006e 1360     		str	r3, [r2]
1099:Core/Src/stm32f103xx_CMSIS.c **** 
1100:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1101:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1102:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->DIER, TIM_DIER_UIE); //Update interrupt enable
 1684              		.loc 2 1102 2
 1685 0070 0C4B     		ldr	r3, .L101+4
 1686 0072 DB68     		ldr	r3, [r3, #12]
 1687 0074 0B4A     		ldr	r2, .L101+4
 1688 0076 43F00103 		orr	r3, r3, #1
 1689 007a D360     		str	r3, [r2, #12]
1103:Core/Src/stm32f103xx_CMSIS.c **** 
1104:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1105:Core/Src/stm32f103xx_CMSIS.c **** 
1106:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->PSC = 7200 - 1;
 1690              		.loc 2 1106 6
 1691 007c 094B     		ldr	r3, .L101+4
 1692              		.loc 2 1106 12
 1693 007e 41F61F42 		movw	r2, #7199
 1694 0082 9A62     		str	r2, [r3, #40]
1107:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->ARR = 10 - 1;
 1695              		.loc 2 1107 6
 1696 0084 074B     		ldr	r3, .L101+4
 1697              		.loc 2 1107 12
 1698 0086 0922     		movs	r2, #9
 1699 0088 DA62     		str	r2, [r3, #44]
1108:Core/Src/stm32f103xx_CMSIS.c **** 
1109:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(TIM3_IRQn); //    3
 1700              		.loc 2 1109 2
 1701 008a 1D20     		movs	r0, #29
 1702 008c FFF7FEFF 		bl	__NVIC_EnableIRQ
1110:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CR1, TIM_CR1_CEN); // 
 1703              		.loc 2 1110 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 77


 1704 0090 044B     		ldr	r3, .L101+4
 1705 0092 1B68     		ldr	r3, [r3]
 1706 0094 034A     		ldr	r2, .L101+4
 1707 0096 43F00103 		orr	r3, r3, #1
 1708 009a 1360     		str	r3, [r2]
1111:Core/Src/stm32f103xx_CMSIS.c **** }
 1709              		.loc 2 1111 1
 1710 009c 00BF     		nop
 1711 009e 80BD     		pop	{r7, pc}
 1712              	.L102:
 1713              		.align	2
 1714              	.L101:
 1715 00a0 00100240 		.word	1073876992
 1716 00a4 00040040 		.word	1073742848
 1717              		.cfi_endproc
 1718              	.LFE86:
 1720              		.section	.text.CMSIS_TIM3_PWM_CHANNEL1_init,"ax",%progbits
 1721              		.align	1
 1722              		.global	CMSIS_TIM3_PWM_CHANNEL1_init
 1723              		.syntax unified
 1724              		.thumb
 1725              		.thumb_func
 1727              	CMSIS_TIM3_PWM_CHANNEL1_init:
 1728              	.LFB87:
1112:Core/Src/stm32f103xx_CMSIS.c **** 
1113:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL1_init(void) {
 1729              		.loc 2 1113 41
 1730              		.cfi_startproc
 1731              		@ args = 0, pretend = 0, frame = 0
 1732              		@ frame_needed = 1, uses_anonymous_args = 0
 1733              		@ link register save eliminated.
 1734 0000 80B4     		push	{r7}
 1735              		.cfi_def_cfa_offset 4
 1736              		.cfi_offset 7, -4
 1737 0002 00AF     		add	r7, sp, #0
 1738              		.cfi_def_cfa_register 7
1114:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA6  */
1115:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1739              		.loc 2 1115 2
 1740 0004 234B     		ldr	r3, .L104
 1741 0006 9B69     		ldr	r3, [r3, #24]
 1742 0008 224A     		ldr	r2, .L104
 1743 000a 43F00403 		orr	r3, r3, #4
 1744 000e 9361     		str	r3, [r2, #24]
1116:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6_Msk, 0b10 << GPIO_CRL_CNF6_Pos);
 1745              		.loc 2 1116 2
 1746 0010 214B     		ldr	r3, .L104+4
 1747 0012 1B68     		ldr	r3, [r3]
 1748 0014 23F04063 		bic	r3, r3, #201326592
 1749 0018 1F4A     		ldr	r2, .L104+4
 1750 001a 43F00063 		orr	r3, r3, #134217728
 1751 001e 1360     		str	r3, [r2]
1117:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos);
 1752              		.loc 2 1117 2
 1753 0020 1D4B     		ldr	r3, .L104+4
 1754 0022 1B68     		ldr	r3, [r3]
 1755 0024 1C4A     		ldr	r2, .L104+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 78


 1756 0026 43F04073 		orr	r3, r3, #50331648
 1757 002a 1360     		str	r3, [r2]
1118:Core/Src/stm32f103xx_CMSIS.c **** 
1119:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
1120:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 1758              		.loc 2 1120 2
 1759 002c 1B4B     		ldr	r3, .L104+8
 1760 002e 9B69     		ldr	r3, [r3, #24]
 1761 0030 1A4A     		ldr	r2, .L104+8
 1762 0032 23F00303 		bic	r3, r3, #3
 1763 0036 9361     		str	r3, [r2, #24]
1121:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 1764              		.loc 2 1121 2
 1765 0038 184B     		ldr	r3, .L104+8
 1766 003a 9B69     		ldr	r3, [r3, #24]
 1767 003c 174A     		ldr	r2, .L104+8
 1768 003e 23F00403 		bic	r3, r3, #4
 1769 0042 9361     		str	r3, [r2, #24]
1122:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 1770              		.loc 2 1122 2
 1771 0044 154B     		ldr	r3, .L104+8
 1772 0046 9B69     		ldr	r3, [r3, #24]
 1773 0048 144A     		ldr	r2, .L104+8
 1774 004a 43F00803 		orr	r3, r3, #8
 1775 004e 9361     		str	r3, [r2, #24]
1123:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 1776              		.loc 2 1123 2
 1777 0050 124B     		ldr	r3, .L104+8
 1778 0052 9B69     		ldr	r3, [r3, #24]
 1779 0054 23F07003 		bic	r3, r3, #112
 1780 0058 104A     		ldr	r2, .L104+8
 1781 005a 43F06003 		orr	r3, r3, #96
 1782 005e 9361     		str	r3, [r2, #24]
1124:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 1783              		.loc 2 1124 2
 1784 0060 0E4B     		ldr	r3, .L104+8
 1785 0062 9B69     		ldr	r3, [r3, #24]
 1786 0064 0D4A     		ldr	r2, .L104+8
 1787 0066 23F08003 		bic	r3, r3, #128
 1788 006a 9361     		str	r3, [r2, #24]
1125:Core/Src/stm32f103xx_CMSIS.c **** 
1126:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1127:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1128:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin. 
 1789              		.loc 2 1128 2
 1790 006c 0B4B     		ldr	r3, .L104+8
 1791 006e 1B6A     		ldr	r3, [r3, #32]
 1792 0070 0A4A     		ldr	r2, .L104+8
 1793 0072 43F00103 		orr	r3, r3, #1
 1794 0076 1362     		str	r3, [r2, #32]
1129:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC1P); //OC1 active high.
 1795              		.loc 2 1129 2
 1796 0078 084B     		ldr	r3, .L104+8
 1797 007a 1B6A     		ldr	r3, [r3, #32]
 1798 007c 074A     		ldr	r2, .L104+8
 1799 007e 43F00203 		orr	r3, r3, #2
 1800 0082 1362     		str	r3, [r2, #32]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 79


1130:Core/Src/stm32f103xx_CMSIS.c **** 
1131:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR1 = 5;
 1801              		.loc 2 1131 6
 1802 0084 054B     		ldr	r3, .L104+8
 1803              		.loc 2 1131 13
 1804 0086 0522     		movs	r2, #5
 1805 0088 5A63     		str	r2, [r3, #52]
1132:Core/Src/stm32f103xx_CMSIS.c **** }
 1806              		.loc 2 1132 1
 1807 008a 00BF     		nop
 1808 008c BD46     		mov	sp, r7
 1809              		.cfi_def_cfa_register 13
 1810              		@ sp needed
 1811 008e 80BC     		pop	{r7}
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 0090 7047     		bx	lr
 1815              	.L105:
 1816 0092 00BF     		.align	2
 1817              	.L104:
 1818 0094 00100240 		.word	1073876992
 1819 0098 00080140 		.word	1073809408
 1820 009c 00040040 		.word	1073742848
 1821              		.cfi_endproc
 1822              	.LFE87:
 1824              		.section	.text.CMSIS_TIM3_PWM_CHANNEL2_init,"ax",%progbits
 1825              		.align	1
 1826              		.global	CMSIS_TIM3_PWM_CHANNEL2_init
 1827              		.syntax unified
 1828              		.thumb
 1829              		.thumb_func
 1831              	CMSIS_TIM3_PWM_CHANNEL2_init:
 1832              	.LFB88:
1133:Core/Src/stm32f103xx_CMSIS.c **** 
1134:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM3_PWM_CHANNEL2_init(void) {
 1833              		.loc 2 1134 41
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 0
 1836              		@ frame_needed = 1, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 80B4     		push	{r7}
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 7, -4
 1841 0002 00AF     		add	r7, sp, #0
 1842              		.cfi_def_cfa_register 7
1135:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA7  */
1136:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 1843              		.loc 2 1136 2
 1844 0004 234B     		ldr	r3, .L107
 1845 0006 9B69     		ldr	r3, [r3, #24]
 1846 0008 224A     		ldr	r2, .L107
 1847 000a 43F00403 		orr	r3, r3, #4
 1848 000e 9361     		str	r3, [r2, #24]
1137:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7_Msk, 0b10 << GPIO_CRL_CNF7_Pos);
 1849              		.loc 2 1137 2
 1850 0010 214B     		ldr	r3, .L107+4
 1851 0012 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 80


 1852 0014 23F04043 		bic	r3, r3, #-1073741824
 1853 0018 1F4A     		ldr	r2, .L107+4
 1854 001a 43F00043 		orr	r3, r3, #-2147483648
 1855 001e 1360     		str	r3, [r2]
1138:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos);
 1856              		.loc 2 1138 2
 1857 0020 1D4B     		ldr	r3, .L107+4
 1858 0022 1B68     		ldr	r3, [r3]
 1859 0024 1C4A     		ldr	r2, .L107+4
 1860 0026 43F04053 		orr	r3, r3, #805306368
 1861 002a 1360     		str	r3, [r2]
1139:Core/Src/stm32f103xx_CMSIS.c **** 
1140:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1141:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 1862              		.loc 2 1141 2
 1863 002c 1B4B     		ldr	r3, .L107+8
 1864 002e 9B69     		ldr	r3, [r3, #24]
 1865 0030 1A4A     		ldr	r2, .L107+8
 1866 0032 23F44073 		bic	r3, r3, #768
 1867 0036 9361     		str	r3, [r2, #24]
1142:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 1868              		.loc 2 1142 2
 1869 0038 184B     		ldr	r3, .L107+8
 1870 003a 9B69     		ldr	r3, [r3, #24]
 1871 003c 174A     		ldr	r2, .L107+8
 1872 003e 23F48063 		bic	r3, r3, #1024
 1873 0042 9361     		str	r3, [r2, #24]
1143:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 1874              		.loc 2 1143 2
 1875 0044 154B     		ldr	r3, .L107+8
 1876 0046 9B69     		ldr	r3, [r3, #24]
 1877 0048 144A     		ldr	r2, .L107+8
 1878 004a 43F40063 		orr	r3, r3, #2048
 1879 004e 9361     		str	r3, [r2, #24]
1144:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM3->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 1880              		.loc 2 1144 2
 1881 0050 124B     		ldr	r3, .L107+8
 1882 0052 9B69     		ldr	r3, [r3, #24]
 1883 0054 23F4E043 		bic	r3, r3, #28672
 1884 0058 104A     		ldr	r2, .L107+8
 1885 005a 43F4C043 		orr	r3, r3, #24576
 1886 005e 9361     		str	r3, [r2, #24]
1145:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 1887              		.loc 2 1145 2
 1888 0060 0E4B     		ldr	r3, .L107+8
 1889 0062 9B69     		ldr	r3, [r3, #24]
 1890 0064 0D4A     		ldr	r2, .L107+8
 1891 0066 23F40043 		bic	r3, r3, #32768
 1892 006a 9361     		str	r3, [r2, #24]
1146:Core/Src/stm32f103xx_CMSIS.c **** 
1147:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1148:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1149:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM3->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin. 
 1893              		.loc 2 1149 2
 1894 006c 0B4B     		ldr	r3, .L107+8
 1895 006e 1B6A     		ldr	r3, [r3, #32]
 1896 0070 0A4A     		ldr	r2, .L107+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 81


 1897 0072 43F01003 		orr	r3, r3, #16
 1898 0076 1362     		str	r3, [r2, #32]
1150:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM3->CCER, TIM_CCER_CC2P); //OC1 active high.
 1899              		.loc 2 1150 2
 1900 0078 084B     		ldr	r3, .L107+8
 1901 007a 1B6A     		ldr	r3, [r3, #32]
 1902 007c 074A     		ldr	r2, .L107+8
 1903 007e 23F02003 		bic	r3, r3, #32
 1904 0082 1362     		str	r3, [r2, #32]
1151:Core/Src/stm32f103xx_CMSIS.c **** 
1152:Core/Src/stm32f103xx_CMSIS.c **** 	TIM3->CCR2 = 5;
 1905              		.loc 2 1152 6
 1906 0084 054B     		ldr	r3, .L107+8
 1907              		.loc 2 1152 13
 1908 0086 0522     		movs	r2, #5
 1909 0088 9A63     		str	r2, [r3, #56]
1153:Core/Src/stm32f103xx_CMSIS.c **** }
 1910              		.loc 2 1153 1
 1911 008a 00BF     		nop
 1912 008c BD46     		mov	sp, r7
 1913              		.cfi_def_cfa_register 13
 1914              		@ sp needed
 1915 008e 80BC     		pop	{r7}
 1916              		.cfi_restore 7
 1917              		.cfi_def_cfa_offset 0
 1918 0090 7047     		bx	lr
 1919              	.L108:
 1920 0092 00BF     		.align	2
 1921              	.L107:
 1922 0094 00100240 		.word	1073876992
 1923 0098 00080140 		.word	1073809408
 1924 009c 00040040 		.word	1073742848
 1925              		.cfi_endproc
 1926              	.LFE88:
 1928              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1929              		.align	1
 1930              		.weak	TIM3_IRQHandler
 1931              		.syntax unified
 1932              		.thumb
 1933              		.thumb_func
 1935              	TIM3_IRQHandler:
 1936              	.LFB89:
1154:Core/Src/stm32f103xx_CMSIS.c **** 
1155:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM3_IRQHandler(void) {
 1937              		.loc 2 1155 35
 1938              		.cfi_startproc
 1939              		@ args = 0, pretend = 0, frame = 0
 1940              		@ frame_needed = 1, uses_anonymous_args = 0
 1941              		@ link register save eliminated.
 1942 0000 80B4     		push	{r7}
 1943              		.cfi_def_cfa_offset 4
 1944              		.cfi_offset 7, -4
 1945 0002 00AF     		add	r7, sp, #0
 1946              		.cfi_def_cfa_register 7
1156:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM3->SR, TIM_SR_UIF)) {
 1947              		.loc 2 1156 6
 1948 0004 074B     		ldr	r3, .L112
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 82


 1949 0006 1B69     		ldr	r3, [r3, #16]
 1950 0008 03F00103 		and	r3, r3, #1
 1951              		.loc 2 1156 5
 1952 000c 002B     		cmp	r3, #0
 1953 000e 05D0     		beq	.L111
1157:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM3->SR, TIM_SR_UIF); //  
 1954              		.loc 2 1157 3
 1955 0010 044B     		ldr	r3, .L112
 1956 0012 1B69     		ldr	r3, [r3, #16]
 1957 0014 034A     		ldr	r2, .L112
 1958 0016 23F00103 		bic	r3, r3, #1
 1959 001a 1361     		str	r3, [r2, #16]
 1960              	.L111:
1158:Core/Src/stm32f103xx_CMSIS.c **** 	}
1159:Core/Src/stm32f103xx_CMSIS.c **** }
 1961              		.loc 2 1159 1
 1962 001c 00BF     		nop
 1963 001e BD46     		mov	sp, r7
 1964              		.cfi_def_cfa_register 13
 1965              		@ sp needed
 1966 0020 80BC     		pop	{r7}
 1967              		.cfi_restore 7
 1968              		.cfi_def_cfa_offset 0
 1969 0022 7047     		bx	lr
 1970              	.L113:
 1971              		.align	2
 1972              	.L112:
 1973 0024 00040040 		.word	1073742848
 1974              		.cfi_endproc
 1975              	.LFE89:
 1977              		.section	.text.CMSIS_TIM1_init,"ax",%progbits
 1978              		.align	1
 1979              		.global	CMSIS_TIM1_init
 1980              		.syntax unified
 1981              		.thumb
 1982              		.thumb_func
 1984              	CMSIS_TIM1_init:
 1985              	.LFB90:
1160:Core/Src/stm32f103xx_CMSIS.c **** 
1161:Core/Src/stm32f103xx_CMSIS.c **** 
1162:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_init(void) {
 1986              		.loc 2 1162 28
 1987              		.cfi_startproc
 1988              		@ args = 0, pretend = 0, frame = 0
 1989              		@ frame_needed = 1, uses_anonymous_args = 0
 1990              		@ link register save eliminated.
 1991 0000 80B4     		push	{r7}
 1992              		.cfi_def_cfa_offset 4
 1993              		.cfi_offset 7, -4
 1994 0002 00AF     		add	r7, sp, #0
 1995              		.cfi_def_cfa_register 7
1163:Core/Src/stm32f103xx_CMSIS.c **** 	/*   ( 48)*/
1164:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); //   
 1996              		.loc 2 1164 2
 1997 0004 2C4B     		ldr	r3, .L115
 1998 0006 9B69     		ldr	r3, [r3, #24]
 1999 0008 2B4A     		ldr	r2, .L115
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 83


 2000 000a 43F40063 		orr	r3, r3, #2048
 2001 000e 9361     		str	r3, [r2, #24]
1165:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2002              		.loc 2 1165 2
 2003 0010 294B     		ldr	r3, .L115
 2004 0012 9B69     		ldr	r3, [r3, #24]
 2005 0014 284A     		ldr	r2, .L115
 2006 0016 43F00103 		orr	r3, r3, #1
 2007 001a 9361     		str	r3, [r2, #24]
1166:Core/Src/stm32f103xx_CMSIS.c **** 
1167:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.1 TIMx control register 1 (TIMx_CR1)
1168:Core/Src/stm32f103xx_CMSIS.c **** 
1169:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(TIM1->CR1, TIM_CR1_CEN);  // 
1170:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_UDIS); //  Update
 2008              		.loc 2 1170 2
 2009 001c 274B     		ldr	r3, .L115+4
 2010 001e 1B68     		ldr	r3, [r3]
 2011 0020 264A     		ldr	r2, .L115+4
 2012 0022 23F00203 		bic	r3, r3, #2
 2013 0026 1360     		str	r3, [r2]
1171:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_URS); // 
 2014              		.loc 2 1171 2
 2015 0028 244B     		ldr	r3, .L115+4
 2016 002a 1B68     		ldr	r3, [r3]
 2017 002c 234A     		ldr	r2, .L115+4
 2018 002e 23F00403 		bic	r3, r3, #4
 2019 0032 1360     		str	r3, [r2]
1172:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_OPM); //One pulse mode off(  
 2020              		.loc 2 1172 2
 2021 0034 214B     		ldr	r3, .L115+4
 2022 0036 1B68     		ldr	r3, [r3]
 2023 0038 204A     		ldr	r2, .L115+4
 2024 003a 23F00803 		bic	r3, r3, #8
 2025 003e 1360     		str	r3, [r2]
1173:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CR1, TIM_CR1_DIR); // 
 2026              		.loc 2 1173 2
 2027 0040 1E4B     		ldr	r3, .L115+4
 2028 0042 1B68     		ldr	r3, [r3]
 2029 0044 1D4A     		ldr	r2, .L115+4
 2030 0046 23F01003 		bic	r3, r3, #16
 2031 004a 1360     		str	r3, [r2]
1174:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CMS_Msk, 0b00 << TIM_CR1_CMS_Pos); //  
 2032              		.loc 2 1174 2
 2033 004c 1B4B     		ldr	r3, .L115+4
 2034 004e 1B68     		ldr	r3, [r3]
 2035 0050 1A4A     		ldr	r2, .L115+4
 2036 0052 23F06003 		bic	r3, r3, #96
 2037 0056 1360     		str	r3, [r2]
1175:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_ARPE); //Auto-reload preload enable
 2038              		.loc 2 1175 2
 2039 0058 184B     		ldr	r3, .L115+4
 2040 005a 1B68     		ldr	r3, [r3]
 2041 005c 174A     		ldr	r2, .L115+4
 2042 005e 43F08003 		orr	r3, r3, #128
 2043 0062 1360     		str	r3, [r2]
1176:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CR1, TIM_CR1_CKD_Msk, 0b00 << TIM_CR1_CKD_Pos); // 
 2044              		.loc 2 1176 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 84


 2045 0064 154B     		ldr	r3, .L115+4
 2046 0066 1B68     		ldr	r3, [r3]
 2047 0068 144A     		ldr	r2, .L115+4
 2048 006a 23F44073 		bic	r3, r3, #768
 2049 006e 1360     		str	r3, [r2]
1177:Core/Src/stm32f103xx_CMSIS.c **** 
1178:Core/Src/stm32f103xx_CMSIS.c **** 	/*  ( 409)*/
1179:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.4 TIMx DMA/Interrupt enable register (TIMx_DIER)
1180:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->DIER, TIM_DIER_UIE); //Update interrupt enable
 2050              		.loc 2 1180 2
 2051 0070 124B     		ldr	r3, .L115+4
 2052 0072 DB68     		ldr	r3, [r3, #12]
 2053 0074 114A     		ldr	r2, .L115+4
 2054 0076 43F00103 		orr	r3, r3, #1
 2055 007a D360     		str	r3, [r2, #12]
1181:Core/Src/stm32f103xx_CMSIS.c **** 
1182:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.5 TIMx status register (TIMx_SR) -  
1183:Core/Src/stm32f103xx_CMSIS.c **** 
1184:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->PSC = 72 - 1;
 2056              		.loc 2 1184 6
 2057 007c 0F4B     		ldr	r3, .L115+4
 2058              		.loc 2 1184 12
 2059 007e 4722     		movs	r2, #71
 2060 0080 9A62     		str	r2, [r3, #40]
1185:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->ARR = 1000 - 1;
 2061              		.loc 2 1185 6
 2062 0082 0E4B     		ldr	r3, .L115+4
 2063              		.loc 2 1185 12
 2064 0084 40F2E732 		movw	r2, #999
 2065 0088 DA62     		str	r2, [r3, #44]
1186:Core/Src/stm32f103xx_CMSIS.c **** 
1187:Core/Src/stm32f103xx_CMSIS.c **** 	/*  */
1188:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->BDTR, TIM_BDTR_LOCK_Msk, 0b00 << TIM_BDTR_LOCK_Pos);
 2066              		.loc 2 1188 2
 2067 008a 0C4B     		ldr	r3, .L115+4
 2068 008c 5B6C     		ldr	r3, [r3, #68]
 2069 008e 0B4A     		ldr	r2, .L115+4
 2070 0090 23F44073 		bic	r3, r3, #768
 2071 0094 5364     		str	r3, [r2, #68]
1189:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->BDTR, TIM_BDTR_AOE);
 2072              		.loc 2 1189 2
 2073 0096 094B     		ldr	r3, .L115+4
 2074 0098 5B6C     		ldr	r3, [r3, #68]
 2075 009a 084A     		ldr	r2, .L115+4
 2076 009c 43F48043 		orr	r3, r3, #16384
 2077 00a0 5364     		str	r3, [r2, #68]
1190:Core/Src/stm32f103xx_CMSIS.c **** 
1191:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(TIM1_UP_IRQn); //    3
1192:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CR1, TIM_CR1_CEN); // 
 2078              		.loc 2 1192 2
 2079 00a2 064B     		ldr	r3, .L115+4
 2080 00a4 1B68     		ldr	r3, [r3]
 2081 00a6 054A     		ldr	r2, .L115+4
 2082 00a8 43F00103 		orr	r3, r3, #1
 2083 00ac 1360     		str	r3, [r2]
1193:Core/Src/stm32f103xx_CMSIS.c **** 
1194:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 85


1195:Core/Src/stm32f103xx_CMSIS.c **** }
 2084              		.loc 2 1195 1
 2085 00ae 00BF     		nop
 2086 00b0 BD46     		mov	sp, r7
 2087              		.cfi_def_cfa_register 13
 2088              		@ sp needed
 2089 00b2 80BC     		pop	{r7}
 2090              		.cfi_restore 7
 2091              		.cfi_def_cfa_offset 0
 2092 00b4 7047     		bx	lr
 2093              	.L116:
 2094 00b6 00BF     		.align	2
 2095              	.L115:
 2096 00b8 00100240 		.word	1073876992
 2097 00bc 002C0140 		.word	1073818624
 2098              		.cfi_endproc
 2099              	.LFE90:
 2101              		.section	.text.CMSIS_TIM1_PWM_CHANNEL1_init,"ax",%progbits
 2102              		.align	1
 2103              		.global	CMSIS_TIM1_PWM_CHANNEL1_init
 2104              		.syntax unified
 2105              		.thumb
 2106              		.thumb_func
 2108              	CMSIS_TIM1_PWM_CHANNEL1_init:
 2109              	.LFB91:
1196:Core/Src/stm32f103xx_CMSIS.c **** 
1197:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL1_init(void) {
 2110              		.loc 2 1197 41
 2111              		.cfi_startproc
 2112              		@ args = 0, pretend = 0, frame = 0
 2113              		@ frame_needed = 1, uses_anonymous_args = 0
 2114              		@ link register save eliminated.
 2115 0000 80B4     		push	{r7}
 2116              		.cfi_def_cfa_offset 4
 2117              		.cfi_offset 7, -4
 2118 0002 00AF     		add	r7, sp, #0
 2119              		.cfi_def_cfa_register 7
1198:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA8  */
1199:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2120              		.loc 2 1199 2
 2121 0004 234B     		ldr	r3, .L118
 2122 0006 9B69     		ldr	r3, [r3, #24]
 2123 0008 224A     		ldr	r2, .L118
 2124 000a 43F00403 		orr	r3, r3, #4
 2125 000e 9361     		str	r3, [r2, #24]
1200:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF8_Msk, 0b10 << GPIO_CRH_CNF8_Pos);
 2126              		.loc 2 1200 2
 2127 0010 214B     		ldr	r3, .L118+4
 2128 0012 5B68     		ldr	r3, [r3, #4]
 2129 0014 23F00C03 		bic	r3, r3, #12
 2130 0018 1F4A     		ldr	r2, .L118+4
 2131 001a 43F00803 		orr	r3, r3, #8
 2132 001e 5360     		str	r3, [r2, #4]
1201:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE8_Msk, 0b11 << GPIO_CRH_MODE8_Pos);
 2133              		.loc 2 1201 2
 2134 0020 1D4B     		ldr	r3, .L118+4
 2135 0022 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 86


 2136 0024 1C4A     		ldr	r2, .L118+4
 2137 0026 43F00303 		orr	r3, r3, #3
 2138 002a 5360     		str	r3, [r2, #4]
1202:Core/Src/stm32f103xx_CMSIS.c **** 
1203:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 1)*/
1204:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC1S_Msk, 0b00 << TIM_CCMR1_CC1S_Pos); //CC1 channel is configur
 2139              		.loc 2 1204 2
 2140 002c 1B4B     		ldr	r3, .L118+8
 2141 002e 9B69     		ldr	r3, [r3, #24]
 2142 0030 1A4A     		ldr	r2, .L118+8
 2143 0032 23F00303 		bic	r3, r3, #3
 2144 0036 9361     		str	r3, [r2, #24]
1205:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1FE); //Fast mode disable
 2145              		.loc 2 1205 2
 2146 0038 184B     		ldr	r3, .L118+8
 2147 003a 9B69     		ldr	r3, [r3, #24]
 2148 003c 174A     		ldr	r2, .L118+8
 2149 003e 23F00403 		bic	r3, r3, #4
 2150 0042 9361     		str	r3, [r2, #24]
1206:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC1PE); //Preload enable
 2151              		.loc 2 1206 2
 2152 0044 154B     		ldr	r3, .L118+8
 2153 0046 9B69     		ldr	r3, [r3, #24]
 2154 0048 144A     		ldr	r2, .L118+8
 2155 004a 43F00803 		orr	r3, r3, #8
 2156 004e 9361     		str	r3, [r2, #24]
1207:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC1M_Msk, 0b110 << TIM_CCMR1_OC1M_Pos); //PWM MODE 1
 2157              		.loc 2 1207 2
 2158 0050 124B     		ldr	r3, .L118+8
 2159 0052 9B69     		ldr	r3, [r3, #24]
 2160 0054 23F07003 		bic	r3, r3, #112
 2161 0058 104A     		ldr	r2, .L118+8
 2162 005a 43F06003 		orr	r3, r3, #96
 2163 005e 9361     		str	r3, [r2, #24]
1208:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC1CE); //OC1Ref is not affected by the ETRF input
 2164              		.loc 2 1208 2
 2165 0060 0E4B     		ldr	r3, .L118+8
 2166 0062 9B69     		ldr	r3, [r3, #24]
 2167 0064 0D4A     		ldr	r2, .L118+8
 2168 0066 23F08003 		bic	r3, r3, #128
 2169 006a 9361     		str	r3, [r2, #24]
1209:Core/Src/stm32f103xx_CMSIS.c **** 
1210:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1211:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1212:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC1E); //On - OC1 signal is output on the corresponding output pin.
 2170              		.loc 2 1212 2
 2171 006c 0B4B     		ldr	r3, .L118+8
 2172 006e 1B6A     		ldr	r3, [r3, #32]
 2173 0070 0A4A     		ldr	r2, .L118+8
 2174 0072 43F00103 		orr	r3, r3, #1
 2175 0076 1362     		str	r3, [r2, #32]
1213:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC1P); //OC1 active high.
 2176              		.loc 2 1213 2
 2177 0078 084B     		ldr	r3, .L118+8
 2178 007a 1B6A     		ldr	r3, [r3, #32]
 2179 007c 074A     		ldr	r2, .L118+8
 2180 007e 23F00203 		bic	r3, r3, #2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 87


 2181 0082 1362     		str	r3, [r2, #32]
1214:Core/Src/stm32f103xx_CMSIS.c **** 
1215:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR1 = 150;
 2182              		.loc 2 1215 6
 2183 0084 054B     		ldr	r3, .L118+8
 2184              		.loc 2 1215 13
 2185 0086 9622     		movs	r2, #150
 2186 0088 5A63     		str	r2, [r3, #52]
1216:Core/Src/stm32f103xx_CMSIS.c **** }
 2187              		.loc 2 1216 1
 2188 008a 00BF     		nop
 2189 008c BD46     		mov	sp, r7
 2190              		.cfi_def_cfa_register 13
 2191              		@ sp needed
 2192 008e 80BC     		pop	{r7}
 2193              		.cfi_restore 7
 2194              		.cfi_def_cfa_offset 0
 2195 0090 7047     		bx	lr
 2196              	.L119:
 2197 0092 00BF     		.align	2
 2198              	.L118:
 2199 0094 00100240 		.word	1073876992
 2200 0098 00080140 		.word	1073809408
 2201 009c 002C0140 		.word	1073818624
 2202              		.cfi_endproc
 2203              	.LFE91:
 2205              		.section	.text.CMSIS_TIM1_PWM_CHANNEL2_init,"ax",%progbits
 2206              		.align	1
 2207              		.global	CMSIS_TIM1_PWM_CHANNEL2_init
 2208              		.syntax unified
 2209              		.thumb
 2210              		.thumb_func
 2212              	CMSIS_TIM1_PWM_CHANNEL2_init:
 2213              	.LFB92:
1217:Core/Src/stm32f103xx_CMSIS.c **** 
1218:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_TIM1_PWM_CHANNEL2_init(void) {
 2214              		.loc 2 1218 41
 2215              		.cfi_startproc
 2216              		@ args = 0, pretend = 0, frame = 0
 2217              		@ frame_needed = 1, uses_anonymous_args = 0
 2218              		@ link register save eliminated.
 2219 0000 80B4     		push	{r7}
 2220              		.cfi_def_cfa_offset 4
 2221              		.cfi_offset 7, -4
 2222 0002 00AF     		add	r7, sp, #0
 2223              		.cfi_def_cfa_register 7
1219:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA9  */
1220:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //   
 2224              		.loc 2 1220 2
 2225 0004 234B     		ldr	r3, .L121
 2226 0006 9B69     		ldr	r3, [r3, #24]
 2227 0008 224A     		ldr	r2, .L121
 2228 000a 43F00403 		orr	r3, r3, #4
 2229 000e 9361     		str	r3, [r2, #24]
1221:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2230              		.loc 2 1221 2
 2231 0010 214B     		ldr	r3, .L121+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 88


 2232 0012 5B68     		ldr	r3, [r3, #4]
 2233 0014 23F0C003 		bic	r3, r3, #192
 2234 0018 1F4A     		ldr	r2, .L121+4
 2235 001a 43F08003 		orr	r3, r3, #128
 2236 001e 5360     		str	r3, [r2, #4]
1222:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2237              		.loc 2 1222 2
 2238 0020 1D4B     		ldr	r3, .L121+4
 2239 0022 5B68     		ldr	r3, [r3, #4]
 2240 0024 1C4A     		ldr	r2, .L121+4
 2241 0026 43F03003 		orr	r3, r3, #48
 2242 002a 5360     		str	r3, [r2, #4]
1223:Core/Src/stm32f103xx_CMSIS.c **** 
1224:Core/Src/stm32f103xx_CMSIS.c **** 	/* ( 2)*/
1225:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_CC2S_Msk, 0b00 << TIM_CCMR1_CC2S_Pos); //CC1 channel is configur
 2243              		.loc 2 1225 2
 2244 002c 1B4B     		ldr	r3, .L121+8
 2245 002e 9B69     		ldr	r3, [r3, #24]
 2246 0030 1A4A     		ldr	r2, .L121+8
 2247 0032 23F44073 		bic	r3, r3, #768
 2248 0036 9361     		str	r3, [r2, #24]
1226:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2FE); //Fast mode disable
 2249              		.loc 2 1226 2
 2250 0038 184B     		ldr	r3, .L121+8
 2251 003a 9B69     		ldr	r3, [r3, #24]
 2252 003c 174A     		ldr	r2, .L121+8
 2253 003e 23F48063 		bic	r3, r3, #1024
 2254 0042 9361     		str	r3, [r2, #24]
1227:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCMR1, TIM_CCMR1_OC2PE); //Preload enable
 2255              		.loc 2 1227 2
 2256 0044 154B     		ldr	r3, .L121+8
 2257 0046 9B69     		ldr	r3, [r3, #24]
 2258 0048 144A     		ldr	r2, .L121+8
 2259 004a 43F40063 		orr	r3, r3, #2048
 2260 004e 9361     		str	r3, [r2, #24]
1228:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(TIM1->CCMR1, TIM_CCMR1_OC2M_Msk, 0b110 << TIM_CCMR1_OC2M_Pos); //PWM MODE 1
 2261              		.loc 2 1228 2
 2262 0050 124B     		ldr	r3, .L121+8
 2263 0052 9B69     		ldr	r3, [r3, #24]
 2264 0054 23F4E043 		bic	r3, r3, #28672
 2265 0058 104A     		ldr	r2, .L121+8
 2266 005a 43F4C043 		orr	r3, r3, #24576
 2267 005e 9361     		str	r3, [r2, #24]
1229:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCMR1, TIM_CCMR1_OC2CE); //OC1Ref is not affected by the ETRF input
 2268              		.loc 2 1229 2
 2269 0060 0E4B     		ldr	r3, .L121+8
 2270 0062 9B69     		ldr	r3, [r3, #24]
 2271 0064 0D4A     		ldr	r2, .L121+8
 2272 0066 23F40043 		bic	r3, r3, #32768
 2273 006a 9361     		str	r3, [r2, #24]
1230:Core/Src/stm32f103xx_CMSIS.c **** 
1231:Core/Src/stm32f103xx_CMSIS.c **** 	/* */
1232:Core/Src/stm32f103xx_CMSIS.c **** 	//15.4.9 TIMx capture/compare enable register (TIMx_CCER)
1233:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(TIM1->CCER, TIM_CCER_CC2E); //On - OC1 signal is output on the corresponding output pin.
 2274              		.loc 2 1233 2
 2275 006c 0B4B     		ldr	r3, .L121+8
 2276 006e 1B6A     		ldr	r3, [r3, #32]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 89


 2277 0070 0A4A     		ldr	r2, .L121+8
 2278 0072 43F01003 		orr	r3, r3, #16
 2279 0076 1362     		str	r3, [r2, #32]
1234:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(TIM1->CCER, TIM_CCER_CC2P); //OC1 active high.
 2280              		.loc 2 1234 2
 2281 0078 084B     		ldr	r3, .L121+8
 2282 007a 1B6A     		ldr	r3, [r3, #32]
 2283 007c 074A     		ldr	r2, .L121+8
 2284 007e 23F02003 		bic	r3, r3, #32
 2285 0082 1362     		str	r3, [r2, #32]
1235:Core/Src/stm32f103xx_CMSIS.c **** 
1236:Core/Src/stm32f103xx_CMSIS.c **** 	TIM1->CCR2 = 250;
 2286              		.loc 2 1236 6
 2287 0084 054B     		ldr	r3, .L121+8
 2288              		.loc 2 1236 13
 2289 0086 FA22     		movs	r2, #250
 2290 0088 9A63     		str	r2, [r3, #56]
1237:Core/Src/stm32f103xx_CMSIS.c **** }
 2291              		.loc 2 1237 1
 2292 008a 00BF     		nop
 2293 008c BD46     		mov	sp, r7
 2294              		.cfi_def_cfa_register 13
 2295              		@ sp needed
 2296 008e 80BC     		pop	{r7}
 2297              		.cfi_restore 7
 2298              		.cfi_def_cfa_offset 0
 2299 0090 7047     		bx	lr
 2300              	.L122:
 2301 0092 00BF     		.align	2
 2302              	.L121:
 2303 0094 00100240 		.word	1073876992
 2304 0098 00080140 		.word	1073809408
 2305 009c 002C0140 		.word	1073818624
 2306              		.cfi_endproc
 2307              	.LFE92:
 2309              		.section	.text.TIM1_UP_IRQHandler,"ax",%progbits
 2310              		.align	1
 2311              		.weak	TIM1_UP_IRQHandler
 2312              		.syntax unified
 2313              		.thumb
 2314              		.thumb_func
 2316              	TIM1_UP_IRQHandler:
 2317              	.LFB93:
1238:Core/Src/stm32f103xx_CMSIS.c **** 
1239:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void TIM1_UP_IRQHandler(void) {
 2318              		.loc 2 1239 38
 2319              		.cfi_startproc
 2320              		@ args = 0, pretend = 0, frame = 0
 2321              		@ frame_needed = 1, uses_anonymous_args = 0
 2322              		@ link register save eliminated.
 2323 0000 80B4     		push	{r7}
 2324              		.cfi_def_cfa_offset 4
 2325              		.cfi_offset 7, -4
 2326 0002 00AF     		add	r7, sp, #0
 2327              		.cfi_def_cfa_register 7
1240:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(TIM1->SR, TIM_SR_UIF)) {
 2328              		.loc 2 1240 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 90


 2329 0004 074B     		ldr	r3, .L126
 2330 0006 1B69     		ldr	r3, [r3, #16]
 2331 0008 03F00103 		and	r3, r3, #1
 2332              		.loc 2 1240 5
 2333 000c 002B     		cmp	r3, #0
 2334 000e 05D0     		beq	.L125
1241:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(TIM1->SR, TIM_SR_UIF); //  
 2335              		.loc 2 1241 3
 2336 0010 044B     		ldr	r3, .L126
 2337 0012 1B69     		ldr	r3, [r3, #16]
 2338 0014 034A     		ldr	r2, .L126
 2339 0016 23F00103 		bic	r3, r3, #1
 2340 001a 1361     		str	r3, [r2, #16]
 2341              	.L125:
1242:Core/Src/stm32f103xx_CMSIS.c **** 	}
1243:Core/Src/stm32f103xx_CMSIS.c **** }
 2342              		.loc 2 1243 1
 2343 001c 00BF     		nop
 2344 001e BD46     		mov	sp, r7
 2345              		.cfi_def_cfa_register 13
 2346              		@ sp needed
 2347 0020 80BC     		pop	{r7}
 2348              		.cfi_restore 7
 2349              		.cfi_def_cfa_offset 0
 2350 0022 7047     		bx	lr
 2351              	.L127:
 2352              		.align	2
 2353              	.L126:
 2354 0024 002C0140 		.word	1073818624
 2355              		.cfi_endproc
 2356              	.LFE93:
 2358              		.global	ADC_RAW_Data
 2359              		.section	.bss.ADC_RAW_Data,"aw",%nobits
 2360              		.align	2
 2363              	ADC_RAW_Data:
 2364 0000 00000000 		.space	4
 2365              		.section	.text.CMSIS_ADC_DMA_init,"ax",%progbits
 2366              		.align	1
 2367              		.global	CMSIS_ADC_DMA_init
 2368              		.syntax unified
 2369              		.thumb
 2370              		.thumb_func
 2372              	CMSIS_ADC_DMA_init:
 2373              	.LFB94:
1244:Core/Src/stm32f103xx_CMSIS.c **** 
1245:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  ADC ========================================
1246:Core/Src/stm32f103xx_CMSIS.c **** 
1247:Core/Src/stm32f103xx_CMSIS.c **** /**
1248:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1249:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Analog-to-digital converter (ADC)
1250:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .11 Analog-to-digital converter (ADC) (. 215)
1251:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1252:Core/Src/stm32f103xx_CMSIS.c **** */
1253:Core/Src/stm32f103xx_CMSIS.c **** //STM32  12    
1254:Core/Src/stm32f103xx_CMSIS.c **** //   18  , 
1255:Core/Src/stm32f103xx_CMSIS.c **** // .
1256:Core/Src/stm32f103xx_CMSIS.c **** //-    
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 91


1257:Core/Src/stm32f103xx_CMSIS.c **** //    16-  
1258:Core/Src/stm32f103xx_CMSIS.c **** 
1259:Core/Src/stm32f103xx_CMSIS.c **** //      
1260:Core/Src/stm32f103xx_CMSIS.c **** //     14 .
1261:Core/Src/stm32f103xx_CMSIS.c **** 
1262:Core/Src/stm32f103xx_CMSIS.c **** /*                                   Table 65. ADC pins                                            
1263:Core/Src/stm32f103xx_CMSIS.c **** /*
1264:Core/Src/stm32f103xx_CMSIS.c **** 	 Name     |        Signal type                | Remarks
1265:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF+    | Input, analog reference positive  | The higher/positive reference voltage for the ADC,
1266:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VREF+ <= VDDA
1267:Core/Src/stm32f103xx_CMSIS.c **** 	VDDA(1)   |       Input, analog supply        | Analog power supply equal to VDD and
1268:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |          2.4 V <= VDDA <= 3.6 V
1269:Core/Src/stm32f103xx_CMSIS.c **** 	 VREF-    | Input, analog reference negative  | The lower/negative reference voltage for the ADC,
1270:Core/Src/stm32f103xx_CMSIS.c **** 			  |                                   |              VREF- = VSSA
1271:Core/Src/stm32f103xx_CMSIS.c **** 	VSSA(1)   |    Input, analog supply ground    |    Ground for analog power supply equal to VSS
1272:Core/Src/stm32f103xx_CMSIS.c **** ADCx_IN[15:0] |         Analog signals            |           Up to 21 analog channels(2)
1273:Core/Src/stm32f103xx_CMSIS.c **** */
1274:Core/Src/stm32f103xx_CMSIS.c **** 
1275:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.1 ADC on-off control(. 218)*/
1276:Core/Src/stm32f103xx_CMSIS.c **** //  ,   ADON   ADC_CR2. 
1277:Core/Src/stm32f103xx_CMSIS.c **** //  ADON    ,  
1278:Core/Src/stm32f103xx_CMSIS.c **** // ,   ADON 
1279:Core/Src/stm32f103xx_CMSIS.c **** //  ,     
1280:Core/Src/stm32f103xx_CMSIS.c **** //        ( 
1281:Core/Src/stm32f103xx_CMSIS.c **** 
1282:Core/Src/stm32f103xx_CMSIS.c **** /*11.3.3 Channel selection(. 218)*/
1283:Core/Src/stm32f103xx_CMSIS.c **** // 16  .  
1284:Core/Src/stm32f103xx_CMSIS.c **** //  .    
1285:Core/Src/stm32f103xx_CMSIS.c **** //       . 
1286:Core/Src/stm32f103xx_CMSIS.c **** //Ch3, Ch8, Ch2, Ch2, Ch0, Ch2, Ch2, Ch15.
1287:Core/Src/stm32f103xx_CMSIS.c **** /*
1288:Core/Src/stm32f103xx_CMSIS.c ****  *     16 . 
1289:Core/Src/stm32f103xx_CMSIS.c ****  *       ADC_SQ
1290:Core/Src/stm32f103xx_CMSIS.c ****  *      
1291:Core/Src/stm32f103xx_CMSIS.c ****  *
1292:Core/Src/stm32f103xx_CMSIS.c ****  *     4 . 
1293:Core/Src/stm32f103xx_CMSIS.c ****  *    ADC_ISQR.   
1294:Core/Src/stm32f103xx_CMSIS.c ****  * L[1:0]   ADC_ISQR.
1295:Core/Src/stm32f103xx_CMSIS.c ****  *
1296:Core/Src/stm32f103xx_CMSIS.c ****  *   ADC_SQRx  ADC_ISQR    
1297:Core/Src/stm32f103xx_CMSIS.c ****  *      
1298:Core/Src/stm32f103xx_CMSIS.c ****  * */
1299:Core/Src/stm32f103xx_CMSIS.c **** 
1300:Core/Src/stm32f103xx_CMSIS.c ****  /*Temperature sensor/VREFINT internal channels*/
1301:Core/Src/stm32f103xx_CMSIS.c ****  /*      ADCx_IN16,  
1302:Core/Src/stm32f103xx_CMSIS.c ****   *        
1303:Core/Src/stm32f103xx_CMSIS.c **** 
1304:Core/Src/stm32f103xx_CMSIS.c ****   /*11.4 Calibration*/
1305:Core/Src/stm32f103xx_CMSIS.c ****   /*     . 
1306:Core/Src/stm32f103xx_CMSIS.c ****    *   .   
1307:Core/Src/stm32f103xx_CMSIS.c ****    *        
1308:Core/Src/stm32f103xx_CMSIS.c ****    *
1309:Core/Src/stm32f103xx_CMSIS.c ****    *     CAL  
1310:Core/Src/stm32f103xx_CMSIS.c ****    *
1311:Core/Src/stm32f103xx_CMSIS.c ****    *   ,  CAL  
1312:Core/Src/stm32f103xx_CMSIS.c ****    *       
1313:Core/Src/stm32f103xx_CMSIS.c ****    *  .
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 92


1314:Core/Src/stm32f103xx_CMSIS.c ****    *
1315:Core/Src/stm32f103xx_CMSIS.c ****    * :      
1316:Core/Src/stm32f103xx_CMSIS.c ****    * */
1317:Core/Src/stm32f103xx_CMSIS.c **** 
1318:Core/Src/stm32f103xx_CMSIS.c ****    /*11.8 DMA request(. 227)*/
1319:Core/Src/stm32f103xx_CMSIS.c ****    /*     
1320:Core/Src/stm32f103xx_CMSIS.c **** 	*  DMA      
1321:Core/Src/stm32f103xx_CMSIS.c **** 	*     ADC_DR.
1322:Core/Src/stm32f103xx_CMSIS.c **** 	*
1323:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1324:Core/Src/stm32f103xx_CMSIS.c **** 	*   ADC_DR   ,  
1325:Core/Src/stm32f103xx_CMSIS.c **** 
1326:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.11 ADC interrupts(. 236)*/
1327:Core/Src/stm32f103xx_CMSIS.c **** 	/*
1328:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1329:Core/Src/stm32f103xx_CMSIS.c **** 	 *     .
1330:Core/Src/stm32f103xx_CMSIS.c **** 	 *
1331:Core/Src/stm32f103xx_CMSIS.c **** 	 *  ADC1  ADC2       
1332:Core/Src/stm32f103xx_CMSIS.c **** 	 *  .
1333:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
1334:Core/Src/stm32f103xx_CMSIS.c **** 
1335:Core/Src/stm32f103xx_CMSIS.c **** 	 /*
1336:Core/Src/stm32f103xx_CMSIS.c **** 	  *       ADC_SR,   
1337:Core/Src/stm32f103xx_CMSIS.c **** 	  * - JSTRT (    
1338:Core/Src/stm32f103xx_CMSIS.c **** 	  * - STRT (    
1339:Core/Src/stm32f103xx_CMSIS.c **** 	  * */
1340:Core/Src/stm32f103xx_CMSIS.c **** 
1341:Core/Src/stm32f103xx_CMSIS.c **** 	  /*Table 71. ADC interrupts*/
1342:Core/Src/stm32f103xx_CMSIS.c ****   /*
1343:Core/Src/stm32f103xx_CMSIS.c ****    *          Interrupt event          |         Event flag             |        Enable Control bit
1344:Core/Src/stm32f103xx_CMSIS.c ****    *   End of conversion regular group |             EOC                |              EOCIE
1345:Core/Src/stm32f103xx_CMSIS.c ****    *  End of conversion injected group |             JEOC               |             JEOCIE
1346:Core/Src/stm32f103xx_CMSIS.c ****    * Analog watchdog status bit is set |             AWD                |              AWDIE
1347:Core/Src/stm32f103xx_CMSIS.c ****    */
1348:Core/Src/stm32f103xx_CMSIS.c **** 
1349:Core/Src/stm32f103xx_CMSIS.c **** volatile uint16_t ADC_RAW_Data[2] = { 0, }; //,    
1350:Core/Src/stm32f103xx_CMSIS.c **** 
1351:Core/Src/stm32f103xx_CMSIS.c **** 
1352:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_ADC_DMA_init(void) {
 2374              		.loc 2 1352 31
 2375              		.cfi_startproc
 2376              		@ args = 0, pretend = 0, frame = 0
 2377              		@ frame_needed = 1, uses_anonymous_args = 0
 2378 0000 80B5     		push	{r7, lr}
 2379              		.cfi_def_cfa_offset 8
 2380              		.cfi_offset 7, -8
 2381              		.cfi_offset 14, -4
 2382 0002 00AF     		add	r7, sp, #0
 2383              		.cfi_def_cfa_register 7
1353:Core/Src/stm32f103xx_CMSIS.c **** 	/*  DMA
1354:Core/Src/stm32f103xx_CMSIS.c **** 	*  :
1355:Core/Src/stm32f103xx_CMSIS.c **** 	*    DMA     278 "Chan
1356:Core/Src/stm32f103xx_CMSIS.c **** 
1357:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->AHBENR, RCC_AHBENR_DMA1EN); //  DMA1
 2384              		.loc 2 1357 2
 2385 0004 8E4B     		ldr	r3, .L130
 2386 0006 5B69     		ldr	r3, [r3, #20]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 93


 2387 0008 8D4A     		ldr	r2, .L130
 2388 000a 43F00103 		orr	r3, r3, #1
 2389 000e 5361     		str	r3, [r2, #20]
1358:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CPAR = (uint32_t) & (ADC1->DR); //  
 2390              		.loc 2 1358 15
 2391 0010 8C4B     		ldr	r3, .L130+4
 2392              		.loc 2 1358 22
 2393 0012 8D4A     		ldr	r2, .L130+8
 2394 0014 9A60     		str	r2, [r3, #8]
1359:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CMAR = (uint32_t)ADC_RAW_Data; //   ,  
 2395              		.loc 2 1359 15
 2396 0016 8B4B     		ldr	r3, .L130+4
 2397              		.loc 2 1359 24
 2398 0018 8C4A     		ldr	r2, .L130+12
 2399              		.loc 2 1359 22
 2400 001a DA60     		str	r2, [r3, #12]
1360:Core/Src/stm32f103xx_CMSIS.c **** 	DMA1_Channel1->CNDTR = 2; //    
 2401              		.loc 2 1360 15
 2402 001c 894B     		ldr	r3, .L130+4
 2403              		.loc 2 1360 23
 2404 001e 0222     		movs	r2, #2
 2405 0020 5A60     		str	r2, [r3, #4]
1361:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PL_Msk, 0b00 << DMA_CCR_PL_Pos); // 
 2406              		.loc 2 1361 2
 2407 0022 884B     		ldr	r3, .L130+4
 2408 0024 1B68     		ldr	r3, [r3]
 2409 0026 874A     		ldr	r2, .L130+4
 2410 0028 23F44053 		bic	r3, r3, #12288
 2411 002c 1360     		str	r3, [r2]
1362:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_DIR); //    
 2412              		.loc 2 1362 2
 2413 002e 854B     		ldr	r3, .L130+4
 2414 0030 1B68     		ldr	r3, [r3]
 2415 0032 844A     		ldr	r2, .L130+4
 2416 0034 23F01003 		bic	r3, r3, #16
 2417 0038 1360     		str	r3, [r2]
1363:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_CIRC); // DMA  Circular mode
 2418              		.loc 2 1363 2
 2419 003a 824B     		ldr	r3, .L130+4
 2420 003c 1B68     		ldr	r3, [r3]
 2421 003e 814A     		ldr	r2, .L130+4
 2422 0040 43F02003 		orr	r3, r3, #32
 2423 0044 1360     		str	r3, [r2]
1364:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_PSIZE_Msk, 0b01 << DMA_CCR_PSIZE_Pos); // 
 2424              		.loc 2 1364 2
 2425 0046 7F4B     		ldr	r3, .L130+4
 2426 0048 1B68     		ldr	r3, [r3]
 2427 004a 23F44073 		bic	r3, r3, #768
 2428 004e 7D4A     		ldr	r2, .L130+4
 2429 0050 43F48073 		orr	r3, r3, #256
 2430 0054 1360     		str	r3, [r2]
1365:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(DMA1_Channel1->CCR, DMA_CCR_MSIZE_Msk, 0b01 << DMA_CCR_MSIZE_Pos); // 
 2431              		.loc 2 1365 2
 2432 0056 7B4B     		ldr	r3, .L130+4
 2433 0058 1B68     		ldr	r3, [r3]
 2434 005a 23F44063 		bic	r3, r3, #3072
 2435 005e 794A     		ldr	r2, .L130+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 94


 2436 0060 43F48063 		orr	r3, r3, #1024
 2437 0064 1360     		str	r3, [r2]
1366:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TCIE); //   
 2438              		.loc 2 1366 2
 2439 0066 774B     		ldr	r3, .L130+4
 2440 0068 1B68     		ldr	r3, [r3]
 2441 006a 764A     		ldr	r2, .L130+4
 2442 006c 43F00203 		orr	r3, r3, #2
 2443 0070 1360     		str	r3, [r2]
1367:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(DMA1_Channel1->CCR, DMA_CCR_HTIE); //   
 2444              		.loc 2 1367 2
 2445 0072 744B     		ldr	r3, .L130+4
 2446 0074 1B68     		ldr	r3, [r3]
 2447 0076 734A     		ldr	r2, .L130+4
 2448 0078 23F00403 		bic	r3, r3, #4
 2449 007c 1360     		str	r3, [r2]
1368:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_TEIE); //   
 2450              		.loc 2 1368 2
 2451 007e 714B     		ldr	r3, .L130+4
 2452 0080 1B68     		ldr	r3, [r3]
 2453 0082 704A     		ldr	r2, .L130+4
 2454 0084 43F00803 		orr	r3, r3, #8
 2455 0088 1360     		str	r3, [r2]
1369:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_MINC); //  
 2456              		.loc 2 1369 2
 2457 008a 6E4B     		ldr	r3, .L130+4
 2458 008c 1B68     		ldr	r3, [r3]
 2459 008e 6D4A     		ldr	r2, .L130+4
 2460 0090 43F08003 		orr	r3, r3, #128
 2461 0094 1360     		str	r3, [r2]
1370:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(DMA1_Channel1->CCR, DMA_CCR_EN); //DMA ON
 2462              		.loc 2 1370 2
 2463 0096 6B4B     		ldr	r3, .L130+4
 2464 0098 1B68     		ldr	r3, [r3]
 2465 009a 6A4A     		ldr	r2, .L130+4
 2466 009c 43F00103 		orr	r3, r3, #1
 2467 00a0 1360     		str	r3, [r2]
1371:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 2468              		.loc 2 1371 2
 2469 00a2 0B20     		movs	r0, #11
 2470 00a4 FFF7FEFF 		bl	__NVIC_EnableIRQ
1372:Core/Src/stm32f103xx_CMSIS.c **** 
1373:Core/Src/stm32f103xx_CMSIS.c **** 
1374:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN); //  ADC1.
 2471              		.loc 2 1374 2
 2472 00a8 654B     		ldr	r3, .L130
 2473 00aa 9B69     		ldr	r3, [r3, #24]
 2474 00ac 644A     		ldr	r2, .L130
 2475 00ae 43F40073 		orr	r3, r3, #512
 2476 00b2 9361     		str	r3, [r2, #24]
1375:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2477              		.loc 2 1375 2
 2478 00b4 624B     		ldr	r3, .L130
 2479 00b6 9B69     		ldr	r3, [r3, #24]
 2480 00b8 614A     		ldr	r2, .L130
 2481 00ba 43F00403 		orr	r3, r3, #4
 2482 00be 9361     		str	r3, [r2, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 95


1376:Core/Src/stm32f103xx_CMSIS.c **** 
1377:Core/Src/stm32f103xx_CMSIS.c **** 	/*  PA0  PA1   */
1378:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA0 - Analog*/
1379:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF0_Msk, 0b00 << GPIO_CRL_CNF0_Pos);
 2483              		.loc 2 1379 2
 2484 00c0 634B     		ldr	r3, .L130+16
 2485 00c2 1B68     		ldr	r3, [r3]
 2486 00c4 624A     		ldr	r2, .L130+16
 2487 00c6 23F00C03 		bic	r3, r3, #12
 2488 00ca 1360     		str	r3, [r2]
1380:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE0_Msk, 0b00 << GPIO_CRL_MODE0_Pos);
 2489              		.loc 2 1380 2
 2490 00cc 604B     		ldr	r3, .L130+16
 2491 00ce 1B68     		ldr	r3, [r3]
 2492 00d0 5F4A     		ldr	r2, .L130+16
 2493 00d2 23F00303 		bic	r3, r3, #3
 2494 00d6 1360     		str	r3, [r2]
1381:Core/Src/stm32f103xx_CMSIS.c **** 
1382:Core/Src/stm32f103xx_CMSIS.c **** 	/*Pin PA1 - Analog*/
1383:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF1_Msk, 0b00 << GPIO_CRL_CNF1_Pos);
 2495              		.loc 2 1383 2
 2496 00d8 5D4B     		ldr	r3, .L130+16
 2497 00da 1B68     		ldr	r3, [r3]
 2498 00dc 5C4A     		ldr	r2, .L130+16
 2499 00de 23F0C003 		bic	r3, r3, #192
 2500 00e2 1360     		str	r3, [r2]
1384:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE1_Msk, 0b00 << GPIO_CRL_MODE1_Pos);
 2501              		.loc 2 1384 2
 2502 00e4 5A4B     		ldr	r3, .L130+16
 2503 00e6 1B68     		ldr	r3, [r3]
 2504 00e8 594A     		ldr	r2, .L130+16
 2505 00ea 23F03003 		bic	r3, r3, #48
 2506 00ee 1360     		str	r3, [r2]
1385:Core/Src/stm32f103xx_CMSIS.c **** 
1386:Core/Src/stm32f103xx_CMSIS.c **** 
1387:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12 ADC registers( 237)*/
1388:Core/Src/stm32f103xx_CMSIS.c **** 	//11.12.2 ADC control register 1 (ADC_CR1)( 238)
1389:Core/Src/stm32f103xx_CMSIS.c **** 
1390:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
1391:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_EOCIE); //EOC interrupt enabled/disabled. An interrupt is generated w
 2507              		.loc 2 1391 2
 2508 00f0 584B     		ldr	r3, .L130+20
 2509 00f2 5B68     		ldr	r3, [r3, #4]
 2510 00f4 574A     		ldr	r2, .L130+20
 2511 00f6 23F02003 		bic	r3, r3, #32
 2512 00fa 5360     		str	r3, [r2, #4]
1392:Core/Src/stm32f103xx_CMSIS.c **** 
1393:Core/Src/stm32f103xx_CMSIS.c **** 	//  : analog watchdog (/)
1394:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDIE); //Analog watchdog interrupt disabled
 2513              		.loc 2 1394 2
 2514 00fc 554B     		ldr	r3, .L130+20
 2515 00fe 5B68     		ldr	r3, [r3, #4]
 2516 0100 544A     		ldr	r2, .L130+20
 2517 0102 23F04003 		bic	r3, r3, #64
 2518 0106 5360     		str	r3, [r2, #4]
1395:Core/Src/stm32f103xx_CMSIS.c **** 
1396:Core/Src/stm32f103xx_CMSIS.c **** 	//  :   (/)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 96


1397:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JEOCIE); //JEOC interrupt disabled
 2519              		.loc 2 1397 2
 2520 0108 524B     		ldr	r3, .L130+20
 2521 010a 5B68     		ldr	r3, [r3, #4]
 2522 010c 514A     		ldr	r2, .L130+20
 2523 010e 23F08003 		bic	r3, r3, #128
 2524 0112 5360     		str	r3, [r2, #4]
1398:Core/Src/stm32f103xx_CMSIS.c **** 
1399:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR1, ADC_CR1_SCAN); //Scan mode enabled
 2525              		.loc 2 1399 2
 2526 0114 4F4B     		ldr	r3, .L130+20
 2527 0116 5B68     		ldr	r3, [r3, #4]
 2528 0118 4E4A     		ldr	r2, .L130+20
 2529 011a 43F48073 		orr	r3, r3, #256
 2530 011e 5360     		str	r3, [r2, #4]
1400:Core/Src/stm32f103xx_CMSIS.c **** 
1401:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1402:Core/Src/stm32f103xx_CMSIS.c **** 	*  EOC  JEOC     
1403:Core/Src/stm32f103xx_CMSIS.c **** 	*     EOCIE  JEOCIE.*/
1404:Core/Src/stm32f103xx_CMSIS.c **** 
1405:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDSGL); //Analog watchdog enabled on all channels
 2531              		.loc 2 1405 2
 2532 0120 4C4B     		ldr	r3, .L130+20
 2533 0122 5B68     		ldr	r3, [r3, #4]
 2534 0124 4B4A     		ldr	r2, .L130+20
 2535 0126 23F40073 		bic	r3, r3, #512
 2536 012a 5360     		str	r3, [r2, #4]
1406:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAUTO); //Automatic injected group conversion disabled
 2537              		.loc 2 1406 2
 2538 012c 494B     		ldr	r3, .L130+20
 2539 012e 5B68     		ldr	r3, [r3, #4]
 2540 0130 484A     		ldr	r2, .L130+20
 2541 0132 23F48063 		bic	r3, r3, #1024
 2542 0136 5360     		str	r3, [r2, #4]
1407:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_DISCEN); //Discontinuous mode on regular channels disabled
 2543              		.loc 2 1407 2
 2544 0138 464B     		ldr	r3, .L130+20
 2545 013a 5B68     		ldr	r3, [r3, #4]
 2546 013c 454A     		ldr	r2, .L130+20
 2547 013e 23F40063 		bic	r3, r3, #2048
 2548 0142 5360     		str	r3, [r2, #4]
1408:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JDISCEN); //Discontinuous mode on injected channels disabled
 2549              		.loc 2 1408 2
 2550 0144 434B     		ldr	r3, .L130+20
 2551 0146 5B68     		ldr	r3, [r3, #4]
 2552 0148 424A     		ldr	r2, .L130+20
 2553 014a 23F48053 		bic	r3, r3, #4096
 2554 014e 5360     		str	r3, [r2, #4]
1409:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR1, ADC_CR1_DUALMOD_Msk, 0b0110 << ADC_CR1_DUALMOD_Pos); //0110: Regular simulta
 2555              		.loc 2 1409 2
 2556 0150 404B     		ldr	r3, .L130+20
 2557 0152 5B68     		ldr	r3, [r3, #4]
 2558 0154 23F47023 		bic	r3, r3, #983040
 2559 0158 3E4A     		ldr	r2, .L130+20
 2560 015a 43F4C023 		orr	r3, r3, #393216
 2561 015e 5360     		str	r3, [r2, #4]
1410:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_JAWDEN); //Analog watchdog disabled on injected channels
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 97


 2562              		.loc 2 1410 2
 2563 0160 3C4B     		ldr	r3, .L130+20
 2564 0162 5B68     		ldr	r3, [r3, #4]
 2565 0164 3B4A     		ldr	r2, .L130+20
 2566 0166 23F48003 		bic	r3, r3, #4194304
 2567 016a 5360     		str	r3, [r2, #4]
1411:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR1, ADC_CR1_AWDEN); //Analog watchdog disabled on regular channels
 2568              		.loc 2 1411 2
 2569 016c 394B     		ldr	r3, .L130+20
 2570 016e 5B68     		ldr	r3, [r3, #4]
 2571 0170 384A     		ldr	r2, .L130+20
 2572 0172 23F40003 		bic	r3, r3, #8388608
 2573 0176 5360     		str	r3, [r2, #4]
1412:Core/Src/stm32f103xx_CMSIS.c **** 
1413:Core/Src/stm32f103xx_CMSIS.c **** 	/*11.12.3 ADC control register 2 (ADC_CR2)( 240)*/
1414:Core/Src/stm32f103xx_CMSIS.c **** 
1415:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_ADON); // 
 2574              		.loc 2 1415 2
 2575 0178 364B     		ldr	r3, .L130+20
 2576 017a 9B68     		ldr	r3, [r3, #8]
 2577 017c 354A     		ldr	r2, .L130+20
 2578 017e 43F00103 		orr	r3, r3, #1
 2579 0182 9360     		str	r3, [r2, #8]
1416:Core/Src/stm32f103xx_CMSIS.c **** 
1417:Core/Src/stm32f103xx_CMSIS.c **** 	/* :
1418:Core/Src/stm32f103xx_CMSIS.c **** 	*       -  
1419:Core/Src/stm32f103xx_CMSIS.c **** 	*  ADON,    .
1420:Core/Src/stm32f103xx_CMSIS.c **** 	*      
1421:Core/Src/stm32f103xx_CMSIS.c **** 
1422:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CONT); //Continuous conversion mode( 
 2580              		.loc 2 1422 2
 2581 0184 334B     		ldr	r3, .L130+20
 2582 0186 9B68     		ldr	r3, [r3, #8]
 2583 0188 324A     		ldr	r2, .L130+20
 2584 018a 43F00203 		orr	r3, r3, #2
 2585 018e 9360     		str	r3, [r2, #8]
1423:Core/Src/stm32f103xx_CMSIS.c **** 
1424:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_CAL); //Enable calibration
 2586              		.loc 2 1424 2
 2587 0190 304B     		ldr	r3, .L130+20
 2588 0192 9B68     		ldr	r3, [r3, #8]
 2589 0194 2F4A     		ldr	r2, .L130+20
 2590 0196 43F00403 		orr	r3, r3, #4
 2591 019a 9360     		str	r3, [r2, #8]
1425:Core/Src/stm32f103xx_CMSIS.c **** 
1426:Core/Src/stm32f103xx_CMSIS.c **** 	/*:
1427:Core/Src/stm32f103xx_CMSIS.c **** 	 *       
1428:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1429:Core/Src/stm32f103xx_CMSIS.c **** 
1430:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(ADC1->CR2, ADC_CR2_CAL)) ;//  
 2592              		.loc 2 1430 8
 2593 019c 00BF     		nop
 2594              	.L129:
 2595              		.loc 2 1430 9 discriminator 1
 2596 019e 2D4B     		ldr	r3, .L130+20
 2597 01a0 9B68     		ldr	r3, [r3, #8]
 2598 01a2 03F00403 		and	r3, r3, #4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 98


 2599              		.loc 2 1430 8 discriminator 1
 2600 01a6 002B     		cmp	r3, #0
 2601 01a8 F9D1     		bne	.L129
1431:Core/Src/stm32f103xx_CMSIS.c **** 	Delay_ms(1); //  GD32F103CBT6.  STM32F103CBT6   
 2602              		.loc 2 1431 2
 2603 01aa 0120     		movs	r0, #1
 2604 01ac FFF7FEFF 		bl	Delay_ms
1432:Core/Src/stm32f103xx_CMSIS.c **** 
1433:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_DMA); //DMA 
 2605              		.loc 2 1433 2
 2606 01b0 284B     		ldr	r3, .L130+20
 2607 01b2 9B68     		ldr	r3, [r3, #8]
 2608 01b4 274A     		ldr	r2, .L130+20
 2609 01b6 43F48073 		orr	r3, r3, #256
 2610 01ba 9360     		str	r3, [r2, #8]
1434:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_ALIGN); //   
 2611              		.loc 2 1434 2
 2612 01bc 254B     		ldr	r3, .L130+20
 2613 01be 9B68     		ldr	r3, [r3, #8]
 2614 01c0 244A     		ldr	r2, .L130+20
 2615 01c2 23F40063 		bic	r3, r3, #2048
 2616 01c6 9360     		str	r3, [r2, #8]
1435:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->CR2, ADC_CR2_EXTSEL_Msk, 0b111 << ADC_CR2_EXTSEL_Pos); // 
 2617              		.loc 2 1435 2
 2618 01c8 224B     		ldr	r3, .L130+20
 2619 01ca 9B68     		ldr	r3, [r3, #8]
 2620 01cc 214A     		ldr	r2, .L130+20
 2621 01ce 43F46023 		orr	r3, r3, #917504
 2622 01d2 9360     		str	r3, [r2, #8]
1436:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(ADC1->CR2, ADC_CR2_EXTTRIG); //Conversion on external event disabled
 2623              		.loc 2 1436 2
 2624 01d4 1F4B     		ldr	r3, .L130+20
 2625 01d6 9B68     		ldr	r3, [r3, #8]
 2626 01d8 1E4A     		ldr	r2, .L130+20
 2627 01da 23F48013 		bic	r3, r3, #1048576
 2628 01de 9360     		str	r3, [r2, #8]
1437:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // 
1438:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(ADC1->CR2, ADC_CR2_TSVREFE); //Temperature sensor and VREFINT channel enabled
 2629              		.loc 2 1438 2
 2630 01e0 1C4B     		ldr	r3, .L130+20
 2631 01e2 9B68     		ldr	r3, [r3, #8]
 2632 01e4 1B4A     		ldr	r2, .L130+20
 2633 01e6 43F40003 		orr	r3, r3, #8388608
 2634 01ea 9360     		str	r3, [r2, #8]
1439:Core/Src/stm32f103xx_CMSIS.c **** 
1440:Core/Src/stm32f103xx_CMSIS.c **** 
1441:Core/Src/stm32f103xx_CMSIS.c **** 	/*Note:
1442:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC1 analog Channel16 and Channel 17 are internally connected to the temperature
1443:Core/Src/stm32f103xx_CMSIS.c **** 	 * sensor and to VREFINT, respectively.
1444:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC2 analog input Channel16 and Channel17 are internally connected to VSS.
1445:Core/Src/stm32f103xx_CMSIS.c **** 	 * ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected to VSS.*/
1446:Core/Src/stm32f103xx_CMSIS.c **** 
1447:Core/Src/stm32f103xx_CMSIS.c **** 	 // 11.12.5 ADC sample time register 2 (ADC_SMPR2)( 245)
1448:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP0_Msk, 0b111 << ADC_SMPR2_SMP0_Pos); //239.5 cycles 
 2635              		.loc 2 1448 2
 2636 01ec 194B     		ldr	r3, .L130+20
 2637 01ee 1B69     		ldr	r3, [r3, #16]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 99


 2638 01f0 184A     		ldr	r2, .L130+20
 2639 01f2 43F00703 		orr	r3, r3, #7
 2640 01f6 1361     		str	r3, [r2, #16]
1449:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR2, ADC_SMPR2_SMP1_Msk, 0b111 << ADC_SMPR2_SMP1_Pos); //239.5 cycles 
 2641              		.loc 2 1449 2
 2642 01f8 164B     		ldr	r3, .L130+20
 2643 01fa 1B69     		ldr	r3, [r3, #16]
 2644 01fc 154A     		ldr	r2, .L130+20
 2645 01fe 43F03803 		orr	r3, r3, #56
 2646 0202 1361     		str	r3, [r2, #16]
1450:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SMPR1, ADC_SMPR1_SMP17_Msk, 0b111 << ADC_SMPR1_SMP17_Pos); //239.5 cycles 
 2647              		.loc 2 1450 2
 2648 0204 134B     		ldr	r3, .L130+20
 2649 0206 DB68     		ldr	r3, [r3, #12]
 2650 0208 124A     		ldr	r2, .L130+20
 2651 020a 43F46003 		orr	r3, r3, #14680064
 2652 020e D360     		str	r3, [r2, #12]
1451:Core/Src/stm32f103xx_CMSIS.c **** 
1452:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.9 ADC regular sequence register 1 (ADC_SQR1)( 247)
1453:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR1, ADC_SQR1_L_Msk, 0b0001 << ADC_SQR1_L_Pos); //2 
 2653              		.loc 2 1453 2
 2654 0210 104B     		ldr	r3, .L130+20
 2655 0212 DB6A     		ldr	r3, [r3, #44]
 2656 0214 23F47003 		bic	r3, r3, #15728640
 2657 0218 0E4A     		ldr	r2, .L130+20
 2658 021a 43F48013 		orr	r3, r3, #1048576
 2659 021e D362     		str	r3, [r2, #44]
1454:Core/Src/stm32f103xx_CMSIS.c **** 
1455:Core/Src/stm32f103xx_CMSIS.c **** 	// 11.12.11 ADC regular sequence register 3 (ADC_SQR3)( 249)
1456:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ1_Msk, 0 << ADC_SQR3_SQ1_Pos);
 2660              		.loc 2 1456 2
 2661 0220 0C4B     		ldr	r3, .L130+20
 2662 0222 5B6B     		ldr	r3, [r3, #52]
 2663 0224 0B4A     		ldr	r2, .L130+20
 2664 0226 23F01F03 		bic	r3, r3, #31
 2665 022a 5363     		str	r3, [r2, #52]
1457:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(ADC1->SQR3, ADC_SQR3_SQ2_Msk, 17 << ADC_SQR3_SQ2_Pos);
 2666              		.loc 2 1457 2
 2667 022c 094B     		ldr	r3, .L130+20
 2668 022e 5B6B     		ldr	r3, [r3, #52]
 2669 0230 23F47873 		bic	r3, r3, #992
 2670 0234 074A     		ldr	r2, .L130+20
 2671 0236 43F40873 		orr	r3, r3, #544
 2672 023a 5363     		str	r3, [r2, #52]
1458:Core/Src/stm32f103xx_CMSIS.c **** 	//NVIC_EnableIRQ(ADC1_IRQn); //   
1459:Core/Src/stm32f103xx_CMSIS.c **** 
1460:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(ADC1->CR2, ADC_CR2_SWSTART); // .  
1461:Core/Src/stm32f103xx_CMSIS.c **** }
 2673              		.loc 2 1461 1
 2674 023c 00BF     		nop
 2675 023e 80BD     		pop	{r7, pc}
 2676              	.L131:
 2677              		.align	2
 2678              	.L130:
 2679 0240 00100240 		.word	1073876992
 2680 0244 08000240 		.word	1073872904
 2681 0248 4C240140 		.word	1073816652
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 100


 2682 024c 00000000 		.word	ADC_RAW_Data
 2683 0250 00080140 		.word	1073809408
 2684 0254 00240140 		.word	1073816576
 2685              		.cfi_endproc
 2686              	.LFE94:
 2688              		.section	.text.ADC1_2_IRQHandler,"ax",%progbits
 2689              		.align	1
 2690              		.weak	ADC1_2_IRQHandler
 2691              		.syntax unified
 2692              		.thumb
 2693              		.thumb_func
 2695              	ADC1_2_IRQHandler:
 2696              	.LFB95:
1462:Core/Src/stm32f103xx_CMSIS.c **** 
1463:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void ADC1_2_IRQHandler(void) {
 2697              		.loc 2 1463 37
 2698              		.cfi_startproc
 2699              		@ args = 0, pretend = 0, frame = 0
 2700              		@ frame_needed = 1, uses_anonymous_args = 0
 2701              		@ link register save eliminated.
 2702 0000 80B4     		push	{r7}
 2703              		.cfi_def_cfa_offset 4
 2704              		.cfi_offset 7, -4
 2705 0002 00AF     		add	r7, sp, #0
 2706              		.cfi_def_cfa_register 7
1464:Core/Src/stm32f103xx_CMSIS.c **** 	/*This bit is set by hardware at the end of a group channel conversion (regular or injected). It i
1465:Core/Src/stm32f103xx_CMSIS.c **** 	* cleared by software or by reading the ADC_DR.
1466:Core/Src/stm32f103xx_CMSIS.c **** 	* 0: Conversion is not complete
1467:Core/Src/stm32f103xx_CMSIS.c **** 	* 1: Conversion complete*/
1468:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(ADC1->SR, ADC_SR_EOC)) {
 2707              		.loc 2 1468 6
 2708 0004 054B     		ldr	r3, .L135
 2709 0006 1B68     		ldr	r3, [r3]
 2710 0008 03F00203 		and	r3, r3, #2
 2711              		.loc 2 1468 5
 2712 000c 002B     		cmp	r3, #0
 2713 000e 01D0     		beq	.L134
1469:Core/Src/stm32f103xx_CMSIS.c **** 		ADC1->DR; // ,   
 2714              		.loc 2 1469 7
 2715 0010 024B     		ldr	r3, .L135
 2716 0012 DB6C     		ldr	r3, [r3, #76]
 2717              	.L134:
1470:Core/Src/stm32f103xx_CMSIS.c **** 	}
1471:Core/Src/stm32f103xx_CMSIS.c **** 
1472:Core/Src/stm32f103xx_CMSIS.c **** }
 2718              		.loc 2 1472 1
 2719 0014 00BF     		nop
 2720 0016 BD46     		mov	sp, r7
 2721              		.cfi_def_cfa_register 13
 2722              		@ sp needed
 2723 0018 80BC     		pop	{r7}
 2724              		.cfi_restore 7
 2725              		.cfi_def_cfa_offset 0
 2726 001a 7047     		bx	lr
 2727              	.L136:
 2728              		.align	2
 2729              	.L135:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 101


 2730 001c 00240140 		.word	1073816576
 2731              		.cfi_endproc
 2732              	.LFE95:
 2734              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 2735              		.align	1
 2736              		.weak	DMA1_Channel1_IRQHandler
 2737              		.syntax unified
 2738              		.thumb
 2739              		.thumb_func
 2741              	DMA1_Channel1_IRQHandler:
 2742              	.LFB96:
1473:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void DMA1_Channel1_IRQHandler(void) {
 2743              		.loc 2 1473 44
 2744              		.cfi_startproc
 2745              		@ args = 0, pretend = 0, frame = 0
 2746              		@ frame_needed = 1, uses_anonymous_args = 0
 2747              		@ link register save eliminated.
 2748 0000 80B4     		push	{r7}
 2749              		.cfi_def_cfa_offset 4
 2750              		.cfi_offset 7, -4
 2751 0002 00AF     		add	r7, sp, #0
 2752              		.cfi_def_cfa_register 7
1474:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(DMA1->ISR, DMA_ISR_TCIF1)) {
 2753              		.loc 2 1474 6
 2754 0004 0E4B     		ldr	r3, .L141
 2755 0006 1B68     		ldr	r3, [r3]
 2756 0008 03F00203 		and	r3, r3, #2
 2757              		.loc 2 1474 5
 2758 000c 002B     		cmp	r3, #0
 2759 000e 06D0     		beq	.L138
1475:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
 2760              		.loc 2 1475 3
 2761 0010 0B4B     		ldr	r3, .L141
 2762 0012 5B68     		ldr	r3, [r3, #4]
 2763 0014 0A4A     		ldr	r2, .L141
 2764 0016 43F00103 		orr	r3, r3, #1
 2765 001a 5360     		str	r3, [r2, #4]
1476:Core/Src/stm32f103xx_CMSIS.c **** 		/*   */
1477:Core/Src/stm32f103xx_CMSIS.c **** 
1478:Core/Src/stm32f103xx_CMSIS.c **** 	} else if (READ_BIT(DMA1->ISR, DMA_ISR_TEIF1)) {
1479:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
1480:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(DMA1->IFCR, DMA_IFCR_CGIF1); //  .
1481:Core/Src/stm32f103xx_CMSIS.c **** 	}
1482:Core/Src/stm32f103xx_CMSIS.c **** }
 2766              		.loc 2 1482 1
 2767 001c 0BE0     		b	.L140
 2768              	.L138:
1478:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2769              		.loc 2 1478 13
 2770 001e 084B     		ldr	r3, .L141
 2771 0020 1B68     		ldr	r3, [r3]
 2772 0022 03F00803 		and	r3, r3, #8
1478:Core/Src/stm32f103xx_CMSIS.c **** 		/*   -  */
 2773              		.loc 2 1478 12
 2774 0026 002B     		cmp	r3, #0
 2775 0028 05D0     		beq	.L140
1480:Core/Src/stm32f103xx_CMSIS.c **** 	}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 102


 2776              		.loc 2 1480 3
 2777 002a 054B     		ldr	r3, .L141
 2778 002c 5B68     		ldr	r3, [r3, #4]
 2779 002e 044A     		ldr	r2, .L141
 2780 0030 43F00103 		orr	r3, r3, #1
 2781 0034 5360     		str	r3, [r2, #4]
 2782              	.L140:
 2783              		.loc 2 1482 1
 2784 0036 00BF     		nop
 2785 0038 BD46     		mov	sp, r7
 2786              		.cfi_def_cfa_register 13
 2787              		@ sp needed
 2788 003a 80BC     		pop	{r7}
 2789              		.cfi_restore 7
 2790              		.cfi_def_cfa_offset 0
 2791 003c 7047     		bx	lr
 2792              	.L142:
 2793 003e 00BF     		.align	2
 2794              	.L141:
 2795 0040 00000240 		.word	1073872896
 2796              		.cfi_endproc
 2797              	.LFE96:
 2799              		.global	husart1
 2800              		.section	.bss.husart1,"aw",%nobits
 2801              		.align	2
 2804              	husart1:
 2805 0000 00000000 		.space	44
 2805      00000000 
 2805      00000000 
 2805      00000000 
 2805      00000000 
 2806              		.global	husart2
 2807              		.section	.bss.husart2,"aw",%nobits
 2808              		.align	2
 2811              	husart2:
 2812 0000 00000000 		.space	44
 2812      00000000 
 2812      00000000 
 2812      00000000 
 2812      00000000 
 2813              		.section	.text.CMSIS_USART1_Init,"ax",%progbits
 2814              		.align	1
 2815              		.global	CMSIS_USART1_Init
 2816              		.syntax unified
 2817              		.thumb
 2818              		.thumb_func
 2820              	CMSIS_USART1_Init:
 2821              	.LFB97:
1483:Core/Src/stm32f103xx_CMSIS.c **** 
1484:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  USART ======================================
1485:Core/Src/stm32f103xx_CMSIS.c **** 
1486:Core/Src/stm32f103xx_CMSIS.c **** /**
1487:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1488:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Universal synchronous asynchronous receiver transmitter (USART)
1489:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .27 Universal synchronous asynchronous receiver transmitter (USART) (
1490:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1491:Core/Src/stm32f103xx_CMSIS.c **** */
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 103


1492:Core/Src/stm32f103xx_CMSIS.c **** 
1493:Core/Src/stm32f103xx_CMSIS.c **** /* / 
1494:Core/Src/stm32f103xx_CMSIS.c ****      
1495:Core/Src/stm32f103xx_CMSIS.c ****  NRZ (Non Return to Zero     )   
1496:Core/Src/stm32f103xx_CMSIS.c ****   . USART    
1497:Core/Src/stm32f103xx_CMSIS.c **** baud rate generator.
1498:Core/Src/stm32f103xx_CMSIS.c **** 
1499:Core/Src/stm32f103xx_CMSIS.c ****       
1500:Core/Src/stm32f103xx_CMSIS.c ****  -,  SIR ENDEC  IrDA( 
1501:Core/Src/stm32f103xx_CMSIS.c ****      
1502:Core/Src/stm32f103xx_CMSIS.c **** 
1503:Core/Src/stm32f103xx_CMSIS.c **** /*  USART*/
1504:Core/Src/stm32f103xx_CMSIS.c **** /*
1505:Core/Src/stm32f103xx_CMSIS.c ****  * -  Full duplex, asynchronous communications
1506:Core/Src/stm32f103xx_CMSIS.c ****  * -  NRZ  (Mark/Space)
1507:Core/Src/stm32f103xx_CMSIS.c ****  * -   (baud rate generator)
1508:Core/Src/stm32f103xx_CMSIS.c ****  *          
1509:Core/Src/stm32f103xx_CMSIS.c ****  * -      (8  9 )
1510:Core/Src/stm32f103xx_CMSIS.c ****  * -    .  1  2 
1511:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1512:Core/Src/stm32f103xx_CMSIS.c ****  * -   13-    10/11 
1513:Core/Src/stm32f103xx_CMSIS.c ****  * -     (  )
1514:Core/Src/stm32f103xx_CMSIS.c ****  * -  IrDA SIR   
1515:Core/Src/stm32f103xx_CMSIS.c ****  *     3/16     
1516:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1517:Core/Src/stm32f103xx_CMSIS.c ****  * -   Smartcard   
1518:Core/Src/stm32f103xx_CMSIS.c ****  *    0.5, 1.5      -
1519:Core/Src/stm32f103xx_CMSIS.c ****  * -     
1520:Core/Src/stm32f103xx_CMSIS.c ****  * -      
1521:Core/Src/stm32f103xx_CMSIS.c ****  *     /   
1522:Core/Src/stm32f103xx_CMSIS.c ****  * -        .
1523:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1524:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1525:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1526:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1527:Core/Src/stm32f103xx_CMSIS.c ****  * -   :
1528:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1529:Core/Src/stm32f103xx_CMSIS.c ****  *      -     
1530:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1531:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1532:Core/Src/stm32f103xx_CMSIS.c ****  *      -   
1533:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1534:Core/Src/stm32f103xx_CMSIS.c ****  *      -  
1535:Core/Src/stm32f103xx_CMSIS.c ****  * -    :
1536:Core/Src/stm32f103xx_CMSIS.c ****  *       CTS changes
1537:Core/Src/stm32f103xx_CMSIS.c ****  *       LIN break detection
1538:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmit data register empty
1539:Core/Src/stm32f103xx_CMSIS.c ****  *       Transmission complete
1540:Core/Src/stm32f103xx_CMSIS.c ****  *       Receive data register full
1541:Core/Src/stm32f103xx_CMSIS.c ****  *       Idle line received
1542:Core/Src/stm32f103xx_CMSIS.c ****  *       Overrun error
1543:Core/Src/stm32f103xx_CMSIS.c ****  *       Framing error
1544:Core/Src/stm32f103xx_CMSIS.c ****  *       Noise error
1545:Core/Src/stm32f103xx_CMSIS.c ****  *       Parity error
1546:Core/Src/stm32f103xx_CMSIS.c ****  * - Multiprocessor communication - enter into mute mode if address match does not occur
1547:Core/Src/stm32f103xx_CMSIS.c ****  * - Wake up from mute mode (by idle line detection or address mark detection)
1548:Core/Src/stm32f103xx_CMSIS.c ****  * - Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 104


1549:Core/Src/stm32f103xx_CMSIS.c **** 
1550:Core/Src/stm32f103xx_CMSIS.c ****      USART   
1551:Core/Src/stm32f103xx_CMSIS.c ****     Tx.
1552:Core/Src/stm32f103xx_CMSIS.c **** 
1553:Core/Src/stm32f103xx_CMSIS.c ****  RX:    .   
1554:Core/Src/stm32f103xx_CMSIS.c ****  TX:  .   ,  
1555:Core/Src/stm32f103xx_CMSIS.c ****         
1556:Core/Src/stm32f103xx_CMSIS.c ****     -  -  
1557:Core/Src/stm32f103xx_CMSIS.c **** 
1558:Core/Src/stm32f103xx_CMSIS.c ****   TX  RX    
1559:Core/Src/stm32f103xx_CMSIS.c ****  -      
1560:Core/Src/stm32f103xx_CMSIS.c ****  -  
1561:Core/Src/stm32f103xx_CMSIS.c ****  -   (8  9 ),    
1562:Core/Src/stm32f103xx_CMSIS.c ****  - 0.5, 1, 1.5, 2  ,    
1563:Core/Src/stm32f103xx_CMSIS.c ****  - Baud rate generator  12    4  
1564:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_SR)
1565:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_DR)
1566:Core/Src/stm32f103xx_CMSIS.c ****  -    (USART_BRR) - 12   
1567:Core/Src/stm32f103xx_CMSIS.c ****  -   (USART_GTPR)    -
1568:Core/Src/stm32f103xx_CMSIS.c **** 
1569:Core/Src/stm32f103xx_CMSIS.c ****        
1570:Core/Src/stm32f103xx_CMSIS.c ****   - CK:   .    
1571:Core/Src/stm32f103xx_CMSIS.c ****      SPI(  
1572:Core/Src/stm32f103xx_CMSIS.c ****         
1573:Core/Src/stm32f103xx_CMSIS.c ****     RX.      
1574:Core/Src/stm32f103xx_CMSIS.c ****   (,  LCD).    
1575:Core/Src/stm32f103xx_CMSIS.c ****      .
1576:Core/Src/stm32f103xx_CMSIS.c **** 
1577:Core/Src/stm32f103xx_CMSIS.c ****         
1578:Core/Src/stm32f103xx_CMSIS.c ****   - CTS: (Clear To Send)      
1579:Core/Src/stm32f103xx_CMSIS.c ****   - RTS: (Request to send)   ,  USART 
1580:Core/Src/stm32f103xx_CMSIS.c **** 
1581:Core/Src/stm32f103xx_CMSIS.c ****   27.3.1 USART character description( 790)
1582:Core/Src/stm32f103xx_CMSIS.c **** 
1583:Core/Src/stm32f103xx_CMSIS.c ****         8  9  
1584:Core/Src/stm32f103xx_CMSIS.c ****    TX       
1585:Core/Src/stm32f103xx_CMSIS.c **** 
1586:Core/Src/stm32f103xx_CMSIS.c ****     ,     "
1587:Core/Src/stm32f103xx_CMSIS.c ****    ( "1"    
1588:Core/Src/stm32f103xx_CMSIS.c **** 
1589:Core/Src/stm32f103xx_CMSIS.c ****        "0"  
1590:Core/Src/stm32f103xx_CMSIS.c ****    ( "1")   
1591:Core/Src/stm32f103xx_CMSIS.c **** 
1592:Core/Src/stm32f103xx_CMSIS.c ****         baud rate
1593:Core/Src/stm32f103xx_CMSIS.c **** 
1594:Core/Src/stm32f103xx_CMSIS.c ****   27.3.2 Transmitter( 791)
1595:Core/Src/stm32f103xx_CMSIS.c ****         8 
1596:Core/Src/stm32f103xx_CMSIS.c ****       (TE) ,  
1597:Core/Src/stm32f103xx_CMSIS.c ****         
1598:Core/Src/stm32f103xx_CMSIS.c **** 
1599:Core/Src/stm32f103xx_CMSIS.c ****    
1600:Core/Src/stm32f103xx_CMSIS.c ****          
1601:Core/Src/stm32f103xx_CMSIS.c ****      (TDR)     
1602:Core/Src/stm32f103xx_CMSIS.c ****       ,  
1603:Core/Src/stm32f103xx_CMSIS.c ****    .   
1604:Core/Src/stm32f103xx_CMSIS.c ****     0.5, 1, 1.5,  2.
1605:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 105


1606:Core/Src/stm32f103xx_CMSIS.c ****   !
1607:Core/Src/stm32f103xx_CMSIS.c ****    TE       
1608:Core/Src/stm32f103xx_CMSIS.c ****       TX,   
1609:Core/Src/stm32f103xx_CMSIS.c ****       .
1610:Core/Src/stm32f103xx_CMSIS.c ****          .
1611:Core/Src/stm32f103xx_CMSIS.c ****   */
1612:Core/Src/stm32f103xx_CMSIS.c **** 
1613:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart1; //   USART.(. stm32f103xx_CM
1614:Core/Src/stm32f103xx_CMSIS.c **** struct USART_name husart2; //   USART.(. stm32f103xx_CM
1615:Core/Src/stm32f103xx_CMSIS.c **** 
1616:Core/Src/stm32f103xx_CMSIS.c **** 
1617:Core/Src/stm32f103xx_CMSIS.c **** /**
1618:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1619:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART1.  9600 8 N 1
1620:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1621:Core/Src/stm32f103xx_CMSIS.c ****  */
1622:Core/Src/stm32f103xx_CMSIS.c **** 
1623:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART1_Init(void) {
 2822              		.loc 2 1623 30
 2823              		.cfi_startproc
 2824              		@ args = 0, pretend = 0, frame = 0
 2825              		@ frame_needed = 1, uses_anonymous_args = 0
 2826 0000 80B5     		push	{r7, lr}
 2827              		.cfi_def_cfa_offset 8
 2828              		.cfi_offset 7, -8
 2829              		.cfi_offset 14, -4
 2830 0002 00AF     		add	r7, sp, #0
 2831              		.cfi_def_cfa_register 7
1624:Core/Src/stm32f103xx_CMSIS.c **** 
1625:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 2832              		.loc 2 1625 2
 2833 0004 504B     		ldr	r3, .L144
 2834 0006 9B69     		ldr	r3, [r3, #24]
 2835 0008 4F4A     		ldr	r2, .L144
 2836 000a 43F00403 		orr	r3, r3, #4
 2837 000e 9361     		str	r3, [r2, #24]
1626:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 2838              		.loc 2 1626 2
 2839 0010 4D4B     		ldr	r3, .L144
 2840 0012 9B69     		ldr	r3, [r3, #24]
 2841 0014 4C4A     		ldr	r2, .L144
 2842 0016 43F00103 		orr	r3, r3, #1
 2843 001a 9361     		str	r3, [r2, #24]
1627:Core/Src/stm32f103xx_CMSIS.c **** 
1628:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1629:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1630:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF9_Msk, 0b10 << GPIO_CRH_CNF9_Pos);
 2844              		.loc 2 1630 2
 2845 001c 4B4B     		ldr	r3, .L144+4
 2846 001e 5B68     		ldr	r3, [r3, #4]
 2847 0020 23F0C003 		bic	r3, r3, #192
 2848 0024 494A     		ldr	r2, .L144+4
 2849 0026 43F08003 		orr	r3, r3, #128
 2850 002a 5360     		str	r3, [r2, #4]
1631:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE9_Msk, 0b11 << GPIO_CRH_MODE9_Pos);
 2851              		.loc 2 1631 2
 2852 002c 474B     		ldr	r3, .L144+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 106


 2853 002e 5B68     		ldr	r3, [r3, #4]
 2854 0030 464A     		ldr	r2, .L144+4
 2855 0032 43F03003 		orr	r3, r3, #48
 2856 0036 5360     		str	r3, [r2, #4]
1632:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1633:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_CNF10_Msk, 0b1 << GPIO_CRH_CNF10_Pos);
 2857              		.loc 2 1633 2
 2858 0038 444B     		ldr	r3, .L144+4
 2859 003a 5B68     		ldr	r3, [r3, #4]
 2860 003c 23F44063 		bic	r3, r3, #3072
 2861 0040 424A     		ldr	r2, .L144+4
 2862 0042 43F48063 		orr	r3, r3, #1024
 2863 0046 5360     		str	r3, [r2, #4]
1634:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRH, GPIO_CRH_MODE10_Msk, 0b00 << GPIO_CRH_MODE10_Pos);
 2864              		.loc 2 1634 2
 2865 0048 404B     		ldr	r3, .L144+4
 2866 004a 5B68     		ldr	r3, [r3, #4]
 2867 004c 3F4A     		ldr	r2, .L144+4
 2868 004e 23F44073 		bic	r3, r3, #768
 2869 0052 5360     		str	r3, [r2, #4]
1635:Core/Src/stm32f103xx_CMSIS.c **** 
1636:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART1
1637:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
 2870              		.loc 2 1637 2
 2871 0054 3C4B     		ldr	r3, .L144
 2872 0056 9B69     		ldr	r3, [r3, #24]
 2873 0058 3B4A     		ldr	r2, .L144
 2874 005a 43F48043 		orr	r3, r3, #16384
 2875 005e 9361     		str	r3, [r2, #24]
1638:Core/Src/stm32f103xx_CMSIS.c **** 
1639:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1640:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1641:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1642:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1643:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 72000000
1644:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1645:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 72000000/(16*USARTDIV)
1646:Core/Src/stm32f103xx_CMSIS.c **** 
1647:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/9600*16 = 468.75
1648:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     468,   0x1D4
1649:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.75*16 = 12,   0xC
1650:Core/Src/stm32f103xx_CMSIS.c **** 
1651:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1652:Core/Src/stm32f103xx_CMSIS.c **** 
1653:Core/Src/stm32f103xx_CMSIS.c **** 	     115200:
1654:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 72000000/(16*USARTDIV)
1655:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 72000000/115200*16 = 39.0625
1656:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     39,   0x27
1657:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.0625*16 = 1,   0x1
1658:Core/Src/stm32f103xx_CMSIS.c **** 
1659:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1660:Core/Src/stm32f103xx_CMSIS.c **** 
1661:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1662:Core/Src/stm32f103xx_CMSIS.c **** 
1663:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Mantissa_Msk, 0x27 << USART_BRR_DIV_Mantissa_Pos);
 2876              		.loc 2 1663 2
 2877 0060 3B4B     		ldr	r3, .L144+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 107


 2878 0062 9B68     		ldr	r3, [r3, #8]
 2879 0064 23F47F43 		bic	r3, r3, #65280
 2880 0068 23F0F003 		bic	r3, r3, #240
 2881 006c 384A     		ldr	r2, .L144+8
 2882 006e 43F41C73 		orr	r3, r3, #624
 2883 0072 9360     		str	r3, [r2, #8]
1664:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART1->BRR, USART_BRR_DIV_Fraction_Msk, 0x1 << USART_BRR_DIV_Fraction_Pos);
 2884              		.loc 2 1664 2
 2885 0074 364B     		ldr	r3, .L144+8
 2886 0076 9B68     		ldr	r3, [r3, #8]
 2887 0078 23F00F03 		bic	r3, r3, #15
 2888 007c 344A     		ldr	r2, .L144+8
 2889 007e 43F00103 		orr	r3, r3, #1
 2890 0082 9360     		str	r3, [r2, #8]
1665:Core/Src/stm32f103xx_CMSIS.c **** 
1666:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1667:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_UE); //USART enable
 2891              		.loc 2 1667 2
 2892 0084 324B     		ldr	r3, .L144+8
 2893 0086 DB68     		ldr	r3, [r3, #12]
 2894 0088 314A     		ldr	r2, .L144+8
 2895 008a 43F40053 		orr	r3, r3, #8192
 2896 008e D360     		str	r3, [r2, #12]
1668:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 2897              		.loc 2 1668 2
 2898 0090 2F4B     		ldr	r3, .L144+8
 2899 0092 DB68     		ldr	r3, [r3, #12]
 2900 0094 2E4A     		ldr	r2, .L144+8
 2901 0096 23F48053 		bic	r3, r3, #4096
 2902 009a D360     		str	r3, [r2, #12]
1669:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_WAKE); //Wake up idle Line
 2903              		.loc 2 1669 2
 2904 009c 2C4B     		ldr	r3, .L144+8
 2905 009e DB68     		ldr	r3, [r3, #12]
 2906 00a0 2B4A     		ldr	r2, .L144+8
 2907 00a2 23F40063 		bic	r3, r3, #2048
 2908 00a6 D360     		str	r3, [r2, #12]
1670:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PCE); //Partity control disabled
 2909              		.loc 2 1670 2
 2910 00a8 294B     		ldr	r3, .L144+8
 2911 00aa DB68     		ldr	r3, [r3, #12]
 2912 00ac 284A     		ldr	r2, .L144+8
 2913 00ae 23F48063 		bic	r3, r3, #1024
 2914 00b2 D360     		str	r3, [r2, #12]
1671:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1672:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 2915              		.loc 2 1672 2
 2916 00b4 264B     		ldr	r3, .L144+8
 2917 00b6 DB68     		ldr	r3, [r3, #12]
 2918 00b8 254A     		ldr	r2, .L144+8
 2919 00ba 23F48073 		bic	r3, r3, #256
 2920 00be D360     		str	r3, [r2, #12]
1673:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 2921              		.loc 2 1673 2
 2922 00c0 234B     		ldr	r3, .L144+8
 2923 00c2 DB68     		ldr	r3, [r3, #12]
 2924 00c4 224A     		ldr	r2, .L144+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 108


 2925 00c6 23F08003 		bic	r3, r3, #128
 2926 00ca D360     		str	r3, [r2, #12]
1674:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 2927              		.loc 2 1674 2
 2928 00cc 204B     		ldr	r3, .L144+8
 2929 00ce DB68     		ldr	r3, [r3, #12]
 2930 00d0 1F4A     		ldr	r2, .L144+8
 2931 00d2 23F04003 		bic	r3, r3, #64
 2932 00d6 D360     		str	r3, [r2, #12]
1675:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RXNEIE); //    
 2933              		.loc 2 1675 2
 2934 00d8 1D4B     		ldr	r3, .L144+8
 2935 00da DB68     		ldr	r3, [r3, #12]
 2936 00dc 1C4A     		ldr	r2, .L144+8
 2937 00de 43F02003 		orr	r3, r3, #32
 2938 00e2 D360     		str	r3, [r2, #12]
1676:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_IDLEIE); //   IDLE 
 2939              		.loc 2 1676 2
 2940 00e4 1A4B     		ldr	r3, .L144+8
 2941 00e6 DB68     		ldr	r3, [r3, #12]
 2942 00e8 194A     		ldr	r2, .L144+8
 2943 00ea 43F01003 		orr	r3, r3, #16
 2944 00ee D360     		str	r3, [r2, #12]
1677:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_TE); //Transmitter is enabled
 2945              		.loc 2 1677 2
 2946 00f0 174B     		ldr	r3, .L144+8
 2947 00f2 DB68     		ldr	r3, [r3, #12]
 2948 00f4 164A     		ldr	r2, .L144+8
 2949 00f6 43F00803 		orr	r3, r3, #8
 2950 00fa D360     		str	r3, [r2, #12]
1678:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART1->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 2951              		.loc 2 1678 2
 2952 00fc 144B     		ldr	r3, .L144+8
 2953 00fe DB68     		ldr	r3, [r3, #12]
 2954 0100 134A     		ldr	r2, .L144+8
 2955 0102 43F00403 		orr	r3, r3, #4
 2956 0106 D360     		str	r3, [r2, #12]
1679:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_RWU);
 2957              		.loc 2 1679 2
 2958 0108 114B     		ldr	r3, .L144+8
 2959 010a DB68     		ldr	r3, [r3, #12]
 2960 010c 104A     		ldr	r2, .L144+8
 2961 010e 23F00203 		bic	r3, r3, #2
 2962 0112 D360     		str	r3, [r2, #12]
1680:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR1, USART_CR1_SBK);
 2963              		.loc 2 1680 2
 2964 0114 0E4B     		ldr	r3, .L144+8
 2965 0116 DB68     		ldr	r3, [r3, #12]
 2966 0118 0D4A     		ldr	r2, .L144+8
 2967 011a 23F00103 		bic	r3, r3, #1
 2968 011e D360     		str	r3, [r2, #12]
1681:Core/Src/stm32f103xx_CMSIS.c **** 
1682:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1683:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR2 = 0;
 2969              		.loc 2 1683 8
 2970 0120 0B4B     		ldr	r3, .L144+8
 2971              		.loc 2 1683 14
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 109


 2972 0122 0022     		movs	r2, #0
 2973 0124 1A61     		str	r2, [r3, #16]
1684:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART1->CR2, USART_CR2_STOP); //1  .
 2974              		.loc 2 1684 2
 2975 0126 0A4B     		ldr	r3, .L144+8
 2976 0128 1B69     		ldr	r3, [r3, #16]
 2977 012a 094A     		ldr	r2, .L144+8
 2978 012c 23F44053 		bic	r3, r3, #12288
 2979 0130 1361     		str	r3, [r2, #16]
1685:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->CR3 = 0;
 2980              		.loc 2 1685 8
 2981 0132 074B     		ldr	r3, .L144+8
 2982              		.loc 2 1685 14
 2983 0134 0022     		movs	r2, #0
 2984 0136 5A61     		str	r2, [r3, #20]
1686:Core/Src/stm32f103xx_CMSIS.c **** 	USART1->GTPR = 0;
 2985              		.loc 2 1686 8
 2986 0138 054B     		ldr	r3, .L144+8
 2987              		.loc 2 1686 15
 2988 013a 0022     		movs	r2, #0
 2989 013c 9A61     		str	r2, [r3, #24]
1687:Core/Src/stm32f103xx_CMSIS.c **** 
1688:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART1_IRQn); //   USART1
 2990              		.loc 2 1688 2
 2991 013e 2520     		movs	r0, #37
 2992 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1689:Core/Src/stm32f103xx_CMSIS.c **** }
 2993              		.loc 2 1689 1
 2994 0144 00BF     		nop
 2995 0146 80BD     		pop	{r7, pc}
 2996              	.L145:
 2997              		.align	2
 2998              	.L144:
 2999 0148 00100240 		.word	1073876992
 3000 014c 00080140 		.word	1073809408
 3001 0150 00380140 		.word	1073821696
 3002              		.cfi_endproc
 3003              	.LFE97:
 3005              		.section	.text.CMSIS_USART2_Init,"ax",%progbits
 3006              		.align	1
 3007              		.global	CMSIS_USART2_Init
 3008              		.syntax unified
 3009              		.thumb
 3010              		.thumb_func
 3012              	CMSIS_USART2_Init:
 3013              	.LFB98:
1690:Core/Src/stm32f103xx_CMSIS.c **** 
1691:Core/Src/stm32f103xx_CMSIS.c **** /**
1692:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1693:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  USART2.  9600 8 N 1
1694:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1695:Core/Src/stm32f103xx_CMSIS.c ****  */
1696:Core/Src/stm32f103xx_CMSIS.c **** 
1697:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_USART2_Init(void) {
 3014              		.loc 2 1697 30
 3015              		.cfi_startproc
 3016              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 110


 3017              		@ frame_needed = 1, uses_anonymous_args = 0
 3018 0000 80B5     		push	{r7, lr}
 3019              		.cfi_def_cfa_offset 8
 3020              		.cfi_offset 7, -8
 3021              		.cfi_offset 14, -4
 3022 0002 00AF     		add	r7, sp, #0
 3023              		.cfi_def_cfa_register 7
1698:Core/Src/stm32f103xx_CMSIS.c **** 
1699:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 3024              		.loc 2 1699 2
 3025 0004 504B     		ldr	r3, .L147
 3026 0006 9B69     		ldr	r3, [r3, #24]
 3027 0008 4F4A     		ldr	r2, .L147
 3028 000a 43F00403 		orr	r3, r3, #4
 3029 000e 9361     		str	r3, [r2, #24]
1700:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3030              		.loc 2 1700 2
 3031 0010 4D4B     		ldr	r3, .L147
 3032 0012 9B69     		ldr	r3, [r3, #24]
 3033 0014 4C4A     		ldr	r2, .L147
 3034 0016 43F00103 		orr	r3, r3, #1
 3035 001a 9361     		str	r3, [r2, #24]
1701:Core/Src/stm32f103xx_CMSIS.c **** 
1702:Core/Src/stm32f103xx_CMSIS.c **** 	//   UART  Full Duplex  
1703:Core/Src/stm32f103xx_CMSIS.c **** 	//Tx - Alternative Function output Push-pull(Maximum output speed 50 MHz)
1704:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF2_Msk, 0b10 << GPIO_CRL_CNF2_Pos);
 3036              		.loc 2 1704 2
 3037 001c 4B4B     		ldr	r3, .L147+4
 3038 001e 1B68     		ldr	r3, [r3]
 3039 0020 23F44063 		bic	r3, r3, #3072
 3040 0024 494A     		ldr	r2, .L147+4
 3041 0026 43F40063 		orr	r3, r3, #2048
 3042 002a 1360     		str	r3, [r2]
1705:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE2_Msk, 0b11 << GPIO_CRL_MODE2_Pos);
 3043              		.loc 2 1705 2
 3044 002c 474B     		ldr	r3, .L147+4
 3045 002e 1B68     		ldr	r3, [r3]
 3046 0030 464A     		ldr	r2, .L147+4
 3047 0032 43F44073 		orr	r3, r3, #768
 3048 0036 1360     		str	r3, [r2]
1706:Core/Src/stm32f103xx_CMSIS.c **** 	//Rx - Input floating
1707:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF3_Msk, 0b1 << GPIO_CRL_CNF3_Pos);
 3049              		.loc 2 1707 2
 3050 0038 444B     		ldr	r3, .L147+4
 3051 003a 1B68     		ldr	r3, [r3]
 3052 003c 23F44043 		bic	r3, r3, #49152
 3053 0040 424A     		ldr	r2, .L147+4
 3054 0042 43F48043 		orr	r3, r3, #16384
 3055 0046 1360     		str	r3, [r2]
1708:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE3_Msk, 0b00 << GPIO_CRL_MODE3_Pos);
 3056              		.loc 2 1708 2
 3057 0048 404B     		ldr	r3, .L147+4
 3058 004a 1B68     		ldr	r3, [r3]
 3059 004c 3F4A     		ldr	r2, .L147+4
 3060 004e 23F44053 		bic	r3, r3, #12288
 3061 0052 1360     		str	r3, [r2]
1709:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 111


1710:Core/Src/stm32f103xx_CMSIS.c **** 	//  USART2
1711:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);
 3062              		.loc 2 1711 2
 3063 0054 3C4B     		ldr	r3, .L147
 3064 0056 DB69     		ldr	r3, [r3, #28]
 3065 0058 3B4A     		ldr	r2, .L147
 3066 005a 43F40033 		orr	r3, r3, #131072
 3067 005e D361     		str	r3, [r2, #28]
1712:Core/Src/stm32f103xx_CMSIS.c **** 
1713:Core/Src/stm32f103xx_CMSIS.c **** 	/* Fractional baud rate generation
1714:Core/Src/stm32f103xx_CMSIS.c **** 	 :
1715:Core/Src/stm32f103xx_CMSIS.c **** 	Tx/Rx baud = fCK/(16*USARTDIV)
1716:Core/Src/stm32f103xx_CMSIS.c **** 	 fCK - Input clock to the peripheral (PCLK1 for USART2, 3, 4, 5 or PCLK2 for USART1)
1717:Core/Src/stm32f103xx_CMSIS.c **** 	   fCK = 36000000
1718:Core/Src/stm32f103xx_CMSIS.c **** 	    9600
1719:Core/Src/stm32f103xx_CMSIS.c **** 	9600 = 36000000/(16*USARTDIV)
1720:Core/Src/stm32f103xx_CMSIS.c **** 
1721:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/9600*16 = 234.375
1722:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     234,   0xEA
1723:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.375*16 = 6,   0x6
1724:Core/Src/stm32f103xx_CMSIS.c **** 
1725:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   9600  
1726:Core/Src/stm32f103xx_CMSIS.c **** 
1727:Core/Src/stm32f103xx_CMSIS.c **** 	     115200: (  
1728:Core/Src/stm32f103xx_CMSIS.c **** 	115200 = 36000000/(16*USARTDIV)
1729:Core/Src/stm32f103xx_CMSIS.c **** 	 USARTDIV = 36000000/115200*16 = 19.53125
1730:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Mantissa     19,   0x13
1731:Core/Src/stm32f103xx_CMSIS.c **** 	DIV_Fraction ,  0.53125*16 = 8,   0x8
1732:Core/Src/stm32f103xx_CMSIS.c **** 
1733:Core/Src/stm32f103xx_CMSIS.c **** 	   USART->BRR   115200  
1734:Core/Src/stm32f103xx_CMSIS.c **** 
1735:Core/Src/stm32f103xx_CMSIS.c **** 	*/
1736:Core/Src/stm32f103xx_CMSIS.c **** 
1737:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Mantissa_Msk, 0xEA << USART_BRR_DIV_Mantissa_Pos);
 3068              		.loc 2 1737 2
 3069 0060 3B4B     		ldr	r3, .L147+8
 3070 0062 9B68     		ldr	r3, [r3, #8]
 3071 0064 23F47F43 		bic	r3, r3, #65280
 3072 0068 23F0F003 		bic	r3, r3, #240
 3073 006c 384A     		ldr	r2, .L147+8
 3074 006e 43F46A63 		orr	r3, r3, #3744
 3075 0072 9360     		str	r3, [r2, #8]
1738:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(USART2->BRR, USART_BRR_DIV_Fraction_Msk, 0x6 << USART_BRR_DIV_Fraction_Pos);
 3076              		.loc 2 1738 2
 3077 0074 364B     		ldr	r3, .L147+8
 3078 0076 9B68     		ldr	r3, [r3, #8]
 3079 0078 23F00F03 		bic	r3, r3, #15
 3080 007c 344A     		ldr	r2, .L147+8
 3081 007e 43F00603 		orr	r3, r3, #6
 3082 0082 9360     		str	r3, [r2, #8]
1739:Core/Src/stm32f103xx_CMSIS.c **** 
1740:Core/Src/stm32f103xx_CMSIS.c **** 	//27.6.4 Control register 1(USART_CR1)(.  821 Reference Manual)
1741:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_UE); //USART enable
 3083              		.loc 2 1741 2
 3084 0084 324B     		ldr	r3, .L147+8
 3085 0086 DB68     		ldr	r3, [r3, #12]
 3086 0088 314A     		ldr	r2, .L147+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 112


 3087 008a 43F40053 		orr	r3, r3, #8192
 3088 008e D360     		str	r3, [r2, #12]
1742:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_M); //Word lenght 1 Start bit, 8 Data bits, n Stop bit
 3089              		.loc 2 1742 2
 3090 0090 2F4B     		ldr	r3, .L147+8
 3091 0092 DB68     		ldr	r3, [r3, #12]
 3092 0094 2E4A     		ldr	r2, .L147+8
 3093 0096 23F48053 		bic	r3, r3, #4096
 3094 009a D360     		str	r3, [r2, #12]
1743:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_WAKE); //Wake up idle Line
 3095              		.loc 2 1743 2
 3096 009c 2C4B     		ldr	r3, .L147+8
 3097 009e DB68     		ldr	r3, [r3, #12]
 3098 00a0 2B4A     		ldr	r2, .L147+8
 3099 00a2 23F40063 		bic	r3, r3, #2048
 3100 00a6 D360     		str	r3, [r2, #12]
1744:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PCE); //Partity control disabled
 3101              		.loc 2 1744 2
 3102 00a8 294B     		ldr	r3, .L147+8
 3103 00aa DB68     		ldr	r3, [r3, #12]
 3104 00ac 284A     		ldr	r2, .L147+8
 3105 00ae 23F48063 		bic	r3, r3, #1024
 3106 00b2 D360     		str	r3, [r2, #12]
1745:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1746:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_PEIE); //partity error interrupt disabled
 3107              		.loc 2 1746 2
 3108 00b4 264B     		ldr	r3, .L147+8
 3109 00b6 DB68     		ldr	r3, [r3, #12]
 3110 00b8 254A     		ldr	r2, .L147+8
 3111 00ba 23F48073 		bic	r3, r3, #256
 3112 00be D360     		str	r3, [r2, #12]
1747:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TXEIE); //TXE interrupt is inhibited
 3113              		.loc 2 1747 2
 3114 00c0 234B     		ldr	r3, .L147+8
 3115 00c2 DB68     		ldr	r3, [r3, #12]
 3116 00c4 224A     		ldr	r2, .L147+8
 3117 00c6 23F08003 		bic	r3, r3, #128
 3118 00ca D360     		str	r3, [r2, #12]
1748:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_TCIE); //Transmission complete interrupt disabled
 3119              		.loc 2 1748 2
 3120 00cc 204B     		ldr	r3, .L147+8
 3121 00ce DB68     		ldr	r3, [r3, #12]
 3122 00d0 1F4A     		ldr	r2, .L147+8
 3123 00d2 23F04003 		bic	r3, r3, #64
 3124 00d6 D360     		str	r3, [r2, #12]
1749:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RXNEIE); //    
 3125              		.loc 2 1749 2
 3126 00d8 1D4B     		ldr	r3, .L147+8
 3127 00da DB68     		ldr	r3, [r3, #12]
 3128 00dc 1C4A     		ldr	r2, .L147+8
 3129 00de 43F02003 		orr	r3, r3, #32
 3130 00e2 D360     		str	r3, [r2, #12]
1750:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_IDLEIE); //   IDLE 
 3131              		.loc 2 1750 2
 3132 00e4 1A4B     		ldr	r3, .L147+8
 3133 00e6 DB68     		ldr	r3, [r3, #12]
 3134 00e8 194A     		ldr	r2, .L147+8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 113


 3135 00ea 43F01003 		orr	r3, r3, #16
 3136 00ee D360     		str	r3, [r2, #12]
1751:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_TE); //Transmitter is enabled
 3137              		.loc 2 1751 2
 3138 00f0 174B     		ldr	r3, .L147+8
 3139 00f2 DB68     		ldr	r3, [r3, #12]
 3140 00f4 164A     		ldr	r2, .L147+8
 3141 00f6 43F00803 		orr	r3, r3, #8
 3142 00fa D360     		str	r3, [r2, #12]
1752:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(USART2->CR1, USART_CR1_RE); //Receiver is enabled and begins searching for a start bit
 3143              		.loc 2 1752 2
 3144 00fc 144B     		ldr	r3, .L147+8
 3145 00fe DB68     		ldr	r3, [r3, #12]
 3146 0100 134A     		ldr	r2, .L147+8
 3147 0102 43F00403 		orr	r3, r3, #4
 3148 0106 D360     		str	r3, [r2, #12]
1753:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_RWU);
 3149              		.loc 2 1753 2
 3150 0108 114B     		ldr	r3, .L147+8
 3151 010a DB68     		ldr	r3, [r3, #12]
 3152 010c 104A     		ldr	r2, .L147+8
 3153 010e 23F00203 		bic	r3, r3, #2
 3154 0112 D360     		str	r3, [r2, #12]
1754:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR1, USART_CR1_SBK);
 3155              		.loc 2 1754 2
 3156 0114 0E4B     		ldr	r3, .L147+8
 3157 0116 DB68     		ldr	r3, [r3, #12]
 3158 0118 0D4A     		ldr	r2, .L147+8
 3159 011a 23F00103 		bic	r3, r3, #1
 3160 011e D360     		str	r3, [r2, #12]
1755:Core/Src/stm32f103xx_CMSIS.c **** 
1756:Core/Src/stm32f103xx_CMSIS.c **** 	// ,    USART,
1757:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR2 = 0;
 3161              		.loc 2 1757 8
 3162 0120 0B4B     		ldr	r3, .L147+8
 3163              		.loc 2 1757 14
 3164 0122 0022     		movs	r2, #0
 3165 0124 1A61     		str	r2, [r3, #16]
1758:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(USART2->CR2, USART_CR2_STOP); //1  .
 3166              		.loc 2 1758 2
 3167 0126 0A4B     		ldr	r3, .L147+8
 3168 0128 1B69     		ldr	r3, [r3, #16]
 3169 012a 094A     		ldr	r2, .L147+8
 3170 012c 23F44053 		bic	r3, r3, #12288
 3171 0130 1361     		str	r3, [r2, #16]
1759:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->CR3 = 0;
 3172              		.loc 2 1759 8
 3173 0132 074B     		ldr	r3, .L147+8
 3174              		.loc 2 1759 14
 3175 0134 0022     		movs	r2, #0
 3176 0136 5A61     		str	r2, [r3, #20]
1760:Core/Src/stm32f103xx_CMSIS.c **** 	USART2->GTPR = 0;
 3177              		.loc 2 1760 8
 3178 0138 054B     		ldr	r3, .L147+8
 3179              		.loc 2 1760 15
 3180 013a 0022     		movs	r2, #0
 3181 013c 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 114


1761:Core/Src/stm32f103xx_CMSIS.c **** 
1762:Core/Src/stm32f103xx_CMSIS.c **** 	NVIC_EnableIRQ(USART2_IRQn); //   USART2
 3182              		.loc 2 1762 2
 3183 013e 2620     		movs	r0, #38
 3184 0140 FFF7FEFF 		bl	__NVIC_EnableIRQ
1763:Core/Src/stm32f103xx_CMSIS.c **** }
 3185              		.loc 2 1763 1
 3186 0144 00BF     		nop
 3187 0146 80BD     		pop	{r7, pc}
 3188              	.L148:
 3189              		.align	2
 3190              	.L147:
 3191 0148 00100240 		.word	1073876992
 3192 014c 00080140 		.word	1073809408
 3193 0150 00440040 		.word	1073759232
 3194              		.cfi_endproc
 3195              	.LFE98:
 3197              		.section	.text.USART1_IRQHandler,"ax",%progbits
 3198              		.align	1
 3199              		.weak	USART1_IRQHandler
 3200              		.syntax unified
 3201              		.thumb
 3202              		.thumb_func
 3204              	USART1_IRQHandler:
 3205              	.LFB99:
1764:Core/Src/stm32f103xx_CMSIS.c **** 
1765:Core/Src/stm32f103xx_CMSIS.c **** /**
1766:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1767:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif   USART1
1768:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1769:Core/Src/stm32f103xx_CMSIS.c ****  */
1770:Core/Src/stm32f103xx_CMSIS.c **** 
1771:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART1_IRQHandler(void) {
 3206              		.loc 2 1771 37
 3207              		.cfi_startproc
 3208              		@ args = 0, pretend = 0, frame = 0
 3209              		@ frame_needed = 1, uses_anonymous_args = 0
 3210              		@ link register save eliminated.
 3211 0000 80B4     		push	{r7}
 3212              		.cfi_def_cfa_offset 4
 3213              		.cfi_offset 7, -4
 3214 0002 00AF     		add	r7, sp, #0
 3215              		.cfi_def_cfa_register 7
1772:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_RXNE)) {
 3216              		.loc 2 1772 6
 3217 0004 134B     		ldr	r3, .L153
 3218 0006 1B68     		ldr	r3, [r3]
 3219 0008 03F02003 		and	r3, r3, #32
 3220              		.loc 2 1772 5
 3221 000c 002B     		cmp	r3, #0
 3222 000e 0ED0     		beq	.L150
1773:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1774:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_buffer[husart1.rx_counter] = USART1->DR; //   
 3223              		.loc 2 1774 49
 3224 0010 104B     		ldr	r3, .L153
 3225 0012 5A68     		ldr	r2, [r3, #4]
 3226              		.loc 2 1774 28
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 115


 3227 0014 104B     		ldr	r3, .L153+4
 3228 0016 1B8D     		ldrh	r3, [r3, #40]
 3229 0018 1946     		mov	r1, r3
 3230              		.loc 2 1774 41
 3231 001a D2B2     		uxtb	r2, r2
 3232 001c 0E4B     		ldr	r3, .L153+4
 3233 001e 0B44     		add	r3, r3, r1
 3234 0020 1A75     		strb	r2, [r3, #20]
1775:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter++; //     1
 3235              		.loc 2 1775 10
 3236 0022 0D4B     		ldr	r3, .L153+4
 3237 0024 1B8D     		ldrh	r3, [r3, #40]
 3238              		.loc 2 1775 21
 3239 0026 0133     		adds	r3, r3, #1
 3240 0028 9AB2     		uxth	r2, r3
 3241 002a 0B4B     		ldr	r3, .L153+4
 3242 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3243              	.L150:
1776:Core/Src/stm32f103xx_CMSIS.c **** 	}
1777:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART1->SR, USART_SR_IDLE)) {
 3244              		.loc 2 1777 6
 3245 002e 094B     		ldr	r3, .L153
 3246 0030 1B68     		ldr	r3, [r3]
 3247 0032 03F01003 		and	r3, r3, #16
 3248              		.loc 2 1777 5
 3249 0036 002B     		cmp	r3, #0
 3250 0038 08D0     		beq	.L152
1778:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1779:Core/Src/stm32f103xx_CMSIS.c **** 		USART1->DR; //  IDLE
 3251              		.loc 2 1779 9
 3252 003a 064B     		ldr	r3, .L153
 3253 003c 5B68     		ldr	r3, [r3, #4]
1780:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_len = husart1.rx_counter; //,   
 3254              		.loc 2 1780 27
 3255 003e 064B     		ldr	r3, .L153+4
 3256 0040 1A8D     		ldrh	r2, [r3, #40]
 3257              		.loc 2 1780 18
 3258 0042 054B     		ldr	r3, .L153+4
 3259 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1781:Core/Src/stm32f103xx_CMSIS.c **** 		husart1.rx_counter = 0; //   
 3260              		.loc 2 1781 22
 3261 0046 044B     		ldr	r3, .L153+4
 3262 0048 0022     		movs	r2, #0
 3263 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3264              	.L152:
1782:Core/Src/stm32f103xx_CMSIS.c **** 	}
1783:Core/Src/stm32f103xx_CMSIS.c **** }
 3265              		.loc 2 1783 1
 3266 004c 00BF     		nop
 3267 004e BD46     		mov	sp, r7
 3268              		.cfi_def_cfa_register 13
 3269              		@ sp needed
 3270 0050 80BC     		pop	{r7}
 3271              		.cfi_restore 7
 3272              		.cfi_def_cfa_offset 0
 3273 0052 7047     		bx	lr
 3274              	.L154:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 116


 3275              		.align	2
 3276              	.L153:
 3277 0054 00380140 		.word	1073821696
 3278 0058 00000000 		.word	husart1
 3279              		.cfi_endproc
 3280              	.LFE99:
 3282              		.section	.text.USART2_IRQHandler,"ax",%progbits
 3283              		.align	1
 3284              		.weak	USART2_IRQHandler
 3285              		.syntax unified
 3286              		.thumb
 3287              		.thumb_func
 3289              	USART2_IRQHandler:
 3290              	.LFB100:
1784:Core/Src/stm32f103xx_CMSIS.c **** 
1785:Core/Src/stm32f103xx_CMSIS.c **** 
1786:Core/Src/stm32f103xx_CMSIS.c **** __WEAK void USART2_IRQHandler(void) {
 3291              		.loc 2 1786 37
 3292              		.cfi_startproc
 3293              		@ args = 0, pretend = 0, frame = 0
 3294              		@ frame_needed = 1, uses_anonymous_args = 0
 3295              		@ link register save eliminated.
 3296 0000 80B4     		push	{r7}
 3297              		.cfi_def_cfa_offset 4
 3298              		.cfi_offset 7, -4
 3299 0002 00AF     		add	r7, sp, #0
 3300              		.cfi_def_cfa_register 7
1787:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_RXNE)) {
 3301              		.loc 2 1787 6
 3302 0004 134B     		ldr	r3, .L159
 3303 0006 1B68     		ldr	r3, [r3]
 3304 0008 03F02003 		and	r3, r3, #32
 3305              		.loc 2 1787 5
 3306 000c 002B     		cmp	r3, #0
 3307 000e 0ED0     		beq	.L156
1788:Core/Src/stm32f103xx_CMSIS.c **** 		//    USART
1789:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_buffer[husart2.rx_counter] = USART2->DR; //   
 3308              		.loc 2 1789 49
 3309 0010 104B     		ldr	r3, .L159
 3310 0012 5A68     		ldr	r2, [r3, #4]
 3311              		.loc 2 1789 28
 3312 0014 104B     		ldr	r3, .L159+4
 3313 0016 1B8D     		ldrh	r3, [r3, #40]
 3314 0018 1946     		mov	r1, r3
 3315              		.loc 2 1789 41
 3316 001a D2B2     		uxtb	r2, r2
 3317 001c 0E4B     		ldr	r3, .L159+4
 3318 001e 0B44     		add	r3, r3, r1
 3319 0020 1A75     		strb	r2, [r3, #20]
1790:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter++; //     1
 3320              		.loc 2 1790 10
 3321 0022 0D4B     		ldr	r3, .L159+4
 3322 0024 1B8D     		ldrh	r3, [r3, #40]
 3323              		.loc 2 1790 21
 3324 0026 0133     		adds	r3, r3, #1
 3325 0028 9AB2     		uxth	r2, r3
 3326 002a 0B4B     		ldr	r3, .L159+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 117


 3327 002c 1A85     		strh	r2, [r3, #40]	@ movhi
 3328              	.L156:
1791:Core/Src/stm32f103xx_CMSIS.c **** 	}
1792:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(USART2->SR, USART_SR_IDLE)) {
 3329              		.loc 2 1792 6
 3330 002e 094B     		ldr	r3, .L159
 3331 0030 1B68     		ldr	r3, [r3]
 3332 0032 03F01003 		and	r3, r3, #16
 3333              		.loc 2 1792 5
 3334 0036 002B     		cmp	r3, #0
 3335 0038 08D0     		beq	.L158
1793:Core/Src/stm32f103xx_CMSIS.c **** 		//   IDLE
1794:Core/Src/stm32f103xx_CMSIS.c **** 		USART2->DR; //  IDLE
 3336              		.loc 2 1794 9
 3337 003a 064B     		ldr	r3, .L159
 3338 003c 5B68     		ldr	r3, [r3, #4]
1795:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_len = husart2.rx_counter; //,   
 3339              		.loc 2 1795 27
 3340 003e 064B     		ldr	r3, .L159+4
 3341 0040 1A8D     		ldrh	r2, [r3, #40]
 3342              		.loc 2 1795 18
 3343 0042 054B     		ldr	r3, .L159+4
 3344 0044 5A85     		strh	r2, [r3, #42]	@ movhi
1796:Core/Src/stm32f103xx_CMSIS.c **** 		husart2.rx_counter = 0; //   
 3345              		.loc 2 1796 22
 3346 0046 044B     		ldr	r3, .L159+4
 3347 0048 0022     		movs	r2, #0
 3348 004a 1A85     		strh	r2, [r3, #40]	@ movhi
 3349              	.L158:
1797:Core/Src/stm32f103xx_CMSIS.c **** 	}
1798:Core/Src/stm32f103xx_CMSIS.c **** }
 3350              		.loc 2 1798 1
 3351 004c 00BF     		nop
 3352 004e BD46     		mov	sp, r7
 3353              		.cfi_def_cfa_register 13
 3354              		@ sp needed
 3355 0050 80BC     		pop	{r7}
 3356              		.cfi_restore 7
 3357              		.cfi_def_cfa_offset 0
 3358 0052 7047     		bx	lr
 3359              	.L160:
 3360              		.align	2
 3361              	.L159:
 3362 0054 00440040 		.word	1073759232
 3363 0058 00000000 		.word	husart2
 3364              		.cfi_endproc
 3365              	.LFE100:
 3367              		.section	.text.CMSIS_USART_Transmit,"ax",%progbits
 3368              		.align	1
 3369              		.global	CMSIS_USART_Transmit
 3370              		.syntax unified
 3371              		.thumb
 3372              		.thumb_func
 3374              	CMSIS_USART_Transmit:
 3375              	.LFB101:
1799:Core/Src/stm32f103xx_CMSIS.c **** 
1800:Core/Src/stm32f103xx_CMSIS.c **** 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 118


1801:Core/Src/stm32f103xx_CMSIS.c **** /**
1802:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1803:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     USART
1804:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *USART - USART,     
1805:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
1806:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -    
1807:Core/Src/stm32f103xx_CMSIS.c ****  ******************************************************************************
1808:Core/Src/stm32f103xx_CMSIS.c ****  */
1809:Core/Src/stm32f103xx_CMSIS.c **** 
1810:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_USART_Transmit(USART_TypeDef *USART, uint8_t *data, uint16_t Size, uint32_t Timeout_ms) 
 3376              		.loc 2 1810 100
 3377              		.cfi_startproc
 3378              		@ args = 0, pretend = 0, frame = 24
 3379              		@ frame_needed = 1, uses_anonymous_args = 0
 3380              		@ link register save eliminated.
 3381 0000 80B4     		push	{r7}
 3382              		.cfi_def_cfa_offset 4
 3383              		.cfi_offset 7, -4
 3384 0002 87B0     		sub	sp, sp, #28
 3385              		.cfi_def_cfa_offset 32
 3386 0004 00AF     		add	r7, sp, #0
 3387              		.cfi_def_cfa_register 7
 3388 0006 F860     		str	r0, [r7, #12]
 3389 0008 B960     		str	r1, [r7, #8]
 3390 000a 3B60     		str	r3, [r7]
 3391 000c 1346     		mov	r3, r2	@ movhi
 3392 000e FB80     		strh	r3, [r7, #6]	@ movhi
 3393              	.LBB2:
1811:Core/Src/stm32f103xx_CMSIS.c **** 	for (uint16_t i = 0; i < Size; i++) {
 3394              		.loc 2 1811 16
 3395 0010 0023     		movs	r3, #0
 3396 0012 FB82     		strh	r3, [r7, #22]	@ movhi
 3397              		.loc 2 1811 2
 3398 0014 19E0     		b	.L162
 3399              	.L166:
1812:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3400              		.loc 2 1812 22
 3401 0016 1A4A     		ldr	r2, .L169
 3402 0018 3B68     		ldr	r3, [r7]
 3403 001a 1360     		str	r3, [r2]
1813:Core/Src/stm32f103xx_CMSIS.c **** 		//,    
1814:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(USART->SR, USART_SR_TXE) == 0) {
 3404              		.loc 2 1814 9
 3405 001c 05E0     		b	.L163
 3406              	.L165:
1815:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3407              		.loc 2 1815 8
 3408 001e 184B     		ldr	r3, .L169
 3409 0020 1B68     		ldr	r3, [r3]
 3410              		.loc 2 1815 7
 3411 0022 002B     		cmp	r3, #0
 3412 0024 01D1     		bne	.L163
1816:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 3413              		.loc 2 1816 12
 3414 0026 0023     		movs	r3, #0
 3415 0028 24E0     		b	.L164
 3416              	.L163:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 119


1814:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3417              		.loc 2 1814 10
 3418 002a FB68     		ldr	r3, [r7, #12]
 3419 002c 1B68     		ldr	r3, [r3]
 3420 002e 03F08003 		and	r3, r3, #128
1814:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 3421              		.loc 2 1814 9
 3422 0032 002B     		cmp	r3, #0
 3423 0034 F3D0     		beq	.L165
1817:Core/Src/stm32f103xx_CMSIS.c **** 			}
1818:Core/Src/stm32f103xx_CMSIS.c **** 		}
1819:Core/Src/stm32f103xx_CMSIS.c **** 		USART->DR = *data++; //   
 3424              		.loc 2 1819 20 discriminator 2
 3425 0036 BB68     		ldr	r3, [r7, #8]
 3426 0038 5A1C     		adds	r2, r3, #1
 3427 003a BA60     		str	r2, [r7, #8]
 3428              		.loc 2 1819 15 discriminator 2
 3429 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3430 003e 1A46     		mov	r2, r3
 3431              		.loc 2 1819 13 discriminator 2
 3432 0040 FB68     		ldr	r3, [r7, #12]
 3433 0042 5A60     		str	r2, [r3, #4]
1811:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3434              		.loc 2 1811 34 discriminator 2
 3435 0044 FB8A     		ldrh	r3, [r7, #22]
 3436 0046 0133     		adds	r3, r3, #1
 3437 0048 FB82     		strh	r3, [r7, #22]	@ movhi
 3438              	.L162:
1811:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 3439              		.loc 2 1811 2 discriminator 1
 3440 004a FA8A     		ldrh	r2, [r7, #22]
 3441 004c FB88     		ldrh	r3, [r7, #6]
 3442 004e 9A42     		cmp	r2, r3
 3443 0050 E1D3     		bcc	.L166
 3444              	.LBE2:
1820:Core/Src/stm32f103xx_CMSIS.c **** 	}
1821:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3445              		.loc 2 1821 21
 3446 0052 0B4A     		ldr	r2, .L169
 3447 0054 3B68     		ldr	r3, [r7]
 3448 0056 1360     		str	r3, [r2]
1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3449              		.loc 2 1822 8
 3450 0058 05E0     		b	.L167
 3451              	.L168:
1823:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3452              		.loc 2 1823 7
 3453 005a 094B     		ldr	r3, .L169
 3454 005c 1B68     		ldr	r3, [r3]
 3455              		.loc 2 1823 6
 3456 005e 002B     		cmp	r3, #0
 3457 0060 01D1     		bne	.L167
1824:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3458              		.loc 2 1824 11
 3459 0062 0023     		movs	r3, #0
 3460 0064 06E0     		b	.L164
 3461              	.L167:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 120


1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3462              		.loc 2 1822 9
 3463 0066 FB68     		ldr	r3, [r7, #12]
 3464 0068 1B68     		ldr	r3, [r3]
 3465 006a 03F04003 		and	r3, r3, #64
1822:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(USART->SR, USART_SR_TC) == 0) { //  
 3466              		.loc 2 1822 8
 3467 006e 002B     		cmp	r3, #0
 3468 0070 F3D0     		beq	.L168
1825:Core/Src/stm32f103xx_CMSIS.c **** 		}
1826:Core/Src/stm32f103xx_CMSIS.c **** 	};
1827:Core/Src/stm32f103xx_CMSIS.c **** 	return true;
 3469              		.loc 2 1827 9
 3470 0072 0123     		movs	r3, #1
 3471              	.L164:
1828:Core/Src/stm32f103xx_CMSIS.c **** }
 3472              		.loc 2 1828 1
 3473 0074 1846     		mov	r0, r3
 3474 0076 1C37     		adds	r7, r7, #28
 3475              		.cfi_def_cfa_offset 4
 3476 0078 BD46     		mov	sp, r7
 3477              		.cfi_def_cfa_register 13
 3478              		@ sp needed
 3479 007a 80BC     		pop	{r7}
 3480              		.cfi_restore 7
 3481              		.cfi_def_cfa_offset 0
 3482 007c 7047     		bx	lr
 3483              	.L170:
 3484 007e 00BF     		.align	2
 3485              	.L169:
 3486 0080 00000000 		.word	Timeout_counter_ms
 3487              		.cfi_endproc
 3488              	.LFE101:
 3490              		.section	.text.CMSIS_I2C_Reset,"ax",%progbits
 3491              		.align	1
 3492              		.global	CMSIS_I2C_Reset
 3493              		.syntax unified
 3494              		.thumb
 3495              		.thumb_func
 3497              	CMSIS_I2C_Reset:
 3498              	.LFB102:
1829:Core/Src/stm32f103xx_CMSIS.c **** 
1830:Core/Src/stm32f103xx_CMSIS.c **** 
1831:Core/Src/stm32f103xx_CMSIS.c **** 
1832:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  I2C ========================================
1833:Core/Src/stm32f103xx_CMSIS.c **** 
1834:Core/Src/stm32f103xx_CMSIS.c **** /**
1835:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1836:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Inter-integrated circuit (I2C) interface
1837:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .26 Inter-integrated circuit (I2C) interface (. 752)
1838:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
1839:Core/Src/stm32f103xx_CMSIS.c **** */
1840:Core/Src/stm32f103xx_CMSIS.c **** 
1841:Core/Src/stm32f103xx_CMSIS.c **** /* */
1842:Core/Src/stm32f103xx_CMSIS.c **** /*
1843:Core/Src/stm32f103xx_CMSIS.c ****  *     ,   
1844:Core/Src/stm32f103xx_CMSIS.c ****  *    .   
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 121


1845:Core/Src/stm32f103xx_CMSIS.c ****  *     (SDA)   
1846:Core/Src/stm32f103xx_CMSIS.c ****  *        100 
1847:Core/Src/stm32f103xx_CMSIS.c ****  */
1848:Core/Src/stm32f103xx_CMSIS.c **** 
1849:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1850:Core/Src/stm32f103xx_CMSIS.c ****  /*
1851:Core/Src/stm32f103xx_CMSIS.c ****          :
1852:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave transmitter
1853:Core/Src/stm32f103xx_CMSIS.c **** 	- Slave receiver
1854:Core/Src/stm32f103xx_CMSIS.c **** 	- Master transmitter
1855:Core/Src/stm32f103xx_CMSIS.c **** 	- Master receiver
1856:Core/Src/stm32f103xx_CMSIS.c **** 
1857:Core/Src/stm32f103xx_CMSIS.c ****  -    slave .  
1858:Core/Src/stm32f103xx_CMSIS.c ****  master  ,     START,   master 
1859:Core/Src/stm32f103xx_CMSIS.c ****     STOP,   
1860:Core/Src/stm32f103xx_CMSIS.c ****  */
1861:Core/Src/stm32f103xx_CMSIS.c **** 
1862:Core/Src/stm32f103xx_CMSIS.c **** 
1863:Core/Src/stm32f103xx_CMSIS.c ****  /* */
1864:Core/Src/stm32f103xx_CMSIS.c ****  /*
1865:Core/Src/stm32f103xx_CMSIS.c ****   *   Master  I2C   
1866:Core/Src/stm32f103xx_CMSIS.c ****   * A     
1867:Core/Src/stm32f103xx_CMSIS.c ****   *        
1868:Core/Src/stm32f103xx_CMSIS.c ****   *   Slave     
1869:Core/Src/stm32f103xx_CMSIS.c ****   *   .    
1870:Core/Src/stm32f103xx_CMSIS.c ****   *       8- , MSB 
1871:Core/Src/stm32f103xx_CMSIS.c ****   *  ()   (  7- ,
1872:Core/Src/stm32f103xx_CMSIS.c ****   *       
1873:Core/Src/stm32f103xx_CMSIS.c ****   *  8     9-  
1874:Core/Src/stm32f103xx_CMSIS.c ****  */
1875:Core/Src/stm32f103xx_CMSIS.c **** 
1876:Core/Src/stm32f103xx_CMSIS.c ****  /*(. ReferenceManual . 772)*/
1877:Core/Src/stm32f103xx_CMSIS.c **** 
1878:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C_Reset(void) {
 3499              		.loc 2 1878 28
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 0
 3502              		@ frame_needed = 1, uses_anonymous_args = 0
 3503              		@ link register save eliminated.
 3504 0000 80B4     		push	{r7}
 3505              		.cfi_def_cfa_offset 4
 3506              		.cfi_offset 7, -4
 3507 0002 00AF     		add	r7, sp, #0
 3508              		.cfi_def_cfa_register 7
1879:Core/Src/stm32f103xx_CMSIS.c **** 	//  I2C
1880:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1881:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3509              		.loc 2 1881 2
 3510 0004 0F4B     		ldr	r3, .L174
 3511 0006 1B68     		ldr	r3, [r3]
 3512 0008 0E4A     		ldr	r2, .L174
 3513 000a 43F40043 		orr	r3, r3, #32768
 3514 000e 1360     		str	r3, [r2]
1882:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST) == 0) ;
 3515              		.loc 2 1882 8
 3516 0010 00BF     		nop
 3517              	.L172:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 122


 3518              		.loc 2 1882 9 discriminator 1
 3519 0012 0C4B     		ldr	r3, .L174
 3520 0014 1B68     		ldr	r3, [r3]
 3521 0016 03F40043 		and	r3, r3, #32768
 3522              		.loc 2 1882 8 discriminator 1
 3523 001a 002B     		cmp	r3, #0
 3524 001c F9D0     		beq	.L172
1883:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SWRST); //: I2C Peripheral not under reset
 3525              		.loc 2 1883 2
 3526 001e 094B     		ldr	r3, .L174
 3527 0020 1B68     		ldr	r3, [r3]
 3528 0022 084A     		ldr	r2, .L174
 3529 0024 23F40043 		bic	r3, r3, #32768
 3530 0028 1360     		str	r3, [r2]
1884:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C1->CR1, I2C_CR1_SWRST)) ;
 3531              		.loc 2 1884 8
 3532 002a 00BF     		nop
 3533              	.L173:
 3534              		.loc 2 1884 9 discriminator 1
 3535 002c 054B     		ldr	r3, .L174
 3536 002e 1B68     		ldr	r3, [r3]
 3537 0030 03F40043 		and	r3, r3, #32768
 3538              		.loc 2 1884 8 discriminator 1
 3539 0034 002B     		cmp	r3, #0
 3540 0036 F9D1     		bne	.L173
1885:Core/Src/stm32f103xx_CMSIS.c **** 	/* :      
1886:Core/Src/stm32f103xx_CMSIS.c **** 	 *      
1887:Core/Src/stm32f103xx_CMSIS.c **** 	 * ,   BUSY    
1888:Core/Src/stm32f103xx_CMSIS.c **** 	 *  SWRST       
1889:Core/Src/stm32f103xx_CMSIS.c **** }
 3541              		.loc 2 1889 1
 3542 0038 00BF     		nop
 3543 003a 00BF     		nop
 3544 003c BD46     		mov	sp, r7
 3545              		.cfi_def_cfa_register 13
 3546              		@ sp needed
 3547 003e 80BC     		pop	{r7}
 3548              		.cfi_restore 7
 3549              		.cfi_def_cfa_offset 0
 3550 0040 7047     		bx	lr
 3551              	.L175:
 3552 0042 00BF     		.align	2
 3553              	.L174:
 3554 0044 00540040 		.word	1073763328
 3555              		.cfi_endproc
 3556              	.LFE102:
 3558              		.section	.text.CMSIS_I2C1_Init,"ax",%progbits
 3559              		.align	1
 3560              		.global	CMSIS_I2C1_Init
 3561              		.syntax unified
 3562              		.thumb
 3563              		.thumb_func
 3565              	CMSIS_I2C1_Init:
 3566              	.LFB103:
1890:Core/Src/stm32f103xx_CMSIS.c **** 
1891:Core/Src/stm32f103xx_CMSIS.c **** /**
1892:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 123


1893:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    I2C1. Sm.
1894:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1895:Core/Src/stm32f103xx_CMSIS.c ****  */
1896:Core/Src/stm32f103xx_CMSIS.c **** 
1897:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_I2C1_Init(void) {
 3567              		.loc 2 1897 28
 3568              		.cfi_startproc
 3569              		@ args = 0, pretend = 0, frame = 0
 3570              		@ frame_needed = 1, uses_anonymous_args = 0
 3571 0000 80B5     		push	{r7, lr}
 3572              		.cfi_def_cfa_offset 8
 3573              		.cfi_offset 7, -8
 3574              		.cfi_offset 14, -4
 3575 0002 00AF     		add	r7, sp, #0
 3576              		.cfi_def_cfa_register 7
1898:Core/Src/stm32f103xx_CMSIS.c **** 	// 
1899:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPBEN); //   B
 3577              		.loc 2 1899 2
 3578 0004 624B     		ldr	r3, .L177
 3579 0006 9B69     		ldr	r3, [r3, #24]
 3580 0008 614A     		ldr	r2, .L177
 3581 000a 43F00803 		orr	r3, r3, #8
 3582 000e 9361     		str	r3, [r2, #24]
1900:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 3583              		.loc 2 1900 2
 3584 0010 5F4B     		ldr	r3, .L177
 3585 0012 9B69     		ldr	r3, [r3, #24]
 3586 0014 5E4A     		ldr	r2, .L177
 3587 0016 43F00103 		orr	r3, r3, #1
 3588 001a 9361     		str	r3, [r2, #24]
1901:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); //  I2C1
 3589              		.loc 2 1901 2
 3590 001c 5C4B     		ldr	r3, .L177
 3591 001e DB69     		ldr	r3, [r3, #28]
 3592 0020 5B4A     		ldr	r2, .L177
 3593 0022 43F40013 		orr	r3, r3, #2097152
 3594 0026 D361     		str	r3, [r2, #28]
1902:Core/Src/stm32f103xx_CMSIS.c **** 
1903:Core/Src/stm32f103xx_CMSIS.c **** 	//  SDA  SCL
1904:Core/Src/stm32f103xx_CMSIS.c **** 	//PB7 SDA (I2C Data I/O) Alternate function open drain
1905:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF7_Msk, 0b11 << GPIO_CRL_CNF7_Pos); //Alternate function open dr
 3595              		.loc 2 1905 2
 3596 0028 5A4B     		ldr	r3, .L177+4
 3597 002a 1B68     		ldr	r3, [r3]
 3598 002c 594A     		ldr	r2, .L177+4
 3599 002e 43F04043 		orr	r3, r3, #-1073741824
 3600 0032 1360     		str	r3, [r2]
1906:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE7_Msk, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 
 3601              		.loc 2 1906 2
 3602 0034 574B     		ldr	r3, .L177+4
 3603 0036 1B68     		ldr	r3, [r3]
 3604 0038 564A     		ldr	r2, .L177+4
 3605 003a 43F04053 		orr	r3, r3, #805306368
 3606 003e 1360     		str	r3, [r2]
1907:Core/Src/stm32f103xx_CMSIS.c **** 	//PB6 SCL (I2C clock) Alternate function open drain
1908:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_CNF6_Msk, 0b11 << GPIO_CRL_CNF6_Pos); //Alternate function open dr
 3607              		.loc 2 1908 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 124


 3608 0040 544B     		ldr	r3, .L177+4
 3609 0042 1B68     		ldr	r3, [r3]
 3610 0044 534A     		ldr	r2, .L177+4
 3611 0046 43F04063 		orr	r3, r3, #201326592
 3612 004a 1360     		str	r3, [r2]
1909:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOB->CRL, GPIO_CRL_MODE6_Msk, 0b11 << GPIO_CRL_MODE6_Pos); //Maximum output speed 50 
 3613              		.loc 2 1909 2
 3614 004c 514B     		ldr	r3, .L177+4
 3615 004e 1B68     		ldr	r3, [r3]
 3616 0050 504A     		ldr	r2, .L177+4
 3617 0052 43F04073 		orr	r3, r3, #50331648
 3618 0056 1360     		str	r3, [r2]
1910:Core/Src/stm32f103xx_CMSIS.c **** 
1911:Core/Src/stm32f103xx_CMSIS.c **** 	//26.6 I2C registers( . Reference Manual . 772)
1912:Core/Src/stm32f103xx_CMSIS.c **** 
1913:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.1 I2C Control register 1 (I2C_CR1) (. 772)
1914:Core/Src/stm32f103xx_CMSIS.c **** 	CMSIS_I2C_Reset();
 3619              		.loc 2 1914 2
 3620 0058 FFF7FEFF 		bl	CMSIS_I2C_Reset
1915:Core/Src/stm32f103xx_CMSIS.c **** 
1916:Core/Src/stm32f103xx_CMSIS.c **** 	/*     .      
1917:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ALERT); //Releases SMBA pin high.Alert Response Address Header follow
 3621              		.loc 2 1917 2
 3622 005c 4E4B     		ldr	r3, .L177+8
 3623 005e 1B68     		ldr	r3, [r3]
 3624 0060 4D4A     		ldr	r2, .L177+8
 3625 0062 23F40053 		bic	r3, r3, #8192
 3626 0066 1360     		str	r3, [r2]
1918:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_PEC); //No PEC transfer
 3627              		.loc 2 1918 2
 3628 0068 4B4B     		ldr	r3, .L177+8
 3629 006a 1B68     		ldr	r3, [r3]
 3630 006c 4A4A     		ldr	r2, .L177+8
 3631 006e 23F48053 		bic	r3, r3, #4096
 3632 0072 1360     		str	r3, [r2]
1919:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_POS); //ACK bit controls the (N)ACK of the current byte being receive
 3633              		.loc 2 1919 2
 3634 0074 484B     		ldr	r3, .L177+8
 3635 0076 1B68     		ldr	r3, [r3]
 3636 0078 474A     		ldr	r2, .L177+8
 3637 007a 23F40063 		bic	r3, r3, #2048
 3638 007e 1360     		str	r3, [r2]
1920:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ACK); //No acknowledge returned
 3639              		.loc 2 1920 2
 3640 0080 454B     		ldr	r3, .L177+8
 3641 0082 1B68     		ldr	r3, [r3]
 3642 0084 444A     		ldr	r2, .L177+8
 3643 0086 23F48063 		bic	r3, r3, #1024
 3644 008a 1360     		str	r3, [r2]
1921:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_STOP); //No Stop generation
 3645              		.loc 2 1921 2
 3646 008c 424B     		ldr	r3, .L177+8
 3647 008e 1B68     		ldr	r3, [r3]
 3648 0090 414A     		ldr	r2, .L177+8
 3649 0092 23F40073 		bic	r3, r3, #512
 3650 0096 1360     		str	r3, [r2]
1922:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_START); //No Start generation
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 125


 3651              		.loc 2 1922 2
 3652 0098 3F4B     		ldr	r3, .L177+8
 3653 009a 1B68     		ldr	r3, [r3]
 3654 009c 3E4A     		ldr	r2, .L177+8
 3655 009e 23F48073 		bic	r3, r3, #256
 3656 00a2 1360     		str	r3, [r2]
1923:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_NOSTRETCH); //Clock stretching enabled
 3657              		.loc 2 1923 2
 3658 00a4 3C4B     		ldr	r3, .L177+8
 3659 00a6 1B68     		ldr	r3, [r3]
 3660 00a8 3B4A     		ldr	r2, .L177+8
 3661 00aa 23F08003 		bic	r3, r3, #128
 3662 00ae 1360     		str	r3, [r2]
1924:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENGC); //General call disabled. Address 00h is NACKed.
 3663              		.loc 2 1924 2
 3664 00b0 394B     		ldr	r3, .L177+8
 3665 00b2 1B68     		ldr	r3, [r3]
 3666 00b4 384A     		ldr	r2, .L177+8
 3667 00b6 23F04003 		bic	r3, r3, #64
 3668 00ba 1360     		str	r3, [r2]
1925:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENPEC); //PEC calculation disabled
 3669              		.loc 2 1925 2
 3670 00bc 364B     		ldr	r3, .L177+8
 3671 00be 1B68     		ldr	r3, [r3]
 3672 00c0 354A     		ldr	r2, .L177+8
 3673 00c2 23F02003 		bic	r3, r3, #32
 3674 00c6 1360     		str	r3, [r2]
1926:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_ENARP); //ARP disable
 3675              		.loc 2 1926 2
 3676 00c8 334B     		ldr	r3, .L177+8
 3677 00ca 1B68     		ldr	r3, [r3]
 3678 00cc 324A     		ldr	r2, .L177+8
 3679 00ce 23F01003 		bic	r3, r3, #16
 3680 00d2 1360     		str	r3, [r2]
1927:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBTYPE); //SMBus Device
 3681              		.loc 2 1927 2
 3682 00d4 304B     		ldr	r3, .L177+8
 3683 00d6 1B68     		ldr	r3, [r3]
 3684 00d8 2F4A     		ldr	r2, .L177+8
 3685 00da 23F00803 		bic	r3, r3, #8
 3686 00de 1360     		str	r3, [r2]
1928:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR1, I2C_CR1_SMBUS); //I2C mode
 3687              		.loc 2 1928 2
 3688 00e0 2D4B     		ldr	r3, .L177+8
 3689 00e2 1B68     		ldr	r3, [r3]
 3690 00e4 2C4A     		ldr	r2, .L177+8
 3691 00e6 23F00203 		bic	r3, r3, #2
 3692 00ea 1360     		str	r3, [r2]
1929:Core/Src/stm32f103xx_CMSIS.c **** 
1930:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.2 I2C Control register 2(I2C_CR2)(.774)
1931:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_LAST); //Next DMA EOT is not the last transfer
 3693              		.loc 2 1931 2
 3694 00ec 2A4B     		ldr	r3, .L177+8
 3695 00ee 5B68     		ldr	r3, [r3, #4]
 3696 00f0 294A     		ldr	r2, .L177+8
 3697 00f2 23F48053 		bic	r3, r3, #4096
 3698 00f6 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 126


1932:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_DMAEN); //DMA requests disabled
 3699              		.loc 2 1932 2
 3700 00f8 274B     		ldr	r3, .L177+8
 3701 00fa 5B68     		ldr	r3, [r3, #4]
 3702 00fc 264A     		ldr	r2, .L177+8
 3703 00fe 23F40063 		bic	r3, r3, #2048
 3704 0102 5360     		str	r3, [r2, #4]
1933:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITBUFEN); //TxE = 1 or RxNE = 1 does not generate any interrupt.
 3705              		.loc 2 1933 2
 3706 0104 244B     		ldr	r3, .L177+8
 3707 0106 5B68     		ldr	r3, [r3, #4]
 3708 0108 234A     		ldr	r2, .L177+8
 3709 010a 23F48063 		bic	r3, r3, #1024
 3710 010e 5360     		str	r3, [r2, #4]
1934:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITEVTEN); //Event interrupt disabled
 3711              		.loc 2 1934 2
 3712 0110 214B     		ldr	r3, .L177+8
 3713 0112 5B68     		ldr	r3, [r3, #4]
 3714 0114 204A     		ldr	r2, .L177+8
 3715 0116 23F40073 		bic	r3, r3, #512
 3716 011a 5360     		str	r3, [r2, #4]
1935:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CR2, I2C_CR2_ITERREN); //Error interrupt disabled
 3717              		.loc 2 1935 2
 3718 011c 1E4B     		ldr	r3, .L177+8
 3719 011e 5B68     		ldr	r3, [r3, #4]
 3720 0120 1D4A     		ldr	r2, .L177+8
 3721 0122 23F48073 		bic	r3, r3, #256
 3722 0126 5360     		str	r3, [r2, #4]
1936:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CR2, I2C_CR2_FREQ_Msk, 36 << I2C_CR2_FREQ_Pos); //f PCLK1 = 36 
 3723              		.loc 2 1936 2
 3724 0128 1B4B     		ldr	r3, .L177+8
 3725 012a 5B68     		ldr	r3, [r3, #4]
 3726 012c 23F03F03 		bic	r3, r3, #63
 3727 0130 194A     		ldr	r2, .L177+8
 3728 0132 43F02403 		orr	r3, r3, #36
 3729 0136 5360     		str	r3, [r2, #4]
1937:Core/Src/stm32f103xx_CMSIS.c **** 
1938:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.3 I2C Own address register 1(I2C_OAR1)(.776)
1939:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR1 = 0;
 3730              		.loc 2 1939 6
 3731 0138 174B     		ldr	r3, .L177+8
 3732              		.loc 2 1939 13
 3733 013a 0022     		movs	r2, #0
 3734 013c 9A60     		str	r2, [r3, #8]
1940:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.4 I2C Own address register 1(I2C_OAR2)(.776)
1941:Core/Src/stm32f103xx_CMSIS.c **** 	I2C1->OAR2 = 0;
 3735              		.loc 2 1941 6
 3736 013e 164B     		ldr	r3, .L177+8
 3737              		.loc 2 1941 13
 3738 0140 0022     		movs	r2, #0
 3739 0142 DA60     		str	r2, [r3, #12]
1942:Core/Src/stm32f103xx_CMSIS.c **** 
1943:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.8 I2C Clock control register (I2C_CCR)(.781)
1944:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_FS); //Standard mode I2C
 3740              		.loc 2 1944 2
 3741 0144 144B     		ldr	r3, .L177+8
 3742 0146 DB69     		ldr	r3, [r3, #28]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 127


 3743 0148 134A     		ldr	r2, .L177+8
 3744 014a 23F40043 		bic	r3, r3, #32768
 3745 014e D361     		str	r3, [r2, #28]
1945:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_FS); //Fast mode I2C
1946:Core/Src/stm32f103xx_CMSIS.c **** 
1947:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 2
 3746              		.loc 2 1947 2
 3747 0150 114B     		ldr	r3, .L177+8
 3748 0152 DB69     		ldr	r3, [r3, #28]
 3749 0154 104A     		ldr	r2, .L177+8
 3750 0156 23F48043 		bic	r3, r3, #16384
 3751 015a D361     		str	r3, [r2, #28]
1948:Core/Src/stm32f103xx_CMSIS.c **** 	//SET_BIT(I2C1->CCR, I2C_CCR_DUTY); //Fm mode tlow/thigh = 16/9 (see CCR)
1949:Core/Src/stm32f103xx_CMSIS.c **** 
1950:Core/Src/stm32f103xx_CMSIS.c **** 	// CCR.   
1951:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 180 << I2C_CCR_CCR_Pos); // Sm mode
1952:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 30 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 0.
 3752              		.loc 2 1952 2
 3753 015c 0E4B     		ldr	r3, .L177+8
 3754 015e DB69     		ldr	r3, [r3, #28]
 3755 0160 23F47F63 		bic	r3, r3, #4080
 3756 0164 23F00F03 		bic	r3, r3, #15
 3757 0168 0B4A     		ldr	r2, .L177+8
 3758 016a 43F01E03 		orr	r3, r3, #30
 3759 016e D361     		str	r3, [r2, #28]
1953:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->CCR, I2C_CCR_CCR_Msk, 4 << I2C_CCR_CCR_Pos); // Fm mode. DUTY 1.
1954:Core/Src/stm32f103xx_CMSIS.c **** 
1955:Core/Src/stm32f103xx_CMSIS.c **** 	//.. 26.6.9 I2C TRISE register (I2C_TRISE)(. 782)
1956:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 37 << I2C_TRISE_TRISE_Pos); // Sm mode
 3760              		.loc 2 1956 2
 3761 0170 094B     		ldr	r3, .L177+8
 3762 0172 1B6A     		ldr	r3, [r3, #32]
 3763 0174 23F03F03 		bic	r3, r3, #63
 3764 0178 074A     		ldr	r2, .L177+8
 3765 017a 43F02503 		orr	r3, r3, #37
 3766 017e 1362     		str	r3, [r2, #32]
1957:Core/Src/stm32f103xx_CMSIS.c **** 	//MODIFY_REG(I2C1->TRISE, I2C_TRISE_TRISE_Msk, 12 << I2C_TRISE_TRISE_Pos); // Fm mode
1958:Core/Src/stm32f103xx_CMSIS.c **** 
1959:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C1->CR1, I2C_CR1_PE); //I2C1 enable
 3767              		.loc 2 1959 2
 3768 0180 054B     		ldr	r3, .L177+8
 3769 0182 1B68     		ldr	r3, [r3]
 3770 0184 044A     		ldr	r2, .L177+8
 3771 0186 43F00103 		orr	r3, r3, #1
 3772 018a 1360     		str	r3, [r2]
1960:Core/Src/stm32f103xx_CMSIS.c **** }
 3773              		.loc 2 1960 1
 3774 018c 00BF     		nop
 3775 018e 80BD     		pop	{r7, pc}
 3776              	.L178:
 3777              		.align	2
 3778              	.L177:
 3779 0190 00100240 		.word	1073876992
 3780 0194 000C0140 		.word	1073810432
 3781 0198 00540040 		.word	1073763328
 3782              		.cfi_endproc
 3783              	.LFE103:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 128


 3785              		.section	.text.CMSIS_I2C_Adress_Device_Scan,"ax",%progbits
 3786              		.align	1
 3787              		.global	CMSIS_I2C_Adress_Device_Scan
 3788              		.syntax unified
 3789              		.thumb
 3790              		.thumb_func
 3792              	CMSIS_I2C_Adress_Device_Scan:
 3793              	.LFB104:
1961:Core/Src/stm32f103xx_CMSIS.c **** 
1962:Core/Src/stm32f103xx_CMSIS.c **** 
1963:Core/Src/stm32f103xx_CMSIS.c **** /**
1964:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1965:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      7-
1966:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
1967:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
1968:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    true -    
1969:Core/Src/stm32f103xx_CMSIS.c ****  *           false -       
1970:Core/Src/stm32f103xx_CMSIS.c ****  *************************************************************************************
1971:Core/Src/stm32f103xx_CMSIS.c ****  */
1972:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Adress_Device_Scan(I2C_TypeDef* I2C, uint8_t Adress_Device, uint32_t Timeout_ms) {
 3794              		.loc 2 1972 97
 3795              		.cfi_startproc
 3796              		@ args = 0, pretend = 0, frame = 16
 3797              		@ frame_needed = 1, uses_anonymous_args = 0
 3798 0000 80B5     		push	{r7, lr}
 3799              		.cfi_def_cfa_offset 8
 3800              		.cfi_offset 7, -8
 3801              		.cfi_offset 14, -4
 3802 0002 84B0     		sub	sp, sp, #16
 3803              		.cfi_def_cfa_offset 24
 3804 0004 00AF     		add	r7, sp, #0
 3805              		.cfi_def_cfa_register 7
 3806 0006 F860     		str	r0, [r7, #12]
 3807 0008 0B46     		mov	r3, r1
 3808 000a 7A60     		str	r2, [r7, #4]
 3809 000c FB72     		strb	r3, [r7, #11]
1973:Core/Src/stm32f103xx_CMSIS.c **** 
1974:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
1975:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 3810              		.loc 2 1975 6
 3811 000e FB68     		ldr	r3, [r7, #12]
 3812 0010 9B69     		ldr	r3, [r3, #24]
 3813 0012 03F00203 		and	r3, r3, #2
 3814              		.loc 2 1975 5
 3815 0016 002B     		cmp	r3, #0
 3816 0018 2DD0     		beq	.L180
1976:Core/Src/stm32f103xx_CMSIS.c **** 		//  
1977:Core/Src/stm32f103xx_CMSIS.c **** 
1978:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 3817              		.loc 2 1978 8
 3818 001a 454B     		ldr	r3, .L191
 3819 001c 9B68     		ldr	r3, [r3, #8]
 3820 001e 03F04003 		and	r3, r3, #64
 3821              		.loc 2 1978 6
 3822 0022 002B     		cmp	r3, #0
 3823 0024 09D0     		beq	.L181
 3824              		.loc 2 1978 49 discriminator 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 129


 3825 0026 424B     		ldr	r3, .L191
 3826 0028 9B68     		ldr	r3, [r3, #8]
 3827 002a 03F08003 		and	r3, r3, #128
 3828              		.loc 2 1978 45 discriminator 1
 3829 002e 002B     		cmp	r3, #0
 3830 0030 03D0     		beq	.L181
1979:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
1980:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 3831              		.loc 2 1980 4
 3832 0032 FFF7FEFF 		bl	CMSIS_I2C_Reset
1981:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 3833              		.loc 2 1981 4
 3834 0036 FFF7FEFF 		bl	CMSIS_I2C1_Init
 3835              	.L181:
1982:Core/Src/stm32f103xx_CMSIS.c **** 		}
1983:Core/Src/stm32f103xx_CMSIS.c **** 
1984:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 3836              		.loc 2 1984 7
 3837 003a FB68     		ldr	r3, [r7, #12]
 3838 003c 9B69     		ldr	r3, [r3, #24]
 3839 003e 03F00103 		and	r3, r3, #1
 3840              		.loc 2 1984 6
 3841 0042 002B     		cmp	r3, #0
 3842 0044 05D0     		beq	.L182
1985:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
1986:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3843              		.loc 2 1986 4
 3844 0046 FB68     		ldr	r3, [r7, #12]
 3845 0048 1B68     		ldr	r3, [r3]
 3846 004a 43F40072 		orr	r2, r3, #512
 3847 004e FB68     		ldr	r3, [r7, #12]
 3848 0050 1A60     		str	r2, [r3]
 3849              	.L182:
1987:Core/Src/stm32f103xx_CMSIS.c **** 		}
1988:Core/Src/stm32f103xx_CMSIS.c **** 
1989:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 3850              		.loc 2 1989 10
 3851 0052 FB68     		ldr	r3, [r7, #12]
 3852 0054 1B68     		ldr	r3, [r3]
 3853              		.loc 2 1989 6
 3854 0056 012B     		cmp	r3, #1
 3855 0058 0BD0     		beq	.L183
1990:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
1991:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 3856              		.loc 2 1991 4
 3857 005a FB68     		ldr	r3, [r7, #12]
 3858 005c 1B68     		ldr	r3, [r3]
 3859 005e 23F00102 		bic	r2, r3, #1
 3860 0062 FB68     		ldr	r3, [r7, #12]
 3861 0064 1A60     		str	r2, [r3]
1992:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 3862              		.loc 2 1992 4
 3863 0066 FB68     		ldr	r3, [r7, #12]
 3864 0068 1B68     		ldr	r3, [r3]
 3865 006a 43F00102 		orr	r2, r3, #1
 3866 006e FB68     		ldr	r3, [r7, #12]
 3867 0070 1A60     		str	r2, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 130


 3868              	.L183:
1993:Core/Src/stm32f103xx_CMSIS.c **** 		}
1994:Core/Src/stm32f103xx_CMSIS.c **** 
1995:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 3869              		.loc 2 1995 10
 3870 0072 0023     		movs	r3, #0
 3871 0074 57E0     		b	.L184
 3872              	.L180:
1996:Core/Src/stm32f103xx_CMSIS.c **** 	}
1997:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
1998:Core/Src/stm32f103xx_CMSIS.c **** 
1999:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 3873              		.loc 2 1999 2
 3874 0076 FB68     		ldr	r3, [r7, #12]
 3875 0078 1B68     		ldr	r3, [r3]
 3876 007a 23F40062 		bic	r2, r3, #2048
 3877 007e FB68     		ldr	r3, [r7, #12]
 3878 0080 1A60     		str	r2, [r3]
2000:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //  START
 3879              		.loc 2 2000 2
 3880 0082 FB68     		ldr	r3, [r7, #12]
 3881 0084 1B68     		ldr	r3, [r3]
 3882 0086 43F48072 		orr	r2, r3, #256
 3883 008a FB68     		ldr	r3, [r7, #12]
 3884 008c 1A60     		str	r2, [r3]
2001:Core/Src/stm32f103xx_CMSIS.c **** 
2002:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3885              		.loc 2 2002 21
 3886 008e 294A     		ldr	r2, .L191+4
 3887 0090 7B68     		ldr	r3, [r7, #4]
 3888 0092 1360     		str	r3, [r2]
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3889              		.loc 2 2003 8
 3890 0094 05E0     		b	.L185
 3891              	.L186:
2004:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2005:Core/Src/stm32f103xx_CMSIS.c **** 
2006:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3892              		.loc 2 2006 7
 3893 0096 274B     		ldr	r3, .L191+4
 3894 0098 1B68     		ldr	r3, [r3]
 3895              		.loc 2 2006 6
 3896 009a 002B     		cmp	r3, #0
 3897 009c 01D1     		bne	.L185
2007:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3898              		.loc 2 2007 11
 3899 009e 0023     		movs	r3, #0
 3900 00a0 41E0     		b	.L184
 3901              	.L185:
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3902              		.loc 2 2003 9
 3903 00a2 FB68     		ldr	r3, [r7, #12]
 3904 00a4 5B69     		ldr	r3, [r3, #20]
 3905 00a6 03F00103 		and	r3, r3, #1
2003:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 3906              		.loc 2 2003 8
 3907 00aa 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 131


 3908 00ac F3D0     		beq	.L186
2008:Core/Src/stm32f103xx_CMSIS.c **** 		}
2009:Core/Src/stm32f103xx_CMSIS.c **** 
2010:Core/Src/stm32f103xx_CMSIS.c **** 	}
2011:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2012:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2013:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 3909              		.loc 2 2013 5
 3910 00ae FB68     		ldr	r3, [r7, #12]
 3911 00b0 5B69     		ldr	r3, [r3, #20]
2014:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 3912              		.loc 2 2014 27
 3913 00b2 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 3914 00b4 5B00     		lsls	r3, r3, #1
 3915 00b6 1A46     		mov	r2, r3
 3916              		.loc 2 2014 10
 3917 00b8 FB68     		ldr	r3, [r7, #12]
 3918 00ba 1A61     		str	r2, [r3, #16]
2015:Core/Src/stm32f103xx_CMSIS.c **** 
2016:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 3919              		.loc 2 2016 21
 3920 00bc 1D4A     		ldr	r2, .L191+4
 3921 00be 7B68     		ldr	r3, [r7, #4]
 3922 00c0 1360     		str	r3, [r2]
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3923              		.loc 2 2017 8
 3924 00c2 05E0     		b	.L187
 3925              	.L189:
2018:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2019:Core/Src/stm32f103xx_CMSIS.c **** 
2020:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 3926              		.loc 2 2020 7
 3927 00c4 1B4B     		ldr	r3, .L191+4
 3928 00c6 1B68     		ldr	r3, [r3]
 3929              		.loc 2 2020 6
 3930 00c8 002B     		cmp	r3, #0
 3931 00ca 01D1     		bne	.L187
2021:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 3932              		.loc 2 2021 11
 3933 00cc 0023     		movs	r3, #0
 3934 00ce 2AE0     		b	.L184
 3935              	.L187:
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3936              		.loc 2 2017 10
 3937 00d0 FB68     		ldr	r3, [r7, #12]
 3938 00d2 5B69     		ldr	r3, [r3, #20]
 3939 00d4 03F48063 		and	r3, r3, #1024
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3940              		.loc 2 2017 8
 3941 00d8 002B     		cmp	r3, #0
 3942 00da 05D1     		bne	.L188
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 3943              		.loc 2 2017 51 discriminator 1
 3944 00dc FB68     		ldr	r3, [r7, #12]
 3945 00de 5B69     		ldr	r3, [r3, #20]
 3946 00e0 03F00203 		and	r3, r3, #2
2017:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 132


 3947              		.loc 2 2017 47 discriminator 1
 3948 00e4 002B     		cmp	r3, #0
 3949 00e6 EDD0     		beq	.L189
 3950              	.L188:
2022:Core/Src/stm32f103xx_CMSIS.c **** 		}
2023:Core/Src/stm32f103xx_CMSIS.c **** 
2024:Core/Src/stm32f103xx_CMSIS.c **** 	}
2025:Core/Src/stm32f103xx_CMSIS.c **** 
2026:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 3951              		.loc 2 2026 6
 3952 00e8 FB68     		ldr	r3, [r7, #12]
 3953 00ea 5B69     		ldr	r3, [r3, #20]
 3954 00ec 03F00203 		and	r3, r3, #2
 3955              		.loc 2 2026 5
 3956 00f0 002B     		cmp	r3, #0
 3957 00f2 0BD0     		beq	.L190
2027:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2028:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3958              		.loc 2 2028 3
 3959 00f4 FB68     		ldr	r3, [r7, #12]
 3960 00f6 1B68     		ldr	r3, [r3]
 3961 00f8 43F40072 		orr	r2, r3, #512
 3962 00fc FB68     		ldr	r3, [r7, #12]
 3963 00fe 1A60     		str	r2, [r3]
2029:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2030:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 3964              		.loc 2 2030 6
 3965 0100 FB68     		ldr	r3, [r7, #12]
 3966 0102 5B69     		ldr	r3, [r3, #20]
2031:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 3967              		.loc 2 2031 6
 3968 0104 FB68     		ldr	r3, [r7, #12]
 3969 0106 9B69     		ldr	r3, [r3, #24]
2032:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 3970              		.loc 2 2032 10
 3971 0108 0123     		movs	r3, #1
 3972 010a 0CE0     		b	.L184
 3973              	.L190:
2033:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2034:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2035:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 3974              		.loc 2 2035 3
 3975 010c FB68     		ldr	r3, [r7, #12]
 3976 010e 1B68     		ldr	r3, [r3]
 3977 0110 43F40072 		orr	r2, r3, #512
 3978 0114 FB68     		ldr	r3, [r7, #12]
 3979 0116 1A60     		str	r2, [r3]
2036:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 3980              		.loc 2 2036 3
 3981 0118 FB68     		ldr	r3, [r7, #12]
 3982 011a 5B69     		ldr	r3, [r3, #20]
 3983 011c 23F48062 		bic	r2, r3, #1024
 3984 0120 FB68     		ldr	r3, [r7, #12]
 3985 0122 5A61     		str	r2, [r3, #20]
2037:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 3986              		.loc 2 2037 10
 3987 0124 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 133


 3988              	.L184:
2038:Core/Src/stm32f103xx_CMSIS.c **** 	}
2039:Core/Src/stm32f103xx_CMSIS.c **** }
 3989              		.loc 2 2039 1
 3990 0126 1846     		mov	r0, r3
 3991 0128 1037     		adds	r7, r7, #16
 3992              		.cfi_def_cfa_offset 8
 3993 012a BD46     		mov	sp, r7
 3994              		.cfi_def_cfa_register 13
 3995              		@ sp needed
 3996 012c 80BD     		pop	{r7, pc}
 3997              	.L192:
 3998 012e 00BF     		.align	2
 3999              	.L191:
 4000 0130 000C0140 		.word	1073810432
 4001 0134 00000000 		.word	Timeout_counter_ms
 4002              		.cfi_endproc
 4003              	.LFE104:
 4005              		.section	.text.CMSIS_I2C_Data_Transmit,"ax",%progbits
 4006              		.align	1
 4007              		.global	CMSIS_I2C_Data_Transmit
 4008              		.syntax unified
 4009              		.thumb
 4010              		.thumb_func
 4012              	CMSIS_I2C_Data_Transmit:
 4013              	.LFB105:
2040:Core/Src/stm32f103xx_CMSIS.c **** 
2041:Core/Src/stm32f103xx_CMSIS.c **** 
2042:Core/Src/stm32f103xx_CMSIS.c **** 
2043:Core/Src/stm32f103xx_CMSIS.c **** /**
2044:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2045:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2046:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2047:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2048:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2049:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2050:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - 
2051:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2052:Core/Src/stm32f103xx_CMSIS.c ****  */
2053:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Transmit(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_
 4014              		.loc 2 2053 127
 4015              		.cfi_startproc
 4016              		@ args = 4, pretend = 0, frame = 24
 4017              		@ frame_needed = 1, uses_anonymous_args = 0
 4018 0000 80B5     		push	{r7, lr}
 4019              		.cfi_def_cfa_offset 8
 4020              		.cfi_offset 7, -8
 4021              		.cfi_offset 14, -4
 4022 0002 86B0     		sub	sp, sp, #24
 4023              		.cfi_def_cfa_offset 32
 4024 0004 00AF     		add	r7, sp, #0
 4025              		.cfi_def_cfa_register 7
 4026 0006 F860     		str	r0, [r7, #12]
 4027 0008 7A60     		str	r2, [r7, #4]
 4028 000a 1A46     		mov	r2, r3
 4029 000c 0B46     		mov	r3, r1
 4030 000e FB72     		strb	r3, [r7, #11]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 134


 4031 0010 1346     		mov	r3, r2	@ movhi
 4032 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2054:Core/Src/stm32f103xx_CMSIS.c **** 
2055:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2056:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4033              		.loc 2 2056 6
 4034 0014 FB68     		ldr	r3, [r7, #12]
 4035 0016 9B69     		ldr	r3, [r3, #24]
 4036 0018 03F00203 		and	r3, r3, #2
 4037              		.loc 2 2056 5
 4038 001c 002B     		cmp	r3, #0
 4039 001e 2DD0     		beq	.L194
2057:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2058:Core/Src/stm32f103xx_CMSIS.c **** 
2059:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4040              		.loc 2 2059 8
 4041 0020 5A4B     		ldr	r3, .L209
 4042 0022 9B68     		ldr	r3, [r3, #8]
 4043 0024 03F04003 		and	r3, r3, #64
 4044              		.loc 2 2059 6
 4045 0028 002B     		cmp	r3, #0
 4046 002a 09D0     		beq	.L195
 4047              		.loc 2 2059 49 discriminator 1
 4048 002c 574B     		ldr	r3, .L209
 4049 002e 9B68     		ldr	r3, [r3, #8]
 4050 0030 03F08003 		and	r3, r3, #128
 4051              		.loc 2 2059 45 discriminator 1
 4052 0034 002B     		cmp	r3, #0
 4053 0036 03D0     		beq	.L195
2060:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2061:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4054              		.loc 2 2061 4
 4055 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2062:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4056              		.loc 2 2062 4
 4057 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4058              	.L195:
2063:Core/Src/stm32f103xx_CMSIS.c **** 		}
2064:Core/Src/stm32f103xx_CMSIS.c **** 
2065:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4059              		.loc 2 2065 7
 4060 0040 FB68     		ldr	r3, [r7, #12]
 4061 0042 9B69     		ldr	r3, [r3, #24]
 4062 0044 03F00103 		and	r3, r3, #1
 4063              		.loc 2 2065 6
 4064 0048 002B     		cmp	r3, #0
 4065 004a 05D0     		beq	.L196
2066:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2067:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4066              		.loc 2 2067 4
 4067 004c FB68     		ldr	r3, [r7, #12]
 4068 004e 1B68     		ldr	r3, [r3]
 4069 0050 43F40072 		orr	r2, r3, #512
 4070 0054 FB68     		ldr	r3, [r7, #12]
 4071 0056 1A60     		str	r2, [r3]
 4072              	.L196:
2068:Core/Src/stm32f103xx_CMSIS.c **** 		}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 135


2069:Core/Src/stm32f103xx_CMSIS.c **** 
2070:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4073              		.loc 2 2070 10
 4074 0058 FB68     		ldr	r3, [r7, #12]
 4075 005a 1B68     		ldr	r3, [r3]
 4076              		.loc 2 2070 6
 4077 005c 012B     		cmp	r3, #1
 4078 005e 0BD0     		beq	.L197
2071:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2072:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4079              		.loc 2 2072 4
 4080 0060 FB68     		ldr	r3, [r7, #12]
 4081 0062 1B68     		ldr	r3, [r3]
 4082 0064 23F00102 		bic	r2, r3, #1
 4083 0068 FB68     		ldr	r3, [r7, #12]
 4084 006a 1A60     		str	r2, [r3]
2073:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4085              		.loc 2 2073 4
 4086 006c FB68     		ldr	r3, [r7, #12]
 4087 006e 1B68     		ldr	r3, [r3]
 4088 0070 43F00102 		orr	r2, r3, #1
 4089 0074 FB68     		ldr	r3, [r7, #12]
 4090 0076 1A60     		str	r2, [r3]
 4091              	.L197:
2074:Core/Src/stm32f103xx_CMSIS.c **** 		}
2075:Core/Src/stm32f103xx_CMSIS.c **** 
2076:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4092              		.loc 2 2076 10
 4093 0078 0023     		movs	r3, #0
 4094 007a 83E0     		b	.L198
 4095              	.L194:
2077:Core/Src/stm32f103xx_CMSIS.c **** 	}
2078:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2079:Core/Src/stm32f103xx_CMSIS.c **** 
2080:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4096              		.loc 2 2080 2
 4097 007c FB68     		ldr	r3, [r7, #12]
 4098 007e 1B68     		ldr	r3, [r3]
 4099 0080 23F40062 		bic	r2, r3, #2048
 4100 0084 FB68     		ldr	r3, [r7, #12]
 4101 0086 1A60     		str	r2, [r3]
2081:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4102              		.loc 2 2081 2
 4103 0088 FB68     		ldr	r3, [r7, #12]
 4104 008a 1B68     		ldr	r3, [r3]
 4105 008c 43F48072 		orr	r2, r3, #256
 4106 0090 FB68     		ldr	r3, [r7, #12]
 4107 0092 1A60     		str	r2, [r3]
2082:Core/Src/stm32f103xx_CMSIS.c **** 
2083:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4108              		.loc 2 2083 21
 4109 0094 3E4A     		ldr	r2, .L209+4
 4110 0096 3B6A     		ldr	r3, [r7, #32]
 4111 0098 1360     		str	r3, [r2]
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4112              		.loc 2 2084 8
 4113 009a 05E0     		b	.L199
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 136


 4114              	.L200:
2085:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2086:Core/Src/stm32f103xx_CMSIS.c **** 
2087:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4115              		.loc 2 2087 7
 4116 009c 3C4B     		ldr	r3, .L209+4
 4117 009e 1B68     		ldr	r3, [r3]
 4118              		.loc 2 2087 6
 4119 00a0 002B     		cmp	r3, #0
 4120 00a2 01D1     		bne	.L199
2088:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4121              		.loc 2 2088 11
 4122 00a4 0023     		movs	r3, #0
 4123 00a6 6DE0     		b	.L198
 4124              	.L199:
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4125              		.loc 2 2084 9
 4126 00a8 FB68     		ldr	r3, [r7, #12]
 4127 00aa 5B69     		ldr	r3, [r3, #20]
 4128 00ac 03F00103 		and	r3, r3, #1
2084:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4129              		.loc 2 2084 8
 4130 00b0 002B     		cmp	r3, #0
 4131 00b2 F3D0     		beq	.L200
2089:Core/Src/stm32f103xx_CMSIS.c **** 		}
2090:Core/Src/stm32f103xx_CMSIS.c **** 
2091:Core/Src/stm32f103xx_CMSIS.c **** 	}
2092:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2093:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2094:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4132              		.loc 2 2094 5
 4133 00b4 FB68     		ldr	r3, [r7, #12]
 4134 00b6 5B69     		ldr	r3, [r3, #20]
2095:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4135              		.loc 2 2095 27
 4136 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4137 00ba 5B00     		lsls	r3, r3, #1
 4138 00bc 1A46     		mov	r2, r3
 4139              		.loc 2 2095 10
 4140 00be FB68     		ldr	r3, [r7, #12]
 4141 00c0 1A61     		str	r2, [r3, #16]
2096:Core/Src/stm32f103xx_CMSIS.c **** 
2097:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4142              		.loc 2 2097 21
 4143 00c2 334A     		ldr	r2, .L209+4
 4144 00c4 3B6A     		ldr	r3, [r7, #32]
 4145 00c6 1360     		str	r3, [r2]
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4146              		.loc 2 2098 8
 4147 00c8 05E0     		b	.L201
 4148              	.L203:
2099:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2100:Core/Src/stm32f103xx_CMSIS.c **** 
2101:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4149              		.loc 2 2101 7
 4150 00ca 314B     		ldr	r3, .L209+4
 4151 00cc 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 137


 4152              		.loc 2 2101 6
 4153 00ce 002B     		cmp	r3, #0
 4154 00d0 01D1     		bne	.L201
2102:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4155              		.loc 2 2102 11
 4156 00d2 0023     		movs	r3, #0
 4157 00d4 56E0     		b	.L198
 4158              	.L201:
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4159              		.loc 2 2098 10
 4160 00d6 FB68     		ldr	r3, [r7, #12]
 4161 00d8 5B69     		ldr	r3, [r3, #20]
 4162 00da 03F48063 		and	r3, r3, #1024
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4163              		.loc 2 2098 8
 4164 00de 002B     		cmp	r3, #0
 4165 00e0 05D1     		bne	.L202
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4166              		.loc 2 2098 51 discriminator 1
 4167 00e2 FB68     		ldr	r3, [r7, #12]
 4168 00e4 5B69     		ldr	r3, [r3, #20]
 4169 00e6 03F00203 		and	r3, r3, #2
2098:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4170              		.loc 2 2098 47 discriminator 1
 4171 00ea 002B     		cmp	r3, #0
 4172 00ec EDD0     		beq	.L203
 4173              	.L202:
2103:Core/Src/stm32f103xx_CMSIS.c **** 		}
2104:Core/Src/stm32f103xx_CMSIS.c **** 
2105:Core/Src/stm32f103xx_CMSIS.c **** 	}
2106:Core/Src/stm32f103xx_CMSIS.c **** 
2107:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4174              		.loc 2 2107 6
 4175 00ee FB68     		ldr	r3, [r7, #12]
 4176 00f0 5B69     		ldr	r3, [r3, #20]
 4177 00f2 03F00203 		and	r3, r3, #2
 4178              		.loc 2 2107 5
 4179 00f6 002B     		cmp	r3, #0
 4180 00f8 37D0     		beq	.L204
2108:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2109:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2110:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4181              		.loc 2 2110 6
 4182 00fa FB68     		ldr	r3, [r7, #12]
 4183 00fc 5B69     		ldr	r3, [r3, #20]
2111:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4184              		.loc 2 2111 6
 4185 00fe FB68     		ldr	r3, [r7, #12]
 4186 0100 9B69     		ldr	r3, [r3, #24]
 4187              	.LBB3:
2112:Core/Src/stm32f103xx_CMSIS.c **** 
2113:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2114:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4188              		.loc 2 2114 17
 4189 0102 0023     		movs	r3, #0
 4190 0104 FB82     		strh	r3, [r7, #22]	@ movhi
 4191              		.loc 2 2114 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 138


 4192 0106 24E0     		b	.L205
 4193              	.L208:
2115:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4194              		.loc 2 2115 21
 4195 0108 FB8A     		ldrh	r3, [r7, #22]
 4196 010a 7A68     		ldr	r2, [r7, #4]
 4197 010c 1344     		add	r3, r3, r2
 4198              		.loc 2 2115 14
 4199 010e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4200 0110 1A46     		mov	r2, r3
 4201              		.loc 2 2115 12
 4202 0112 FB68     		ldr	r3, [r7, #12]
 4203 0114 1A61     		str	r2, [r3, #16]
2116:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4204              		.loc 2 2116 10
 4205 0116 13E0     		b	.L206
 4206              	.L207:
2117:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2118:Core/Src/stm32f103xx_CMSIS.c **** 
2119:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4207              		.loc 2 2119 10
 4208 0118 FB68     		ldr	r3, [r7, #12]
 4209 011a 5B69     		ldr	r3, [r3, #20]
 4210 011c 03F48063 		and	r3, r3, #1024
 4211              		.loc 2 2119 8
 4212 0120 012B     		cmp	r3, #1
 4213 0122 0DD1     		bne	.L206
2120:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2121:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4214              		.loc 2 2121 6
 4215 0124 FB68     		ldr	r3, [r7, #12]
 4216 0126 1B68     		ldr	r3, [r3]
 4217 0128 43F40072 		orr	r2, r3, #512
 4218 012c FB68     		ldr	r3, [r7, #12]
 4219 012e 1A60     		str	r2, [r3]
2122:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4220              		.loc 2 2122 6
 4221 0130 FB68     		ldr	r3, [r7, #12]
 4222 0132 5B69     		ldr	r3, [r3, #20]
 4223 0134 23F48062 		bic	r2, r3, #1024
 4224 0138 FB68     		ldr	r3, [r7, #12]
 4225 013a 5A61     		str	r2, [r3, #20]
2123:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4226              		.loc 2 2123 13
 4227 013c 0023     		movs	r3, #0
 4228 013e 21E0     		b	.L198
 4229              	.L206:
2116:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4230              		.loc 2 2116 11
 4231 0140 FB68     		ldr	r3, [r7, #12]
 4232 0142 5B69     		ldr	r3, [r3, #20]
 4233 0144 03F08003 		and	r3, r3, #128
2116:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4234              		.loc 2 2116 10
 4235 0148 002B     		cmp	r3, #0
 4236 014a E5D0     		beq	.L207
2114:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 139


 4237              		.loc 2 2114 40 discriminator 2
 4238 014c FB8A     		ldrh	r3, [r7, #22]
 4239 014e 0133     		adds	r3, r3, #1
 4240 0150 FB82     		strh	r3, [r7, #22]	@ movhi
 4241              	.L205:
2114:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4242              		.loc 2 2114 3 discriminator 1
 4243 0152 FA8A     		ldrh	r2, [r7, #22]
 4244 0154 3B89     		ldrh	r3, [r7, #8]
 4245 0156 9A42     		cmp	r2, r3
 4246 0158 D6D3     		bcc	.L208
 4247              	.LBE3:
2124:Core/Src/stm32f103xx_CMSIS.c **** 				}
2125:Core/Src/stm32f103xx_CMSIS.c **** 			}
2126:Core/Src/stm32f103xx_CMSIS.c **** 		}
2127:Core/Src/stm32f103xx_CMSIS.c **** 
2128:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4248              		.loc 2 2128 3
 4249 015a FB68     		ldr	r3, [r7, #12]
 4250 015c 1B68     		ldr	r3, [r3]
 4251 015e 43F40072 		orr	r2, r3, #512
 4252 0162 FB68     		ldr	r3, [r7, #12]
 4253 0164 1A60     		str	r2, [r3]
2129:Core/Src/stm32f103xx_CMSIS.c **** 
2130:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4254              		.loc 2 2130 10
 4255 0166 0123     		movs	r3, #1
 4256 0168 0CE0     		b	.L198
 4257              	.L204:
2131:Core/Src/stm32f103xx_CMSIS.c **** 
2132:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2133:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2134:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4258              		.loc 2 2134 3
 4259 016a FB68     		ldr	r3, [r7, #12]
 4260 016c 1B68     		ldr	r3, [r3]
 4261 016e 43F40072 		orr	r2, r3, #512
 4262 0172 FB68     		ldr	r3, [r7, #12]
 4263 0174 1A60     		str	r2, [r3]
2135:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4264              		.loc 2 2135 3
 4265 0176 FB68     		ldr	r3, [r7, #12]
 4266 0178 5B69     		ldr	r3, [r3, #20]
 4267 017a 23F48062 		bic	r2, r3, #1024
 4268 017e FB68     		ldr	r3, [r7, #12]
 4269 0180 5A61     		str	r2, [r3, #20]
2136:Core/Src/stm32f103xx_CMSIS.c **** 
2137:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4270              		.loc 2 2137 10
 4271 0182 0023     		movs	r3, #0
 4272              	.L198:
2138:Core/Src/stm32f103xx_CMSIS.c **** 	}
2139:Core/Src/stm32f103xx_CMSIS.c **** }
 4273              		.loc 2 2139 1
 4274 0184 1846     		mov	r0, r3
 4275 0186 1837     		adds	r7, r7, #24
 4276              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 140


 4277 0188 BD46     		mov	sp, r7
 4278              		.cfi_def_cfa_register 13
 4279              		@ sp needed
 4280 018a 80BD     		pop	{r7, pc}
 4281              	.L210:
 4282              		.align	2
 4283              	.L209:
 4284 018c 000C0140 		.word	1073810432
 4285 0190 00000000 		.word	Timeout_counter_ms
 4286              		.cfi_endproc
 4287              	.LFE105:
 4289              		.section	.text.CMSIS_I2C_Data_Receive,"ax",%progbits
 4290              		.align	1
 4291              		.global	CMSIS_I2C_Data_Receive
 4292              		.syntax unified
 4293              		.thumb
 4294              		.thumb_func
 4296              	CMSIS_I2C_Data_Receive:
 4297              	.LFB106:
2140:Core/Src/stm32f103xx_CMSIS.c **** 
2141:Core/Src/stm32f103xx_CMSIS.c **** 
2142:Core/Src/stm32f103xx_CMSIS.c **** /**
2143:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2144:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif     I2C
2145:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2146:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2147:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data -     
2148:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2149:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval     . True - . Fa
2150:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2151:Core/Src/stm32f103xx_CMSIS.c ****  */
2152:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_Data_Receive(I2C_TypeDef* I2C, uint8_t Adress_Device, uint8_t* data, uint16_t Size_d
 4298              		.loc 2 2152 126
 4299              		.cfi_startproc
 4300              		@ args = 4, pretend = 0, frame = 24
 4301              		@ frame_needed = 1, uses_anonymous_args = 0
 4302 0000 80B5     		push	{r7, lr}
 4303              		.cfi_def_cfa_offset 8
 4304              		.cfi_offset 7, -8
 4305              		.cfi_offset 14, -4
 4306 0002 86B0     		sub	sp, sp, #24
 4307              		.cfi_def_cfa_offset 32
 4308 0004 00AF     		add	r7, sp, #0
 4309              		.cfi_def_cfa_register 7
 4310 0006 F860     		str	r0, [r7, #12]
 4311 0008 7A60     		str	r2, [r7, #4]
 4312 000a 1A46     		mov	r2, r3
 4313 000c 0B46     		mov	r3, r1
 4314 000e FB72     		strb	r3, [r7, #11]
 4315 0010 1346     		mov	r3, r2	@ movhi
 4316 0012 3B81     		strh	r3, [r7, #8]	@ movhi
2153:Core/Src/stm32f103xx_CMSIS.c **** 
2154:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2155:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4317              		.loc 2 2155 6
 4318 0014 FB68     		ldr	r3, [r7, #12]
 4319 0016 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 141


 4320 0018 03F00203 		and	r3, r3, #2
 4321              		.loc 2 2155 5
 4322 001c 002B     		cmp	r3, #0
 4323 001e 2DD0     		beq	.L212
2156:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2157:Core/Src/stm32f103xx_CMSIS.c **** 
2158:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4324              		.loc 2 2158 8
 4325 0020 6A4B     		ldr	r3, .L231
 4326 0022 9B68     		ldr	r3, [r3, #8]
 4327 0024 03F04003 		and	r3, r3, #64
 4328              		.loc 2 2158 6
 4329 0028 002B     		cmp	r3, #0
 4330 002a 09D0     		beq	.L213
 4331              		.loc 2 2158 49 discriminator 1
 4332 002c 674B     		ldr	r3, .L231
 4333 002e 9B68     		ldr	r3, [r3, #8]
 4334 0030 03F08003 		and	r3, r3, #128
 4335              		.loc 2 2158 45 discriminator 1
 4336 0034 002B     		cmp	r3, #0
 4337 0036 03D0     		beq	.L213
2159:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2160:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4338              		.loc 2 2160 4
 4339 0038 FFF7FEFF 		bl	CMSIS_I2C_Reset
2161:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4340              		.loc 2 2161 4
 4341 003c FFF7FEFF 		bl	CMSIS_I2C1_Init
 4342              	.L213:
2162:Core/Src/stm32f103xx_CMSIS.c **** 		}
2163:Core/Src/stm32f103xx_CMSIS.c **** 
2164:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4343              		.loc 2 2164 7
 4344 0040 FB68     		ldr	r3, [r7, #12]
 4345 0042 9B69     		ldr	r3, [r3, #24]
 4346 0044 03F00103 		and	r3, r3, #1
 4347              		.loc 2 2164 6
 4348 0048 002B     		cmp	r3, #0
 4349 004a 05D0     		beq	.L214
2165:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2166:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4350              		.loc 2 2166 4
 4351 004c FB68     		ldr	r3, [r7, #12]
 4352 004e 1B68     		ldr	r3, [r3]
 4353 0050 43F40072 		orr	r2, r3, #512
 4354 0054 FB68     		ldr	r3, [r7, #12]
 4355 0056 1A60     		str	r2, [r3]
 4356              	.L214:
2167:Core/Src/stm32f103xx_CMSIS.c **** 		}
2168:Core/Src/stm32f103xx_CMSIS.c **** 
2169:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4357              		.loc 2 2169 10
 4358 0058 FB68     		ldr	r3, [r7, #12]
 4359 005a 1B68     		ldr	r3, [r3]
 4360              		.loc 2 2169 6
 4361 005c 012B     		cmp	r3, #1
 4362 005e 0BD0     		beq	.L215
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 142


2170:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2171:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4363              		.loc 2 2171 4
 4364 0060 FB68     		ldr	r3, [r7, #12]
 4365 0062 1B68     		ldr	r3, [r3]
 4366 0064 23F00102 		bic	r2, r3, #1
 4367 0068 FB68     		ldr	r3, [r7, #12]
 4368 006a 1A60     		str	r2, [r3]
2172:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4369              		.loc 2 2172 4
 4370 006c FB68     		ldr	r3, [r7, #12]
 4371 006e 1B68     		ldr	r3, [r3]
 4372 0070 43F00102 		orr	r2, r3, #1
 4373 0074 FB68     		ldr	r3, [r7, #12]
 4374 0076 1A60     		str	r2, [r3]
 4375              	.L215:
2173:Core/Src/stm32f103xx_CMSIS.c **** 		}
2174:Core/Src/stm32f103xx_CMSIS.c **** 
2175:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4376              		.loc 2 2175 10
 4377 0078 0023     		movs	r3, #0
 4378 007a A3E0     		b	.L216
 4379              	.L212:
2176:Core/Src/stm32f103xx_CMSIS.c **** 	}
2177:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2178:Core/Src/stm32f103xx_CMSIS.c **** 
2179:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4380              		.loc 2 2179 2
 4381 007c FB68     		ldr	r3, [r7, #12]
 4382 007e 1B68     		ldr	r3, [r3]
 4383 0080 23F40062 		bic	r2, r3, #2048
 4384 0084 FB68     		ldr	r3, [r7, #12]
 4385 0086 1A60     		str	r2, [r3]
2180:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4386              		.loc 2 2180 2
 4387 0088 FB68     		ldr	r3, [r7, #12]
 4388 008a 1B68     		ldr	r3, [r3]
 4389 008c 43F48072 		orr	r2, r3, #256
 4390 0090 FB68     		ldr	r3, [r7, #12]
 4391 0092 1A60     		str	r2, [r3]
2181:Core/Src/stm32f103xx_CMSIS.c **** 
2182:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4392              		.loc 2 2182 21
 4393 0094 4E4A     		ldr	r2, .L231+4
 4394 0096 3B6A     		ldr	r3, [r7, #32]
 4395 0098 1360     		str	r3, [r2]
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4396              		.loc 2 2183 8
 4397 009a 05E0     		b	.L217
 4398              	.L218:
2184:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2185:Core/Src/stm32f103xx_CMSIS.c **** 
2186:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4399              		.loc 2 2186 7
 4400 009c 4C4B     		ldr	r3, .L231+4
 4401 009e 1B68     		ldr	r3, [r3]
 4402              		.loc 2 2186 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 143


 4403 00a0 002B     		cmp	r3, #0
 4404 00a2 01D1     		bne	.L217
2187:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4405              		.loc 2 2187 11
 4406 00a4 0023     		movs	r3, #0
 4407 00a6 8DE0     		b	.L216
 4408              	.L217:
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4409              		.loc 2 2183 9
 4410 00a8 FB68     		ldr	r3, [r7, #12]
 4411 00aa 5B69     		ldr	r3, [r3, #20]
 4412 00ac 03F00103 		and	r3, r3, #1
2183:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4413              		.loc 2 2183 8
 4414 00b0 002B     		cmp	r3, #0
 4415 00b2 F3D0     		beq	.L218
2188:Core/Src/stm32f103xx_CMSIS.c **** 		}
2189:Core/Src/stm32f103xx_CMSIS.c **** 
2190:Core/Src/stm32f103xx_CMSIS.c **** 	}
2191:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2192:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2193:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4416              		.loc 2 2193 5
 4417 00b4 FB68     		ldr	r3, [r7, #12]
 4418 00b6 5B69     		ldr	r3, [r3, #20]
2194:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1 | 1); // +  Read
 4419              		.loc 2 2194 27
 4420 00b8 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 4421 00ba 5B00     		lsls	r3, r3, #1
 4422              		.loc 2 2194 32
 4423 00bc 43F00103 		orr	r3, r3, #1
 4424 00c0 1A46     		mov	r2, r3
 4425              		.loc 2 2194 10
 4426 00c2 FB68     		ldr	r3, [r7, #12]
 4427 00c4 1A61     		str	r2, [r3, #16]
2195:Core/Src/stm32f103xx_CMSIS.c **** 
2196:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4428              		.loc 2 2196 21
 4429 00c6 424A     		ldr	r2, .L231+4
 4430 00c8 3B6A     		ldr	r3, [r7, #32]
 4431 00ca 1360     		str	r3, [r2]
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4432              		.loc 2 2197 8
 4433 00cc 05E0     		b	.L219
 4434              	.L221:
2198:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2199:Core/Src/stm32f103xx_CMSIS.c **** 
2200:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4435              		.loc 2 2200 7
 4436 00ce 404B     		ldr	r3, .L231+4
 4437 00d0 1B68     		ldr	r3, [r3]
 4438              		.loc 2 2200 6
 4439 00d2 002B     		cmp	r3, #0
 4440 00d4 01D1     		bne	.L219
2201:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4441              		.loc 2 2201 11
 4442 00d6 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 144


 4443 00d8 74E0     		b	.L216
 4444              	.L219:
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4445              		.loc 2 2197 10
 4446 00da FB68     		ldr	r3, [r7, #12]
 4447 00dc 5B69     		ldr	r3, [r3, #20]
 4448 00de 03F48063 		and	r3, r3, #1024
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4449              		.loc 2 2197 8
 4450 00e2 002B     		cmp	r3, #0
 4451 00e4 05D1     		bne	.L220
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4452              		.loc 2 2197 51 discriminator 1
 4453 00e6 FB68     		ldr	r3, [r7, #12]
 4454 00e8 5B69     		ldr	r3, [r3, #20]
 4455 00ea 03F00203 		and	r3, r3, #2
2197:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4456              		.loc 2 2197 47 discriminator 1
 4457 00ee 002B     		cmp	r3, #0
 4458 00f0 EDD0     		beq	.L221
 4459              	.L220:
2202:Core/Src/stm32f103xx_CMSIS.c **** 		}
2203:Core/Src/stm32f103xx_CMSIS.c **** 
2204:Core/Src/stm32f103xx_CMSIS.c **** 	}
2205:Core/Src/stm32f103xx_CMSIS.c **** 
2206:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4460              		.loc 2 2206 6
 4461 00f2 FB68     		ldr	r3, [r7, #12]
 4462 00f4 5B69     		ldr	r3, [r3, #20]
 4463 00f6 03F00203 		and	r3, r3, #2
 4464              		.loc 2 2206 5
 4465 00fa 002B     		cmp	r3, #0
 4466 00fc 55D0     		beq	.L222
2207:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2208:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2209:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4467              		.loc 2 2209 6
 4468 00fe FB68     		ldr	r3, [r7, #12]
 4469 0100 5B69     		ldr	r3, [r3, #20]
2210:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4470              		.loc 2 2210 6
 4471 0102 FB68     		ldr	r3, [r7, #12]
 4472 0104 9B69     		ldr	r3, [r3, #24]
 4473              	.LBB4:
2211:Core/Src/stm32f103xx_CMSIS.c **** 
2212:Core/Src/stm32f103xx_CMSIS.c **** 		/* */
2213:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4474              		.loc 2 2213 17
 4475 0106 0023     		movs	r3, #0
 4476 0108 FB82     		strh	r3, [r7, #22]	@ movhi
 4477              		.loc 2 2213 3
 4478 010a 48E0     		b	.L223
 4479              	.L230:
2214:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4480              		.loc 2 2214 10
 4481 010c FA8A     		ldrh	r2, [r7, #22]
 4482              		.loc 2 2214 22
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 145


 4483 010e 3B89     		ldrh	r3, [r7, #8]
 4484 0110 013B     		subs	r3, r3, #1
 4485              		.loc 2 2214 7
 4486 0112 9A42     		cmp	r2, r3
 4487 0114 1DDA     		bge	.L224
2215:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 4488              		.loc 2 2215 5
 4489 0116 FB68     		ldr	r3, [r7, #12]
 4490 0118 1B68     		ldr	r3, [r3]
 4491 011a 43F48062 		orr	r2, r3, #1024
 4492 011e FB68     		ldr	r3, [r7, #12]
 4493 0120 1A60     		str	r2, [r3]
2216:Core/Src/stm32f103xx_CMSIS.c **** 
2217:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4494              		.loc 2 2217 24
 4495 0122 2B4A     		ldr	r2, .L231+4
 4496 0124 3B6A     		ldr	r3, [r7, #32]
 4497 0126 1360     		str	r3, [r2]
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4498              		.loc 2 2218 11
 4499 0128 05E0     		b	.L225
 4500              	.L226:
2219:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2220:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4501              		.loc 2 2220 10
 4502 012a 294B     		ldr	r3, .L231+4
 4503 012c 1B68     		ldr	r3, [r3]
 4504              		.loc 2 2220 9
 4505 012e 002B     		cmp	r3, #0
 4506 0130 01D1     		bne	.L225
2221:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4507              		.loc 2 2221 14
 4508 0132 0023     		movs	r3, #0
 4509 0134 46E0     		b	.L216
 4510              	.L225:
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4511              		.loc 2 2218 12
 4512 0136 FB68     		ldr	r3, [r7, #12]
 4513 0138 5B69     		ldr	r3, [r3, #20]
 4514 013a 03F04003 		and	r3, r3, #64
2218:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4515              		.loc 2 2218 11
 4516 013e 002B     		cmp	r3, #0
 4517 0140 F3D0     		beq	.L226
2222:Core/Src/stm32f103xx_CMSIS.c **** 					}
2223:Core/Src/stm32f103xx_CMSIS.c **** 				}
2224:Core/Src/stm32f103xx_CMSIS.c **** 
2225:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4518              		.loc 2 2225 22
 4519 0142 FB68     		ldr	r3, [r7, #12]
 4520 0144 1969     		ldr	r1, [r3, #16]
 4521              		.loc 2 2225 12
 4522 0146 FB8A     		ldrh	r3, [r7, #22]
 4523 0148 7A68     		ldr	r2, [r7, #4]
 4524 014a 1344     		add	r3, r3, r2
 4525              		.loc 2 2225 17
 4526 014c CAB2     		uxtb	r2, r1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 146


 4527 014e 1A70     		strb	r2, [r3]
 4528 0150 22E0     		b	.L227
 4529              	.L224:
2226:Core/Src/stm32f103xx_CMSIS.c **** 			} else {
2227:Core/Src/stm32f103xx_CMSIS.c **** 				CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
 4530              		.loc 2 2227 5
 4531 0152 FB68     		ldr	r3, [r7, #12]
 4532 0154 1B68     		ldr	r3, [r3]
 4533 0156 23F48062 		bic	r2, r3, #1024
 4534 015a FB68     		ldr	r3, [r7, #12]
 4535 015c 1A60     		str	r2, [r3]
2228:Core/Src/stm32f103xx_CMSIS.c **** 
2229:Core/Src/stm32f103xx_CMSIS.c **** 				SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4536              		.loc 2 2229 5
 4537 015e FB68     		ldr	r3, [r7, #12]
 4538 0160 1B68     		ldr	r3, [r3]
 4539 0162 43F40072 		orr	r2, r3, #512
 4540 0166 FB68     		ldr	r3, [r7, #12]
 4541 0168 1A60     		str	r2, [r3]
2230:Core/Src/stm32f103xx_CMSIS.c **** 				Timeout_counter_ms = Timeout_ms;
 4542              		.loc 2 2230 24
 4543 016a 194A     		ldr	r2, .L231+4
 4544 016c 3B6A     		ldr	r3, [r7, #32]
 4545 016e 1360     		str	r3, [r2]
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4546              		.loc 2 2231 11
 4547 0170 05E0     		b	.L228
 4548              	.L229:
2232:Core/Src/stm32f103xx_CMSIS.c **** 					//,      
2233:Core/Src/stm32f103xx_CMSIS.c **** 					if (!Timeout_counter_ms) {
 4549              		.loc 2 2233 10
 4550 0172 174B     		ldr	r3, .L231+4
 4551 0174 1B68     		ldr	r3, [r3]
 4552              		.loc 2 2233 9
 4553 0176 002B     		cmp	r3, #0
 4554 0178 01D1     		bne	.L228
2234:Core/Src/stm32f103xx_CMSIS.c **** 						return false;
 4555              		.loc 2 2234 14
 4556 017a 0023     		movs	r3, #0
 4557 017c 22E0     		b	.L216
 4558              	.L228:
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4559              		.loc 2 2231 12
 4560 017e FB68     		ldr	r3, [r7, #12]
 4561 0180 5B69     		ldr	r3, [r3, #20]
 4562 0182 03F04003 		and	r3, r3, #64
2231:Core/Src/stm32f103xx_CMSIS.c **** 				while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) {
 4563              		.loc 2 2231 11
 4564 0186 002B     		cmp	r3, #0
 4565 0188 F3D0     		beq	.L229
2235:Core/Src/stm32f103xx_CMSIS.c **** 					}
2236:Core/Src/stm32f103xx_CMSIS.c **** 				}
2237:Core/Src/stm32f103xx_CMSIS.c **** 				*(data + i) = I2C->DR; // 
 4566              		.loc 2 2237 22
 4567 018a FB68     		ldr	r3, [r7, #12]
 4568 018c 1969     		ldr	r1, [r3, #16]
 4569              		.loc 2 2237 12
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 147


 4570 018e FB8A     		ldrh	r3, [r7, #22]
 4571 0190 7A68     		ldr	r2, [r7, #4]
 4572 0192 1344     		add	r3, r3, r2
 4573              		.loc 2 2237 17
 4574 0194 CAB2     		uxtb	r2, r1
 4575 0196 1A70     		strb	r2, [r3]
 4576              	.L227:
2213:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4577              		.loc 2 2213 40 discriminator 2
 4578 0198 FB8A     		ldrh	r3, [r7, #22]
 4579 019a 0133     		adds	r3, r3, #1
 4580 019c FB82     		strh	r3, [r7, #22]	@ movhi
 4581              	.L223:
2213:Core/Src/stm32f103xx_CMSIS.c **** 			if (i < Size_data - 1) {
 4582              		.loc 2 2213 3 discriminator 1
 4583 019e FA8A     		ldrh	r2, [r7, #22]
 4584 01a0 3B89     		ldrh	r3, [r7, #8]
 4585 01a2 9A42     		cmp	r2, r3
 4586 01a4 B2D3     		bcc	.L230
 4587              	.LBE4:
2238:Core/Src/stm32f103xx_CMSIS.c **** 			}
2239:Core/Src/stm32f103xx_CMSIS.c **** 		} return true;
 4588              		.loc 2 2239 12
 4589 01a6 0123     		movs	r3, #1
 4590 01a8 0CE0     		b	.L216
 4591              	.L222:
2240:Core/Src/stm32f103xx_CMSIS.c **** 
2241:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2242:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2243:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4592              		.loc 2 2243 3
 4593 01aa FB68     		ldr	r3, [r7, #12]
 4594 01ac 1B68     		ldr	r3, [r3]
 4595 01ae 43F40072 		orr	r2, r3, #512
 4596 01b2 FB68     		ldr	r3, [r7, #12]
 4597 01b4 1A60     		str	r2, [r3]
2244:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4598              		.loc 2 2244 3
 4599 01b6 FB68     		ldr	r3, [r7, #12]
 4600 01b8 5B69     		ldr	r3, [r3, #20]
 4601 01ba 23F48062 		bic	r2, r3, #1024
 4602 01be FB68     		ldr	r3, [r7, #12]
 4603 01c0 5A61     		str	r2, [r3, #20]
2245:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4604              		.loc 2 2245 10
 4605 01c2 0023     		movs	r3, #0
 4606              	.L216:
2246:Core/Src/stm32f103xx_CMSIS.c **** 	}
2247:Core/Src/stm32f103xx_CMSIS.c **** 
2248:Core/Src/stm32f103xx_CMSIS.c **** }
 4607              		.loc 2 2248 1
 4608 01c4 1846     		mov	r0, r3
 4609 01c6 1837     		adds	r7, r7, #24
 4610              		.cfi_def_cfa_offset 8
 4611 01c8 BD46     		mov	sp, r7
 4612              		.cfi_def_cfa_register 13
 4613              		@ sp needed
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 148


 4614 01ca 80BD     		pop	{r7, pc}
 4615              	.L232:
 4616              		.align	2
 4617              	.L231:
 4618 01cc 000C0140 		.word	1073810432
 4619 01d0 00000000 		.word	Timeout_counter_ms
 4620              		.cfi_endproc
 4621              	.LFE106:
 4623              		.section	.text.CMSIS_I2C_MemWrite,"ax",%progbits
 4624              		.align	1
 4625              		.global	CMSIS_I2C_MemWrite
 4626              		.syntax unified
 4627              		.thumb
 4628              		.thumb_func
 4630              	CMSIS_I2C_MemWrite:
 4631              	.LFB107:
2249:Core/Src/stm32f103xx_CMSIS.c **** 
2250:Core/Src/stm32f103xx_CMSIS.c **** 
2251:Core/Src/stm32f103xx_CMSIS.c **** /**
2252:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2253:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2254:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2255:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2256:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2257:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2258:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   
2259:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2260:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2261:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2262:Core/Src/stm32f103xx_CMSIS.c ****  */
2263:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemWrite(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size
 4632              		.loc 2 2263 165
 4633              		.cfi_startproc
 4634              		@ args = 12, pretend = 0, frame = 16
 4635              		@ frame_needed = 1, uses_anonymous_args = 0
 4636 0000 80B5     		push	{r7, lr}
 4637              		.cfi_def_cfa_offset 8
 4638              		.cfi_offset 7, -8
 4639              		.cfi_offset 14, -4
 4640 0002 84B0     		sub	sp, sp, #16
 4641              		.cfi_def_cfa_offset 24
 4642 0004 00AF     		add	r7, sp, #0
 4643              		.cfi_def_cfa_register 7
 4644 0006 7860     		str	r0, [r7, #4]
 4645 0008 0846     		mov	r0, r1
 4646 000a 1146     		mov	r1, r2
 4647 000c 1A46     		mov	r2, r3
 4648 000e 0346     		mov	r3, r0
 4649 0010 FB70     		strb	r3, [r7, #3]
 4650 0012 0B46     		mov	r3, r1	@ movhi
 4651 0014 3B80     		strh	r3, [r7]	@ movhi
 4652 0016 1346     		mov	r3, r2
 4653 0018 BB70     		strb	r3, [r7, #2]
2264:Core/Src/stm32f103xx_CMSIS.c **** 
2265:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2266:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 4654              		.loc 2 2266 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 149


 4655 001a 7B68     		ldr	r3, [r7, #4]
 4656 001c 9B69     		ldr	r3, [r3, #24]
 4657 001e 03F00203 		and	r3, r3, #2
 4658              		.loc 2 2266 5
 4659 0022 002B     		cmp	r3, #0
 4660 0024 2DD0     		beq	.L234
2267:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2268:Core/Src/stm32f103xx_CMSIS.c **** 
2269:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 4661              		.loc 2 2269 8
 4662 0026 734B     		ldr	r3, .L253
 4663 0028 9B68     		ldr	r3, [r3, #8]
 4664 002a 03F04003 		and	r3, r3, #64
 4665              		.loc 2 2269 6
 4666 002e 002B     		cmp	r3, #0
 4667 0030 09D0     		beq	.L235
 4668              		.loc 2 2269 49 discriminator 1
 4669 0032 704B     		ldr	r3, .L253
 4670 0034 9B68     		ldr	r3, [r3, #8]
 4671 0036 03F08003 		and	r3, r3, #128
 4672              		.loc 2 2269 45 discriminator 1
 4673 003a 002B     		cmp	r3, #0
 4674 003c 03D0     		beq	.L235
2270:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2271:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 4675              		.loc 2 2271 4
 4676 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2272:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 4677              		.loc 2 2272 4
 4678 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 4679              	.L235:
2273:Core/Src/stm32f103xx_CMSIS.c **** 		}
2274:Core/Src/stm32f103xx_CMSIS.c **** 
2275:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 4680              		.loc 2 2275 7
 4681 0046 7B68     		ldr	r3, [r7, #4]
 4682 0048 9B69     		ldr	r3, [r3, #24]
 4683 004a 03F00103 		and	r3, r3, #1
 4684              		.loc 2 2275 6
 4685 004e 002B     		cmp	r3, #0
 4686 0050 05D0     		beq	.L236
2276:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2277:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 4687              		.loc 2 2277 4
 4688 0052 7B68     		ldr	r3, [r7, #4]
 4689 0054 1B68     		ldr	r3, [r3]
 4690 0056 43F40072 		orr	r2, r3, #512
 4691 005a 7B68     		ldr	r3, [r7, #4]
 4692 005c 1A60     		str	r2, [r3]
 4693              	.L236:
2278:Core/Src/stm32f103xx_CMSIS.c **** 		}
2279:Core/Src/stm32f103xx_CMSIS.c **** 
2280:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 4694              		.loc 2 2280 10
 4695 005e 7B68     		ldr	r3, [r7, #4]
 4696 0060 1B68     		ldr	r3, [r3]
 4697              		.loc 2 2280 6
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 150


 4698 0062 012B     		cmp	r3, #1
 4699 0064 0BD0     		beq	.L237
2281:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2282:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 4700              		.loc 2 2282 4
 4701 0066 7B68     		ldr	r3, [r7, #4]
 4702 0068 1B68     		ldr	r3, [r3]
 4703 006a 23F00102 		bic	r2, r3, #1
 4704 006e 7B68     		ldr	r3, [r7, #4]
 4705 0070 1A60     		str	r2, [r3]
2283:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 4706              		.loc 2 2283 4
 4707 0072 7B68     		ldr	r3, [r7, #4]
 4708 0074 1B68     		ldr	r3, [r3]
 4709 0076 43F00102 		orr	r2, r3, #1
 4710 007a 7B68     		ldr	r3, [r7, #4]
 4711 007c 1A60     		str	r2, [r3]
 4712              	.L237:
2284:Core/Src/stm32f103xx_CMSIS.c **** 		}
2285:Core/Src/stm32f103xx_CMSIS.c **** 
2286:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4713              		.loc 2 2286 10
 4714 007e 0023     		movs	r3, #0
 4715 0080 B4E0     		b	.L238
 4716              	.L234:
2287:Core/Src/stm32f103xx_CMSIS.c **** 	}
2288:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2289:Core/Src/stm32f103xx_CMSIS.c **** 
2290:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
 4717              		.loc 2 2290 2
 4718 0082 7B68     		ldr	r3, [r7, #4]
 4719 0084 1B68     		ldr	r3, [r3]
 4720 0086 23F40062 		bic	r2, r3, #2048
 4721 008a 7B68     		ldr	r3, [r7, #4]
 4722 008c 1A60     		str	r2, [r3]
2291:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 4723              		.loc 2 2291 2
 4724 008e 7B68     		ldr	r3, [r7, #4]
 4725 0090 1B68     		ldr	r3, [r3]
 4726 0092 43F48072 		orr	r2, r3, #256
 4727 0096 7B68     		ldr	r3, [r7, #4]
 4728 0098 1A60     		str	r2, [r3]
2292:Core/Src/stm32f103xx_CMSIS.c **** 
2293:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4729              		.loc 2 2293 21
 4730 009a 574A     		ldr	r2, .L253+4
 4731 009c 3B6A     		ldr	r3, [r7, #32]
 4732 009e 1360     		str	r3, [r2]
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4733              		.loc 2 2294 8
 4734 00a0 05E0     		b	.L239
 4735              	.L240:
2295:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2296:Core/Src/stm32f103xx_CMSIS.c **** 
2297:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4736              		.loc 2 2297 7
 4737 00a2 554B     		ldr	r3, .L253+4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 151


 4738 00a4 1B68     		ldr	r3, [r3]
 4739              		.loc 2 2297 6
 4740 00a6 002B     		cmp	r3, #0
 4741 00a8 01D1     		bne	.L239
2298:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4742              		.loc 2 2298 11
 4743 00aa 0023     		movs	r3, #0
 4744 00ac 9EE0     		b	.L238
 4745              	.L239:
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4746              		.loc 2 2294 9
 4747 00ae 7B68     		ldr	r3, [r7, #4]
 4748 00b0 5B69     		ldr	r3, [r3, #20]
 4749 00b2 03F00103 		and	r3, r3, #1
2294:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 4750              		.loc 2 2294 8
 4751 00b6 002B     		cmp	r3, #0
 4752 00b8 F3D0     		beq	.L240
2299:Core/Src/stm32f103xx_CMSIS.c **** 		}
2300:Core/Src/stm32f103xx_CMSIS.c **** 
2301:Core/Src/stm32f103xx_CMSIS.c **** 	}
2302:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2303:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2304:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 4753              		.loc 2 2304 5
 4754 00ba 7B68     		ldr	r3, [r7, #4]
 4755 00bc 5B69     		ldr	r3, [r3, #20]
2305:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // + Write
 4756              		.loc 2 2305 27
 4757 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4758 00c0 5B00     		lsls	r3, r3, #1
 4759 00c2 1A46     		mov	r2, r3
 4760              		.loc 2 2305 10
 4761 00c4 7B68     		ldr	r3, [r7, #4]
 4762 00c6 1A61     		str	r2, [r3, #16]
2306:Core/Src/stm32f103xx_CMSIS.c **** 
2307:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 4763              		.loc 2 2307 21
 4764 00c8 4B4A     		ldr	r2, .L253+4
 4765 00ca 3B6A     		ldr	r3, [r7, #32]
 4766 00cc 1360     		str	r3, [r2]
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4767              		.loc 2 2308 8
 4768 00ce 05E0     		b	.L241
 4769              	.L243:
2309:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2310:Core/Src/stm32f103xx_CMSIS.c **** 
2311:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 4770              		.loc 2 2311 7
 4771 00d0 494B     		ldr	r3, .L253+4
 4772 00d2 1B68     		ldr	r3, [r3]
 4773              		.loc 2 2311 6
 4774 00d4 002B     		cmp	r3, #0
 4775 00d6 01D1     		bne	.L241
2312:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 4776              		.loc 2 2312 11
 4777 00d8 0023     		movs	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 152


 4778 00da 87E0     		b	.L238
 4779              	.L241:
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4780              		.loc 2 2308 10
 4781 00dc 7B68     		ldr	r3, [r7, #4]
 4782 00de 5B69     		ldr	r3, [r3, #20]
 4783 00e0 03F48063 		and	r3, r3, #1024
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4784              		.loc 2 2308 8
 4785 00e4 002B     		cmp	r3, #0
 4786 00e6 05D1     		bne	.L242
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4787              		.loc 2 2308 51 discriminator 1
 4788 00e8 7B68     		ldr	r3, [r7, #4]
 4789 00ea 5B69     		ldr	r3, [r3, #20]
 4790 00ec 03F00203 		and	r3, r3, #2
2308:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 4791              		.loc 2 2308 47 discriminator 1
 4792 00f0 002B     		cmp	r3, #0
 4793 00f2 EDD0     		beq	.L243
 4794              	.L242:
2313:Core/Src/stm32f103xx_CMSIS.c **** 		}
2314:Core/Src/stm32f103xx_CMSIS.c **** 
2315:Core/Src/stm32f103xx_CMSIS.c **** 	}
2316:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 4795              		.loc 2 2316 6
 4796 00f4 7B68     		ldr	r3, [r7, #4]
 4797 00f6 5B69     		ldr	r3, [r3, #20]
 4798 00f8 03F00203 		and	r3, r3, #2
 4799              		.loc 2 2316 5
 4800 00fc 002B     		cmp	r3, #0
 4801 00fe 68D0     		beq	.L244
2317:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2318:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2319:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 4802              		.loc 2 2319 6
 4803 0100 7B68     		ldr	r3, [r7, #4]
 4804 0102 5B69     		ldr	r3, [r3, #20]
2320:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 4805              		.loc 2 2320 6
 4806 0104 7B68     		ldr	r3, [r7, #4]
 4807 0106 9B69     		ldr	r3, [r3, #24]
 4808              	.LBB5:
2321:Core/Src/stm32f103xx_CMSIS.c **** 
2322:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2323:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 4809              		.loc 2 2323 17
 4810 0108 0023     		movs	r3, #0
 4811 010a FB81     		strh	r3, [r7, #14]	@ movhi
 4812              		.loc 2 2323 3
 4813 010c 28E0     		b	.L245
 4814              	.L248:
2324:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4815              		.loc 2 2324 54
 4816 010e BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4817 0110 5A1E     		subs	r2, r3, #1
 4818              		.loc 2 2324 58
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 153


 4819 0112 FB89     		ldrh	r3, [r7, #14]
 4820 0114 D31A     		subs	r3, r2, r3
 4821 0116 1A46     		mov	r2, r3
 4822              		.loc 2 2324 39
 4823 0118 3B46     		mov	r3, r7
 4824 011a 1344     		add	r3, r3, r2
 4825              		.loc 2 2324 14
 4826 011c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4827 011e 1A46     		mov	r2, r3
 4828              		.loc 2 2324 12
 4829 0120 7B68     		ldr	r3, [r7, #4]
 4830 0122 1A61     		str	r2, [r3, #16]
2325:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4831              		.loc 2 2325 10
 4832 0124 13E0     		b	.L246
 4833              	.L247:
2326:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2327:Core/Src/stm32f103xx_CMSIS.c **** 
2328:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4834              		.loc 2 2328 10
 4835 0126 7B68     		ldr	r3, [r7, #4]
 4836 0128 5B69     		ldr	r3, [r3, #20]
 4837 012a 03F48063 		and	r3, r3, #1024
 4838              		.loc 2 2328 8
 4839 012e 012B     		cmp	r3, #1
 4840 0130 0DD1     		bne	.L246
2329:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2330:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4841              		.loc 2 2330 6
 4842 0132 7B68     		ldr	r3, [r7, #4]
 4843 0134 1B68     		ldr	r3, [r3]
 4844 0136 43F40072 		orr	r2, r3, #512
 4845 013a 7B68     		ldr	r3, [r7, #4]
 4846 013c 1A60     		str	r2, [r3]
2331:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4847              		.loc 2 2331 6
 4848 013e 7B68     		ldr	r3, [r7, #4]
 4849 0140 5B69     		ldr	r3, [r3, #20]
 4850 0142 23F48062 		bic	r2, r3, #1024
 4851 0146 7B68     		ldr	r3, [r7, #4]
 4852 0148 5A61     		str	r2, [r3, #20]
2332:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4853              		.loc 2 2332 13
 4854 014a 0023     		movs	r3, #0
 4855 014c 4EE0     		b	.L238
 4856              	.L246:
2325:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4857              		.loc 2 2325 11
 4858 014e 7B68     		ldr	r3, [r7, #4]
 4859 0150 5B69     		ldr	r3, [r3, #20]
 4860 0152 03F08003 		and	r3, r3, #128
2325:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4861              		.loc 2 2325 10
 4862 0156 002B     		cmp	r3, #0
 4863 0158 E5D0     		beq	.L247
2323:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4864              		.loc 2 2323 42 discriminator 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 154


 4865 015a FB89     		ldrh	r3, [r7, #14]
 4866 015c 0133     		adds	r3, r3, #1
 4867 015e FB81     		strh	r3, [r7, #14]	@ movhi
 4868              	.L245:
2323:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4869              		.loc 2 2323 26 discriminator 1
 4870 0160 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 4871 0162 9BB2     		uxth	r3, r3
2323:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 4872              		.loc 2 2323 3 discriminator 1
 4873 0164 FA89     		ldrh	r2, [r7, #14]
 4874 0166 9A42     		cmp	r2, r3
 4875 0168 D1D3     		bcc	.L248
 4876              	.LBE5:
 4877              	.LBB6:
2333:Core/Src/stm32f103xx_CMSIS.c **** 				}
2334:Core/Src/stm32f103xx_CMSIS.c **** 			}
2335:Core/Src/stm32f103xx_CMSIS.c **** 		}
2336:Core/Src/stm32f103xx_CMSIS.c **** 
2337:Core/Src/stm32f103xx_CMSIS.c **** 		/*     ,   
2338:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 4878              		.loc 2 2338 17
 4879 016a 0023     		movs	r3, #0
 4880 016c BB81     		strh	r3, [r7, #12]	@ movhi
 4881              		.loc 2 2338 3
 4882 016e 24E0     		b	.L249
 4883              	.L252:
2339:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4884              		.loc 2 2339 21
 4885 0170 BB89     		ldrh	r3, [r7, #12]
 4886 0172 BA69     		ldr	r2, [r7, #24]
 4887 0174 1344     		add	r3, r3, r2
 4888              		.loc 2 2339 14
 4889 0176 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4890 0178 1A46     		mov	r2, r3
 4891              		.loc 2 2339 12
 4892 017a 7B68     		ldr	r3, [r7, #4]
 4893 017c 1A61     		str	r2, [r3, #16]
2340:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 4894              		.loc 2 2340 10
 4895 017e 13E0     		b	.L250
 4896              	.L251:
2341:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2342:Core/Src/stm32f103xx_CMSIS.c **** 
2343:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 4897              		.loc 2 2343 10
 4898 0180 7B68     		ldr	r3, [r7, #4]
 4899 0182 5B69     		ldr	r3, [r3, #20]
 4900 0184 03F48063 		and	r3, r3, #1024
 4901              		.loc 2 2343 8
 4902 0188 012B     		cmp	r3, #1
 4903 018a 0DD1     		bne	.L250
2344:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2345:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4904              		.loc 2 2345 6
 4905 018c 7B68     		ldr	r3, [r7, #4]
 4906 018e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 155


 4907 0190 43F40072 		orr	r2, r3, #512
 4908 0194 7B68     		ldr	r3, [r7, #4]
 4909 0196 1A60     		str	r2, [r3]
2346:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4910              		.loc 2 2346 6
 4911 0198 7B68     		ldr	r3, [r7, #4]
 4912 019a 5B69     		ldr	r3, [r3, #20]
 4913 019c 23F48062 		bic	r2, r3, #1024
 4914 01a0 7B68     		ldr	r3, [r7, #4]
 4915 01a2 5A61     		str	r2, [r3, #20]
2347:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 4916              		.loc 2 2347 13
 4917 01a4 0023     		movs	r3, #0
 4918 01a6 21E0     		b	.L238
 4919              	.L250:
2340:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4920              		.loc 2 2340 11
 4921 01a8 7B68     		ldr	r3, [r7, #4]
 4922 01aa 5B69     		ldr	r3, [r3, #20]
 4923 01ac 03F08003 		and	r3, r3, #128
2340:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 4924              		.loc 2 2340 10
 4925 01b0 002B     		cmp	r3, #0
 4926 01b2 E5D0     		beq	.L251
2338:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4927              		.loc 2 2338 40 discriminator 2
 4928 01b4 BB89     		ldrh	r3, [r7, #12]
 4929 01b6 0133     		adds	r3, r3, #1
 4930 01b8 BB81     		strh	r3, [r7, #12]	@ movhi
 4931              	.L249:
2338:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *(data + i); // 
 4932              		.loc 2 2338 3 discriminator 1
 4933 01ba BA89     		ldrh	r2, [r7, #12]
 4934 01bc BB8B     		ldrh	r3, [r7, #28]
 4935 01be 9A42     		cmp	r2, r3
 4936 01c0 D6D3     		bcc	.L252
 4937              	.LBE6:
2348:Core/Src/stm32f103xx_CMSIS.c **** 				}
2349:Core/Src/stm32f103xx_CMSIS.c **** 			}
2350:Core/Src/stm32f103xx_CMSIS.c **** 		}
2351:Core/Src/stm32f103xx_CMSIS.c **** 
2352:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4938              		.loc 2 2352 3
 4939 01c2 7B68     		ldr	r3, [r7, #4]
 4940 01c4 1B68     		ldr	r3, [r3]
 4941 01c6 43F40072 		orr	r2, r3, #512
 4942 01ca 7B68     		ldr	r3, [r7, #4]
 4943 01cc 1A60     		str	r2, [r3]
2353:Core/Src/stm32f103xx_CMSIS.c **** 
2354:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 4944              		.loc 2 2354 10
 4945 01ce 0123     		movs	r3, #1
 4946 01d0 0CE0     		b	.L238
 4947              	.L244:
2355:Core/Src/stm32f103xx_CMSIS.c **** 
2356:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2357:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 156


2358:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 4948              		.loc 2 2358 3
 4949 01d2 7B68     		ldr	r3, [r7, #4]
 4950 01d4 1B68     		ldr	r3, [r3]
 4951 01d6 43F40072 		orr	r2, r3, #512
 4952 01da 7B68     		ldr	r3, [r7, #4]
 4953 01dc 1A60     		str	r2, [r3]
2359:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 4954              		.loc 2 2359 3
 4955 01de 7B68     		ldr	r3, [r7, #4]
 4956 01e0 5B69     		ldr	r3, [r3, #20]
 4957 01e2 23F48062 		bic	r2, r3, #1024
 4958 01e6 7B68     		ldr	r3, [r7, #4]
 4959 01e8 5A61     		str	r2, [r3, #20]
2360:Core/Src/stm32f103xx_CMSIS.c **** 
2361:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 4960              		.loc 2 2361 10
 4961 01ea 0023     		movs	r3, #0
 4962              	.L238:
2362:Core/Src/stm32f103xx_CMSIS.c **** 	}
2363:Core/Src/stm32f103xx_CMSIS.c **** }
 4963              		.loc 2 2363 1
 4964 01ec 1846     		mov	r0, r3
 4965 01ee 1037     		adds	r7, r7, #16
 4966              		.cfi_def_cfa_offset 8
 4967 01f0 BD46     		mov	sp, r7
 4968              		.cfi_def_cfa_register 13
 4969              		@ sp needed
 4970 01f2 80BD     		pop	{r7, pc}
 4971              	.L254:
 4972              		.align	2
 4973              	.L253:
 4974 01f4 000C0140 		.word	1073810432
 4975 01f8 00000000 		.word	Timeout_counter_ms
 4976              		.cfi_endproc
 4977              	.LFE107:
 4979              		.section	.text.CMSIS_I2C_MemRead,"ax",%progbits
 4980              		.align	1
 4981              		.global	CMSIS_I2C_MemRead
 4982              		.syntax unified
 4983              		.thumb
 4984              		.thumb_func
 4986              	CMSIS_I2C_MemRead:
 4987              	.LFB108:
2364:Core/Src/stm32f103xx_CMSIS.c **** 
2365:Core/Src/stm32f103xx_CMSIS.c **** 
2366:Core/Src/stm32f103xx_CMSIS.c **** /**
2367:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2368:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif       
2369:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *I2C -  I2C
2370:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_Device -  
2371:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress_data -   ,    
2372:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_adress -    . : 1 - 8 
2373:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2374:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2375:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False -
2376:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 157


2377:Core/Src/stm32f103xx_CMSIS.c ****  */
2378:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_I2C_MemRead(I2C_TypeDef* I2C, uint8_t Adress_Device, uint16_t Adress_data, uint8_t Size_
 4988              		.loc 2 2378 164
 4989              		.cfi_startproc
 4990              		@ args = 12, pretend = 0, frame = 16
 4991              		@ frame_needed = 1, uses_anonymous_args = 0
 4992 0000 80B5     		push	{r7, lr}
 4993              		.cfi_def_cfa_offset 8
 4994              		.cfi_offset 7, -8
 4995              		.cfi_offset 14, -4
 4996 0002 84B0     		sub	sp, sp, #16
 4997              		.cfi_def_cfa_offset 24
 4998 0004 00AF     		add	r7, sp, #0
 4999              		.cfi_def_cfa_register 7
 5000 0006 7860     		str	r0, [r7, #4]
 5001 0008 0846     		mov	r0, r1
 5002 000a 1146     		mov	r1, r2
 5003 000c 1A46     		mov	r2, r3
 5004 000e 0346     		mov	r3, r0
 5005 0010 FB70     		strb	r3, [r7, #3]
 5006 0012 0B46     		mov	r3, r1	@ movhi
 5007 0014 3B80     		strh	r3, [r7]	@ movhi
 5008 0016 1346     		mov	r3, r2
 5009 0018 BB70     		strb	r3, [r7, #2]
2379:Core/Src/stm32f103xx_CMSIS.c **** 
2380:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2381:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR2, I2C_SR2_BUSY)) {
 5010              		.loc 2 2381 6
 5011 001a 7B68     		ldr	r3, [r7, #4]
 5012 001c 9B69     		ldr	r3, [r3, #24]
 5013 001e 03F00203 		and	r3, r3, #2
 5014              		.loc 2 2381 5
 5015 0022 002B     		cmp	r3, #0
 5016 0024 2DD0     		beq	.L256
2382:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2383:Core/Src/stm32f103xx_CMSIS.c **** 
2384:Core/Src/stm32f103xx_CMSIS.c **** 		if ((READ_BIT(GPIOB->IDR, GPIO_IDR_IDR6)) && (READ_BIT(GPIOB->IDR, GPIO_IDR_IDR7))) {
 5017              		.loc 2 2384 8
 5018 0026 914B     		ldr	r3, .L283
 5019 0028 9B68     		ldr	r3, [r3, #8]
 5020 002a 03F04003 		and	r3, r3, #64
 5021              		.loc 2 2384 6
 5022 002e 002B     		cmp	r3, #0
 5023 0030 09D0     		beq	.L257
 5024              		.loc 2 2384 49 discriminator 1
 5025 0032 8E4B     		ldr	r3, .L283
 5026 0034 9B68     		ldr	r3, [r3, #8]
 5027 0036 03F08003 		and	r3, r3, #128
 5028              		.loc 2 2384 45 discriminator 1
 5029 003a 002B     		cmp	r3, #0
 5030 003c 03D0     		beq	.L257
2385:Core/Src/stm32f103xx_CMSIS.c **** 			//     ,  BUSY 
2386:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C_Reset(); //
 5031              		.loc 2 2386 4
 5032 003e FFF7FEFF 		bl	CMSIS_I2C_Reset
2387:Core/Src/stm32f103xx_CMSIS.c **** 			CMSIS_I2C1_Init(); // 
 5033              		.loc 2 2387 4
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 158


 5034 0042 FFF7FEFF 		bl	CMSIS_I2C1_Init
 5035              	.L257:
2388:Core/Src/stm32f103xx_CMSIS.c **** 		}
2389:Core/Src/stm32f103xx_CMSIS.c **** 
2390:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR2, I2C_SR2_MSL)) {
 5036              		.loc 2 2390 7
 5037 0046 7B68     		ldr	r3, [r7, #4]
 5038 0048 9B69     		ldr	r3, [r3, #24]
 5039 004a 03F00103 		and	r3, r3, #1
 5040              		.loc 2 2390 6
 5041 004e 002B     		cmp	r3, #0
 5042 0050 05D0     		beq	.L258
2391:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    
2392:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //  STOP
 5043              		.loc 2 2392 4
 5044 0052 7B68     		ldr	r3, [r7, #4]
 5045 0054 1B68     		ldr	r3, [r3]
 5046 0056 43F40072 		orr	r2, r3, #512
 5047 005a 7B68     		ldr	r3, [r7, #4]
 5048 005c 1A60     		str	r2, [r3]
 5049              	.L258:
2393:Core/Src/stm32f103xx_CMSIS.c **** 		}
2394:Core/Src/stm32f103xx_CMSIS.c **** 
2395:Core/Src/stm32f103xx_CMSIS.c **** 		if (I2C->CR1 != 1) {
 5050              		.loc 2 2395 10
 5051 005e 7B68     		ldr	r3, [r7, #4]
 5052 0060 1B68     		ldr	r3, [r3]
 5053              		.loc 2 2395 6
 5054 0062 012B     		cmp	r3, #1
 5055 0064 0BD0     		beq	.L259
2396:Core/Src/stm32f103xx_CMSIS.c **** 			//  CR1 - ,   I2C
2397:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->CR1, I2C_CR1_PE);
 5056              		.loc 2 2397 4
 5057 0066 7B68     		ldr	r3, [r7, #4]
 5058 0068 1B68     		ldr	r3, [r3]
 5059 006a 23F00102 		bic	r2, r3, #1
 5060 006e 7B68     		ldr	r3, [r7, #4]
 5061 0070 1A60     		str	r2, [r3]
2398:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_PE);
 5062              		.loc 2 2398 4
 5063 0072 7B68     		ldr	r3, [r7, #4]
 5064 0074 1B68     		ldr	r3, [r3]
 5065 0076 43F00102 		orr	r2, r3, #1
 5066 007a 7B68     		ldr	r3, [r7, #4]
 5067 007c 1A60     		str	r2, [r3]
 5068              	.L259:
2399:Core/Src/stm32f103xx_CMSIS.c **** 		}
2400:Core/Src/stm32f103xx_CMSIS.c **** 
2401:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5069              		.loc 2 2401 10
 5070 007e 0023     		movs	r3, #0
 5071 0080 13E1     		b	.L260
 5072              	.L256:
2402:Core/Src/stm32f103xx_CMSIS.c **** 	}
2403:Core/Src/stm32f103xx_CMSIS.c **** 	/*-------------------  -------------------*/
2404:Core/Src/stm32f103xx_CMSIS.c **** 
2405:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(I2C->CR1, I2C_CR1_POS); // ACK  (N)ACK  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 159


 5073              		.loc 2 2405 2
 5074 0082 7B68     		ldr	r3, [r7, #4]
 5075 0084 1B68     		ldr	r3, [r3]
 5076 0086 23F40062 		bic	r2, r3, #2048
 5077 008a 7B68     		ldr	r3, [r7, #4]
 5078 008c 1A60     		str	r2, [r3]
2406:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5079              		.loc 2 2406 2
 5080 008e 7B68     		ldr	r3, [r7, #4]
 5081 0090 1B68     		ldr	r3, [r3]
 5082 0092 43F48072 		orr	r2, r3, #256
 5083 0096 7B68     		ldr	r3, [r7, #4]
 5084 0098 1A60     		str	r2, [r3]
2407:Core/Src/stm32f103xx_CMSIS.c **** 
2408:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5085              		.loc 2 2408 21
 5086 009a 754A     		ldr	r2, .L283+4
 5087 009c 3B6A     		ldr	r3, [r7, #32]
 5088 009e 1360     		str	r3, [r2]
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5089              		.loc 2 2409 8
 5090 00a0 05E0     		b	.L261
 5091              	.L262:
2410:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,    Start condition generated
2411:Core/Src/stm32f103xx_CMSIS.c **** 
2412:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5092              		.loc 2 2412 7
 5093 00a2 734B     		ldr	r3, .L283+4
 5094 00a4 1B68     		ldr	r3, [r3]
 5095              		.loc 2 2412 6
 5096 00a6 002B     		cmp	r3, #0
 5097 00a8 01D1     		bne	.L261
2413:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5098              		.loc 2 2413 11
 5099 00aa 0023     		movs	r3, #0
 5100 00ac FDE0     		b	.L260
 5101              	.L261:
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5102              		.loc 2 2409 9
 5103 00ae 7B68     		ldr	r3, [r7, #4]
 5104 00b0 5B69     		ldr	r3, [r3, #20]
 5105 00b2 03F00103 		and	r3, r3, #1
2409:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5106              		.loc 2 2409 8
 5107 00b6 002B     		cmp	r3, #0
 5108 00b8 F3D0     		beq	.L262
2414:Core/Src/stm32f103xx_CMSIS.c **** 		}
2415:Core/Src/stm32f103xx_CMSIS.c **** 
2416:Core/Src/stm32f103xx_CMSIS.c **** 	}
2417:Core/Src/stm32f103xx_CMSIS.c **** 	//!
2418:Core/Src/stm32f103xx_CMSIS.c **** 	/*  I2C_SR1_SB     
2419:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->SR1;
 5109              		.loc 2 2419 5
 5110 00ba 7B68     		ldr	r3, [r7, #4]
 5111 00bc 5B69     		ldr	r3, [r3, #20]
2420:Core/Src/stm32f103xx_CMSIS.c **** 	I2C->DR = (Adress_Device << 1); // +  Write
 5112              		.loc 2 2420 27
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 160


 5113 00be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5114 00c0 5B00     		lsls	r3, r3, #1
 5115 00c2 1A46     		mov	r2, r3
 5116              		.loc 2 2420 10
 5117 00c4 7B68     		ldr	r3, [r7, #4]
 5118 00c6 1A61     		str	r2, [r3, #16]
2421:Core/Src/stm32f103xx_CMSIS.c **** 
2422:Core/Src/stm32f103xx_CMSIS.c **** 	Timeout_counter_ms = Timeout_ms;
 5119              		.loc 2 2422 21
 5120 00c8 694A     		ldr	r2, .L283+4
 5121 00ca 3B6A     		ldr	r3, [r7, #32]
 5122 00cc 1360     		str	r3, [r2]
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5123              		.loc 2 2423 8
 5124 00ce 05E0     		b	.L263
 5125              	.L265:
2424:Core/Src/stm32f103xx_CMSIS.c **** 		//,   
2425:Core/Src/stm32f103xx_CMSIS.c **** 
2426:Core/Src/stm32f103xx_CMSIS.c **** 		if (!Timeout_counter_ms) {
 5126              		.loc 2 2426 7
 5127 00d0 674B     		ldr	r3, .L283+4
 5128 00d2 1B68     		ldr	r3, [r3]
 5129              		.loc 2 2426 6
 5130 00d4 002B     		cmp	r3, #0
 5131 00d6 01D1     		bne	.L263
2427:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5132              		.loc 2 2427 11
 5133 00d8 0023     		movs	r3, #0
 5134 00da E6E0     		b	.L260
 5135              	.L263:
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5136              		.loc 2 2423 10
 5137 00dc 7B68     		ldr	r3, [r7, #4]
 5138 00de 5B69     		ldr	r3, [r3, #20]
 5139 00e0 03F48063 		and	r3, r3, #1024
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5140              		.loc 2 2423 8
 5141 00e4 002B     		cmp	r3, #0
 5142 00e6 05D1     		bne	.L264
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5143              		.loc 2 2423 51 discriminator 1
 5144 00e8 7B68     		ldr	r3, [r7, #4]
 5145 00ea 5B69     		ldr	r3, [r3, #20]
 5146 00ec 03F00203 		and	r3, r3, #2
2423:Core/Src/stm32f103xx_CMSIS.c **** 	while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5147              		.loc 2 2423 47 discriminator 1
 5148 00f0 002B     		cmp	r3, #0
 5149 00f2 EDD0     		beq	.L265
 5150              	.L264:
2428:Core/Src/stm32f103xx_CMSIS.c **** 		}
2429:Core/Src/stm32f103xx_CMSIS.c **** 
2430:Core/Src/stm32f103xx_CMSIS.c **** 	}
2431:Core/Src/stm32f103xx_CMSIS.c **** 
2432:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5151              		.loc 2 2432 6
 5152 00f4 7B68     		ldr	r3, [r7, #4]
 5153 00f6 5B69     		ldr	r3, [r3, #20]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 161


 5154 00f8 03F00203 		and	r3, r3, #2
 5155              		.loc 2 2432 5
 5156 00fc 002B     		cmp	r3, #0
 5157 00fe 00F0C780 		beq	.L266
2433:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   ADDR
2434:Core/Src/stm32f103xx_CMSIS.c **** 		/*  ADDR   SR1,   SR2*/
2435:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5158              		.loc 2 2435 6
 5159 0102 7B68     		ldr	r3, [r7, #4]
 5160 0104 5B69     		ldr	r3, [r3, #20]
2436:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR2;
 5161              		.loc 2 2436 6
 5162 0106 7B68     		ldr	r3, [r7, #4]
 5163 0108 9B69     		ldr	r3, [r3, #24]
 5164              	.LBB7:
2437:Core/Src/stm32f103xx_CMSIS.c **** 
2438:Core/Src/stm32f103xx_CMSIS.c **** 		/*  */
2439:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_adress; i++) {
 5165              		.loc 2 2439 17
 5166 010a 0023     		movs	r3, #0
 5167 010c FB81     		strh	r3, [r7, #14]	@ movhi
 5168              		.loc 2 2439 3
 5169 010e 28E0     		b	.L267
 5170              	.L270:
2440:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5171              		.loc 2 2440 54
 5172 0110 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5173 0112 5A1E     		subs	r2, r3, #1
 5174              		.loc 2 2440 58
 5175 0114 FB89     		ldrh	r3, [r7, #14]
 5176 0116 D31A     		subs	r3, r2, r3
 5177 0118 1A46     		mov	r2, r3
 5178              		.loc 2 2440 39
 5179 011a 3B46     		mov	r3, r7
 5180 011c 1344     		add	r3, r3, r2
 5181              		.loc 2 2440 14
 5182 011e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5183 0120 1A46     		mov	r2, r3
 5184              		.loc 2 2440 12
 5185 0122 7B68     		ldr	r3, [r7, #4]
 5186 0124 1A61     		str	r2, [r3, #16]
2441:Core/Src/stm32f103xx_CMSIS.c **** 			while (READ_BIT(I2C->SR1, I2C_SR1_TXE) == 0) {
 5187              		.loc 2 2441 10
 5188 0126 13E0     		b	.L268
 5189              	.L269:
2442:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
2443:Core/Src/stm32f103xx_CMSIS.c **** 
2444:Core/Src/stm32f103xx_CMSIS.c **** 				if ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 1)) {
 5190              		.loc 2 2444 10
 5191 0128 7B68     		ldr	r3, [r7, #4]
 5192 012a 5B69     		ldr	r3, [r3, #20]
 5193 012c 03F48063 		and	r3, r3, #1024
 5194              		.loc 2 2444 8
 5195 0130 012B     		cmp	r3, #1
 5196 0132 0DD1     		bne	.L268
2445:Core/Src/stm32f103xx_CMSIS.c **** 					//   ,  1  I2C_SR1_AF 
2446:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 162


 5197              		.loc 2 2446 6
 5198 0134 7B68     		ldr	r3, [r7, #4]
 5199 0136 1B68     		ldr	r3, [r3]
 5200 0138 43F40072 		orr	r2, r3, #512
 5201 013c 7B68     		ldr	r3, [r7, #4]
 5202 013e 1A60     		str	r2, [r3]
2447:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5203              		.loc 2 2447 6
 5204 0140 7B68     		ldr	r3, [r7, #4]
 5205 0142 5B69     		ldr	r3, [r3, #20]
 5206 0144 23F48062 		bic	r2, r3, #1024
 5207 0148 7B68     		ldr	r3, [r7, #4]
 5208 014a 5A61     		str	r2, [r3, #20]
2448:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5209              		.loc 2 2448 13
 5210 014c 0023     		movs	r3, #0
 5211 014e ACE0     		b	.L260
 5212              	.L268:
2441:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5213              		.loc 2 2441 11
 5214 0150 7B68     		ldr	r3, [r7, #4]
 5215 0152 5B69     		ldr	r3, [r3, #20]
 5216 0154 03F08003 		and	r3, r3, #128
2441:Core/Src/stm32f103xx_CMSIS.c **** 				//,      .
 5217              		.loc 2 2441 10
 5218 0158 002B     		cmp	r3, #0
 5219 015a E5D0     		beq	.L269
2439:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5220              		.loc 2 2439 42 discriminator 2
 5221 015c FB89     		ldrh	r3, [r7, #14]
 5222 015e 0133     		adds	r3, r3, #1
 5223 0160 FB81     		strh	r3, [r7, #14]	@ movhi
 5224              	.L267:
2439:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5225              		.loc 2 2439 26 discriminator 1
 5226 0162 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 5227 0164 9BB2     		uxth	r3, r3
2439:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->DR = *((uint8_t*)&Adress_data + (Size_adress - 1 - i)); // 
 5228              		.loc 2 2439 3 discriminator 1
 5229 0166 FA89     		ldrh	r2, [r7, #14]
 5230 0168 9A42     		cmp	r2, r3
 5231 016a D1D3     		bcc	.L270
 5232              	.LBE7:
2449:Core/Src/stm32f103xx_CMSIS.c **** 				}
2450:Core/Src/stm32f103xx_CMSIS.c **** 			}
2451:Core/Src/stm32f103xx_CMSIS.c **** 		}
2452:Core/Src/stm32f103xx_CMSIS.c **** 
2453:Core/Src/stm32f103xx_CMSIS.c **** 		// 
2454:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_START); //.
 5233              		.loc 2 2454 3
 5234 016c 7B68     		ldr	r3, [r7, #4]
 5235 016e 1B68     		ldr	r3, [r3]
 5236 0170 43F48072 		orr	r2, r3, #256
 5237 0174 7B68     		ldr	r3, [r7, #4]
 5238 0176 1A60     		str	r2, [r3]
2455:Core/Src/stm32f103xx_CMSIS.c **** 
2456:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 163


 5239              		.loc 2 2456 22
 5240 0178 3D4A     		ldr	r2, .L283+4
 5241 017a 3B6A     		ldr	r3, [r7, #32]
 5242 017c 1360     		str	r3, [r2]
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5243              		.loc 2 2457 9
 5244 017e 05E0     		b	.L271
 5245              	.L272:
2458:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,    Start condition generated
2459:Core/Src/stm32f103xx_CMSIS.c **** 
2460:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5246              		.loc 2 2460 8
 5247 0180 3B4B     		ldr	r3, .L283+4
 5248 0182 1B68     		ldr	r3, [r3]
 5249              		.loc 2 2460 7
 5250 0184 002B     		cmp	r3, #0
 5251 0186 01D1     		bne	.L271
2461:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5252              		.loc 2 2461 12
 5253 0188 0023     		movs	r3, #0
 5254 018a 8EE0     		b	.L260
 5255              	.L271:
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5256              		.loc 2 2457 10
 5257 018c 7B68     		ldr	r3, [r7, #4]
 5258 018e 5B69     		ldr	r3, [r3, #20]
 5259 0190 03F00103 		and	r3, r3, #1
2457:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(I2C->SR1, I2C_SR1_SB) == 0) {
 5260              		.loc 2 2457 9
 5261 0194 002B     		cmp	r3, #0
 5262 0196 F3D0     		beq	.L272
2462:Core/Src/stm32f103xx_CMSIS.c **** 			}
2463:Core/Src/stm32f103xx_CMSIS.c **** 
2464:Core/Src/stm32f103xx_CMSIS.c **** 		}
2465:Core/Src/stm32f103xx_CMSIS.c **** 		//!
2466:Core/Src/stm32f103xx_CMSIS.c **** 		/*  I2C_SR1_SB     
2467:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->SR1;
 5263              		.loc 2 2467 6
 5264 0198 7B68     		ldr	r3, [r7, #4]
 5265 019a 5B69     		ldr	r3, [r3, #20]
2468:Core/Src/stm32f103xx_CMSIS.c **** 		I2C->DR = (Adress_Device << 1 | 1); // +  Read
 5266              		.loc 2 2468 28
 5267 019c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5268 019e 5B00     		lsls	r3, r3, #1
 5269              		.loc 2 2468 33
 5270 01a0 43F00103 		orr	r3, r3, #1
 5271 01a4 1A46     		mov	r2, r3
 5272              		.loc 2 2468 11
 5273 01a6 7B68     		ldr	r3, [r7, #4]
 5274 01a8 1A61     		str	r2, [r3, #16]
2469:Core/Src/stm32f103xx_CMSIS.c **** 
2470:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5275              		.loc 2 2470 22
 5276 01aa 314A     		ldr	r2, .L283+4
 5277 01ac 3B6A     		ldr	r3, [r7, #32]
 5278 01ae 1360     		str	r3, [r2]
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 164


 5279              		.loc 2 2471 9
 5280 01b0 05E0     		b	.L273
 5281              	.L275:
2472:Core/Src/stm32f103xx_CMSIS.c **** 			//,   
2473:Core/Src/stm32f103xx_CMSIS.c **** 
2474:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5282              		.loc 2 2474 8
 5283 01b2 2F4B     		ldr	r3, .L283+4
 5284 01b4 1B68     		ldr	r3, [r3]
 5285              		.loc 2 2474 7
 5286 01b6 002B     		cmp	r3, #0
 5287 01b8 01D1     		bne	.L273
2475:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5288              		.loc 2 2475 12
 5289 01ba 0023     		movs	r3, #0
 5290 01bc 75E0     		b	.L260
 5291              	.L273:
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5292              		.loc 2 2471 11
 5293 01be 7B68     		ldr	r3, [r7, #4]
 5294 01c0 5B69     		ldr	r3, [r3, #20]
 5295 01c2 03F48063 		and	r3, r3, #1024
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5296              		.loc 2 2471 9
 5297 01c6 002B     		cmp	r3, #0
 5298 01c8 05D1     		bne	.L274
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5299              		.loc 2 2471 52 discriminator 1
 5300 01ca 7B68     		ldr	r3, [r7, #4]
 5301 01cc 5B69     		ldr	r3, [r3, #20]
 5302 01ce 03F00203 		and	r3, r3, #2
2471:Core/Src/stm32f103xx_CMSIS.c **** 		while ((READ_BIT(I2C->SR1, I2C_SR1_AF) == 0) && (READ_BIT(I2C->SR1, I2C_SR1_ADDR) == 0)) {
 5303              		.loc 2 2471 48 discriminator 1
 5304 01d2 002B     		cmp	r3, #0
 5305 01d4 EDD0     		beq	.L275
 5306              	.L274:
2476:Core/Src/stm32f103xx_CMSIS.c **** 			}
2477:Core/Src/stm32f103xx_CMSIS.c **** 
2478:Core/Src/stm32f103xx_CMSIS.c **** 		}
2479:Core/Src/stm32f103xx_CMSIS.c **** 
2480:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(I2C->SR1, I2C_SR1_ADDR)) {
 5307              		.loc 2 2480 7
 5308 01d6 7B68     		ldr	r3, [r7, #4]
 5309 01d8 5B69     		ldr	r3, [r3, #20]
 5310 01da 03F00203 		and	r3, r3, #2
 5311              		.loc 2 2480 6
 5312 01de 002B     		cmp	r3, #0
 5313 01e0 48D0     		beq	.L276
2481:Core/Src/stm32f103xx_CMSIS.c **** 			//  ,   ADDR
2482:Core/Src/stm32f103xx_CMSIS.c **** 			/*  ADDR   SR1,   SR2*/
2483:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR1;
 5314              		.loc 2 2483 7
 5315 01e2 7B68     		ldr	r3, [r7, #4]
 5316 01e4 5B69     		ldr	r3, [r3, #20]
2484:Core/Src/stm32f103xx_CMSIS.c **** 			I2C->SR2;
 5317              		.loc 2 2484 7
 5318 01e6 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 165


 5319 01e8 9B69     		ldr	r3, [r3, #24]
 5320              	.LBB8:
2485:Core/Src/stm32f103xx_CMSIS.c **** 
2486:Core/Src/stm32f103xx_CMSIS.c **** 			/* ,    */
2487:Core/Src/stm32f103xx_CMSIS.c **** 			for (uint16_t i = 0; i < Size_data; i++) {
 5321              		.loc 2 2487 18
 5322 01ea 0023     		movs	r3, #0
 5323 01ec BB81     		strh	r3, [r7, #12]	@ movhi
 5324              		.loc 2 2487 4
 5325 01ee 36E0     		b	.L277
 5326              	.L282:
2488:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5327              		.loc 2 2488 11
 5328 01f0 BA89     		ldrh	r2, [r7, #12]
 5329              		.loc 2 2488 23
 5330 01f2 BB8B     		ldrh	r3, [r7, #28]
 5331 01f4 013B     		subs	r3, r3, #1
 5332              		.loc 2 2488 8
 5333 01f6 9A42     		cmp	r2, r3
 5334 01f8 14DA     		bge	.L278
2489:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_ACK); //     
 5335              		.loc 2 2489 6
 5336 01fa 7B68     		ldr	r3, [r7, #4]
 5337 01fc 1B68     		ldr	r3, [r3]
 5338 01fe 43F48062 		orr	r2, r3, #1024
 5339 0202 7B68     		ldr	r3, [r7, #4]
 5340 0204 1A60     		str	r2, [r3]
2490:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ;
 5341              		.loc 2 2490 12
 5342 0206 00BF     		nop
 5343              	.L279:
 5344              		.loc 2 2490 13 discriminator 1
 5345 0208 7B68     		ldr	r3, [r7, #4]
 5346 020a 5B69     		ldr	r3, [r3, #20]
 5347 020c 03F04003 		and	r3, r3, #64
 5348              		.loc 2 2490 12 discriminator 1
 5349 0210 002B     		cmp	r3, #0
 5350 0212 F9D0     		beq	.L279
2491:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5351              		.loc 2 2491 23
 5352 0214 7B68     		ldr	r3, [r7, #4]
 5353 0216 1969     		ldr	r1, [r3, #16]
 5354              		.loc 2 2491 13
 5355 0218 BB89     		ldrh	r3, [r7, #12]
 5356 021a BA69     		ldr	r2, [r7, #24]
 5357 021c 1344     		add	r3, r3, r2
 5358              		.loc 2 2491 18
 5359 021e CAB2     		uxtb	r2, r1
 5360 0220 1A70     		strb	r2, [r3]
 5361 0222 19E0     		b	.L280
 5362              	.L278:
2492:Core/Src/stm32f103xx_CMSIS.c **** 				} else {
2493:Core/Src/stm32f103xx_CMSIS.c **** 					CLEAR_BIT(I2C->CR1, I2C_CR1_ACK); //  ,   
 5363              		.loc 2 2493 6
 5364 0224 7B68     		ldr	r3, [r7, #4]
 5365 0226 1B68     		ldr	r3, [r3]
 5366 0228 23F48062 		bic	r2, r3, #1024
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 166


 5367 022c 7B68     		ldr	r3, [r7, #4]
 5368 022e 1A60     		str	r2, [r3]
2494:Core/Src/stm32f103xx_CMSIS.c **** 
2495:Core/Src/stm32f103xx_CMSIS.c **** 					SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5369              		.loc 2 2495 6
 5370 0230 7B68     		ldr	r3, [r7, #4]
 5371 0232 1B68     		ldr	r3, [r3]
 5372 0234 43F40072 		orr	r2, r3, #512
 5373 0238 7B68     		ldr	r3, [r7, #4]
 5374 023a 1A60     		str	r2, [r3]
2496:Core/Src/stm32f103xx_CMSIS.c **** 					while (READ_BIT(I2C->SR1, I2C_SR1_RXNE) == 0) ; //,  
 5375              		.loc 2 2496 12
 5376 023c 00BF     		nop
 5377              	.L281:
 5378              		.loc 2 2496 13 discriminator 1
 5379 023e 7B68     		ldr	r3, [r7, #4]
 5380 0240 5B69     		ldr	r3, [r3, #20]
 5381 0242 03F04003 		and	r3, r3, #64
 5382              		.loc 2 2496 12 discriminator 1
 5383 0246 002B     		cmp	r3, #0
 5384 0248 F9D0     		beq	.L281
2497:Core/Src/stm32f103xx_CMSIS.c **** 					*(data + i) = I2C->DR; // 
 5385              		.loc 2 2497 23
 5386 024a 7B68     		ldr	r3, [r7, #4]
 5387 024c 1969     		ldr	r1, [r3, #16]
 5388              		.loc 2 2497 13
 5389 024e BB89     		ldrh	r3, [r7, #12]
 5390 0250 BA69     		ldr	r2, [r7, #24]
 5391 0252 1344     		add	r3, r3, r2
 5392              		.loc 2 2497 18
 5393 0254 CAB2     		uxtb	r2, r1
 5394 0256 1A70     		strb	r2, [r3]
 5395              	.L280:
2487:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5396              		.loc 2 2487 41 discriminator 2
 5397 0258 BB89     		ldrh	r3, [r7, #12]
 5398 025a 0133     		adds	r3, r3, #1
 5399 025c BB81     		strh	r3, [r7, #12]	@ movhi
 5400              	.L277:
2487:Core/Src/stm32f103xx_CMSIS.c **** 				if (i < Size_data - 1) {
 5401              		.loc 2 2487 4 discriminator 1
 5402 025e BA89     		ldrh	r2, [r7, #12]
 5403 0260 BB8B     		ldrh	r3, [r7, #28]
 5404 0262 9A42     		cmp	r2, r3
 5405 0264 C4D3     		bcc	.L282
 5406              	.LBE8:
2498:Core/Src/stm32f103xx_CMSIS.c **** 				}
2499:Core/Src/stm32f103xx_CMSIS.c **** 			} return true;
 5407              		.loc 2 2499 13
 5408 0266 0123     		movs	r3, #1
 5409 0268 1FE0     		b	.L260
 5410              	.L284:
 5411 026a 00BF     		.align	2
 5412              	.L283:
 5413 026c 000C0140 		.word	1073810432
 5414 0270 00000000 		.word	Timeout_counter_ms
 5415              	.L276:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 167


2500:Core/Src/stm32f103xx_CMSIS.c **** 
2501:Core/Src/stm32f103xx_CMSIS.c **** 		} else {
2502:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,  1  I2C_SR1_AF 
2503:Core/Src/stm32f103xx_CMSIS.c **** 			SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5416              		.loc 2 2503 4
 5417 0274 7B68     		ldr	r3, [r7, #4]
 5418 0276 1B68     		ldr	r3, [r3]
 5419 0278 43F40072 		orr	r2, r3, #512
 5420 027c 7B68     		ldr	r3, [r7, #4]
 5421 027e 1A60     		str	r2, [r3]
2504:Core/Src/stm32f103xx_CMSIS.c **** 			CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5422              		.loc 2 2504 4
 5423 0280 7B68     		ldr	r3, [r7, #4]
 5424 0282 5B69     		ldr	r3, [r3, #20]
 5425 0284 23F48062 		bic	r2, r3, #1024
 5426 0288 7B68     		ldr	r3, [r7, #4]
 5427 028a 5A61     		str	r2, [r3, #20]
2505:Core/Src/stm32f103xx_CMSIS.c **** 			return false;
 5428              		.loc 2 2505 11
 5429 028c 0023     		movs	r3, #0
 5430 028e 0CE0     		b	.L260
 5431              	.L266:
2506:Core/Src/stm32f103xx_CMSIS.c **** 		}
2507:Core/Src/stm32f103xx_CMSIS.c **** 
2508:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2509:Core/Src/stm32f103xx_CMSIS.c **** 		//   ,  1  I2C_SR1_AF 
2510:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(I2C->CR1, I2C_CR1_STOP); //
 5432              		.loc 2 2510 3
 5433 0290 7B68     		ldr	r3, [r7, #4]
 5434 0292 1B68     		ldr	r3, [r3]
 5435 0294 43F40072 		orr	r2, r3, #512
 5436 0298 7B68     		ldr	r3, [r7, #4]
 5437 029a 1A60     		str	r2, [r3]
2511:Core/Src/stm32f103xx_CMSIS.c **** 		CLEAR_BIT(I2C->SR1, I2C_SR1_AF); //  AF
 5438              		.loc 2 2511 3
 5439 029c 7B68     		ldr	r3, [r7, #4]
 5440 029e 5B69     		ldr	r3, [r3, #20]
 5441 02a0 23F48062 		bic	r2, r3, #1024
 5442 02a4 7B68     		ldr	r3, [r7, #4]
 5443 02a6 5A61     		str	r2, [r3, #20]
2512:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5444              		.loc 2 2512 10
 5445 02a8 0023     		movs	r3, #0
 5446              	.L260:
2513:Core/Src/stm32f103xx_CMSIS.c **** 	}
2514:Core/Src/stm32f103xx_CMSIS.c **** }
 5447              		.loc 2 2514 1
 5448 02aa 1846     		mov	r0, r3
 5449 02ac 1037     		adds	r7, r7, #16
 5450              		.cfi_def_cfa_offset 8
 5451 02ae BD46     		mov	sp, r7
 5452              		.cfi_def_cfa_register 13
 5453              		@ sp needed
 5454 02b0 80BD     		pop	{r7, pc}
 5455              		.cfi_endproc
 5456              	.LFE108:
 5458 02b2 00BF     		.section	.text.CMSIS_SPI1_init,"ax",%progbits
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 168


 5459              		.align	1
 5460              		.global	CMSIS_SPI1_init
 5461              		.syntax unified
 5462              		.thumb
 5463              		.thumb_func
 5465              	CMSIS_SPI1_init:
 5466              	.LFB109:
2515:Core/Src/stm32f103xx_CMSIS.c **** 
2516:Core/Src/stm32f103xx_CMSIS.c **** 
2517:Core/Src/stm32f103xx_CMSIS.c **** /*=================================  SPI ========================================
2518:Core/Src/stm32f103xx_CMSIS.c **** 
2519:Core/Src/stm32f103xx_CMSIS.c **** /**
2520:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2521:Core/Src/stm32f103xx_CMSIS.c **** *  @breif Serial peripheral interface (SPI)
2522:Core/Src/stm32f103xx_CMSIS.c **** *  Reference Manual/. .25 Serial peripheral interface (SPI) (. 699)
2523:Core/Src/stm32f103xx_CMSIS.c **** ***************************************************************************************
2524:Core/Src/stm32f103xx_CMSIS.c **** */
2525:Core/Src/stm32f103xx_CMSIS.c **** 
2526:Core/Src/stm32f103xx_CMSIS.c **** /* */
2527:Core/Src/stm32f103xx_CMSIS.c **** /*
2528:Core/Src/stm32f103xx_CMSIS.c ****  *  , , 
2529:Core/Src/stm32f103xx_CMSIS.c ****  *    ,  , 
2530:Core/Src/stm32f103xx_CMSIS.c ****  *   SCK    
2531:Core/Src/stm32f103xx_CMSIS.c ****  *     .
2532:Core/Src/stm32f103xx_CMSIS.c ****  */
2533:Core/Src/stm32f103xx_CMSIS.c **** 
2534:Core/Src/stm32f103xx_CMSIS.c ****  /*:*/
2535:Core/Src/stm32f103xx_CMSIS.c ****  /*
2536:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2537:Core/Src/stm32f103xx_CMSIS.c ****   * -        
2538:Core/Src/stm32f103xx_CMSIS.c ****   * -   8  16   
2539:Core/Src/stm32f103xx_CMSIS.c ****   * -    Master  Slave
2540:Core/Src/stm32f103xx_CMSIS.c ****   * -     Multimaster
2541:Core/Src/stm32f103xx_CMSIS.c ****   * - 8     
2542:Core/Src/stm32f103xx_CMSIS.c ****   * -    (fPCLK/2 max)
2543:Core/Src/stm32f103xx_CMSIS.c ****   * -   ,   ,    
2544:Core/Src/stm32f103xx_CMSIS.c ****   * -  NSS     
2545:Core/Src/stm32f103xx_CMSIS.c ****   *      :    
2546:Core/Src/stm32f103xx_CMSIS.c ****   * -     (Polarity and phase)
2547:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2548:Core/Src/stm32f103xx_CMSIS.c ****   * -       
2549:Core/Src/stm32f103xx_CMSIS.c ****   * -     SPI
2550:Core/Src/stm32f103xx_CMSIS.c ****   * -  CRC:
2551:Core/Src/stm32f103xx_CMSIS.c ****   *   -  CRC   ,   
2552:Core/Src/stm32f103xx_CMSIS.c ****   *   -    CRC   
2553:Core/Src/stm32f103xx_CMSIS.c ****   * -  ,    CRC  
2554:Core/Src/stm32f103xx_CMSIS.c ****   * - 1        DM
2555:Core/Src/stm32f103xx_CMSIS.c ****  */
2556:Core/Src/stm32f103xx_CMSIS.c **** 
2557:Core/Src/stm32f103xx_CMSIS.c ****  /*SPI interrupts (. .. 25.3.11 .722)*/
2558:Core/Src/stm32f103xx_CMSIS.c ****  /*---------------------SPI interrupt requests-------------------------*/
2559:Core/Src/stm32f103xx_CMSIS.c ****  /*______________________________________________________________________________
2560:Core/Src/stm32f103xx_CMSIS.c ****    |______Interrupt event________|_______Event flag______|___Enable Control bit__|
2561:Core/Src/stm32f103xx_CMSIS.c ****    |Transmit buffer empty flag   |          TXE          |          TXEIE        |
2562:Core/Src/stm32f103xx_CMSIS.c ****    |Receive buffer not empty flag|          RXNE         |__________RXNEIE_______|
2563:Core/Src/stm32f103xx_CMSIS.c ****    |Master Mode fault event      |          MODF         |                       |
2564:Core/Src/stm32f103xx_CMSIS.c ****    |Overrun error                |          OVR          |          ERRIE        |
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 169


2565:Core/Src/stm32f103xx_CMSIS.c ****    |CRC error flag_______________|__________CRCERR_______|_______________________|
2566:Core/Src/stm32f103xx_CMSIS.c **** 
2567:Core/Src/stm32f103xx_CMSIS.c ****    */
2568:Core/Src/stm32f103xx_CMSIS.c **** 
2569:Core/Src/stm32f103xx_CMSIS.c ****    /*----SPI and I2S registers( .. 25.5   742)-------*/
2570:Core/Src/stm32f103xx_CMSIS.c **** 
2571:Core/Src/stm32f103xx_CMSIS.c **** void CMSIS_SPI1_init(void) {
 5467              		.loc 2 2571 28
 5468              		.cfi_startproc
 5469              		@ args = 0, pretend = 0, frame = 0
 5470              		@ frame_needed = 1, uses_anonymous_args = 0
 5471              		@ link register save eliminated.
 5472 0000 80B4     		push	{r7}
 5473              		.cfi_def_cfa_offset 4
 5474              		.cfi_offset 7, -4
 5475 0002 00AF     		add	r7, sp, #0
 5476              		.cfi_def_cfa_register 7
2572:Core/Src/stm32f103xx_CMSIS.c **** 	/* GPIO*/
2573:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_AFIOEN); //  
 5477              		.loc 2 2573 2
 5478 0004 5F4B     		ldr	r3, .L286
 5479 0006 9B69     		ldr	r3, [r3, #24]
 5480 0008 5E4A     		ldr	r2, .L286
 5481 000a 43F00103 		orr	r3, r3, #1
 5482 000e 9361     		str	r3, [r2, #24]
2574:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN); //  SPI1
 5483              		.loc 2 2574 2
 5484 0010 5C4B     		ldr	r3, .L286
 5485 0012 9B69     		ldr	r3, [r3, #24]
 5486 0014 5B4A     		ldr	r2, .L286
 5487 0016 43F48053 		orr	r3, r3, #4096
 5488 001a 9361     		str	r3, [r2, #24]
2575:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPAEN); //  
 5489              		.loc 2 2575 2
 5490 001c 594B     		ldr	r3, .L286
 5491 001e 9B69     		ldr	r3, [r3, #24]
 5492 0020 584A     		ldr	r2, .L286
 5493 0022 43F00403 		orr	r3, r3, #4
 5494 0026 9361     		str	r3, [r2, #24]
2576:Core/Src/stm32f103xx_CMSIS.c **** 	/* :*/
2577:Core/Src/stm32f103xx_CMSIS.c **** 	//PA4 - NSS
2578:Core/Src/stm32f103xx_CMSIS.c **** 	//PA5 - SCK
2579:Core/Src/stm32f103xx_CMSIS.c **** 	//PA6 - MISO
2580:Core/Src/stm32f103xx_CMSIS.c **** 	//PA7 - MOSI
2581:Core/Src/stm32f103xx_CMSIS.c **** 	//   SPI   Master
2582:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2583:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_SCK  Master - Alternate function push-pull
2584:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MOSI:
2585:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Alternate function push-pull
2586:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Simplex bidirectional data wire / master - Alternate function push-pull
2587:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_MISO:
2588:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Full duplex / master - Input floating / Input pull-up
2589:Core/Src/stm32f103xx_CMSIS.c **** 	 *
2590:Core/Src/stm32f103xx_CMSIS.c **** 	 * SPIx_NSS:
2591:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master /slave - Input floating/ Input pull-up / Input pull-down
2592:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Hardware master/ NSS output enabled - Alternate function push-pull
2593:Core/Src/stm32f103xx_CMSIS.c **** 	 *             Software - Not used. Can be used as a GPIO
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 170


2594:Core/Src/stm32f103xx_CMSIS.c **** 	 */
2595:Core/Src/stm32f103xx_CMSIS.c **** 	 //      SPI, 
2596:Core/Src/stm32f103xx_CMSIS.c **** 
2597:Core/Src/stm32f103xx_CMSIS.c **** 	 /*SPI control register 1 (SPI_CR1) (not used in I2S mode)(. .. 25.5.1  742)*/
2598:Core/Src/stm32f103xx_CMSIS.c **** 	/*
2599:Core/Src/stm32f103xx_CMSIS.c **** 	 * Bits 5:3 BR[2:0]: Baud rate control
2600:Core/Src/stm32f103xx_CMSIS.c **** 	 * 000: fPCLK/2
2601:Core/Src/stm32f103xx_CMSIS.c **** 	 * 001: fPCLK/4
2602:Core/Src/stm32f103xx_CMSIS.c **** 	 * 010: fPCLK/8
2603:Core/Src/stm32f103xx_CMSIS.c **** 	 * 011: fPCLK/16
2604:Core/Src/stm32f103xx_CMSIS.c **** 	 * 100: fPCLK/32
2605:Core/Src/stm32f103xx_CMSIS.c **** 	 * 101: fPCLK/64
2606:Core/Src/stm32f103xx_CMSIS.c **** 	 * 110: fPCLK/128
2607:Core/Src/stm32f103xx_CMSIS.c **** 	 * 111: fPCLK/256
2608:Core/Src/stm32f103xx_CMSIS.c **** 	 * */
2609:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(SPI1->CR1, SPI_CR1_BR, 0b011 << SPI_CR1_BR_Pos); //fPCLK/4. 72000000/32 = 2.22 MBits/s
 5495              		.loc 2 2609 2
 5496 0028 574B     		ldr	r3, .L286+4
 5497 002a 1B68     		ldr	r3, [r3]
 5498 002c 23F03803 		bic	r3, r3, #56
 5499 0030 554A     		ldr	r2, .L286+4
 5500 0032 43F01803 		orr	r3, r3, #24
 5501 0036 1360     		str	r3, [r2]
2610:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPOL); //
 5502              		.loc 2 2610 2
 5503 0038 534B     		ldr	r3, .L286+4
 5504 003a 1B68     		ldr	r3, [r3]
 5505 003c 524A     		ldr	r2, .L286+4
 5506 003e 43F00203 		orr	r3, r3, #2
 5507 0042 1360     		str	r3, [r2]
2611:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_CPHA); //
 5508              		.loc 2 2611 2
 5509 0044 504B     		ldr	r3, .L286+4
 5510 0046 1B68     		ldr	r3, [r3]
 5511 0048 4F4A     		ldr	r2, .L286+4
 5512 004a 43F00103 		orr	r3, r3, #1
 5513 004e 1360     		str	r3, [r2]
2612:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_DFF); //0: 8-bit data frame format is selected for transmission/recep
 5514              		.loc 2 2612 2
 5515 0050 4D4B     		ldr	r3, .L286+4
 5516 0052 1B68     		ldr	r3, [r3]
 5517 0054 4C4A     		ldr	r2, .L286+4
 5518 0056 23F40063 		bic	r3, r3, #2048
 5519 005a 1360     		str	r3, [r2]
2613:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_LSBFIRST); //0: MSB transmitted first
 5520              		.loc 2 2613 2
 5521 005c 4A4B     		ldr	r3, .L286+4
 5522 005e 1B68     		ldr	r3, [r3]
 5523 0060 494A     		ldr	r2, .L286+4
 5524 0062 23F08003 		bic	r3, r3, #128
 5525 0066 1360     		str	r3, [r2]
2614:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSM); //1: Software slave management enabled
 5526              		.loc 2 2614 2
 5527 0068 474B     		ldr	r3, .L286+4
 5528 006a 1B68     		ldr	r3, [r3]
 5529 006c 464A     		ldr	r2, .L286+4
 5530 006e 43F40073 		orr	r3, r3, #512
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 171


 5531 0072 1360     		str	r3, [r2]
2615:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SSI); //1: Software slave management enabled
 5532              		.loc 2 2615 2
 5533 0074 444B     		ldr	r3, .L286+4
 5534 0076 1B68     		ldr	r3, [r3]
 5535 0078 434A     		ldr	r2, .L286+4
 5536 007a 43F48073 		orr	r3, r3, #256
 5537 007e 1360     		str	r3, [r2]
2616:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_MSTR); //1: Master configuration
 5538              		.loc 2 2616 2
 5539 0080 414B     		ldr	r3, .L286+4
 5540 0082 1B68     		ldr	r3, [r3]
 5541 0084 404A     		ldr	r2, .L286+4
 5542 0086 43F00403 		orr	r3, r3, #4
 5543 008a 1360     		str	r3, [r2]
2617:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_BIDIMODE); //0: 2-line unidirectional data mode selected
 5544              		.loc 2 2617 2
 5545 008c 3E4B     		ldr	r3, .L286+4
 5546 008e 1B68     		ldr	r3, [r3]
 5547 0090 3D4A     		ldr	r2, .L286+4
 5548 0092 23F40043 		bic	r3, r3, #32768
 5549 0096 1360     		str	r3, [r2]
2618:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_RXONLY); //0: Full duplex (Transmit and receive)
 5550              		.loc 2 2618 2
 5551 0098 3B4B     		ldr	r3, .L286+4
 5552 009a 1B68     		ldr	r3, [r3]
 5553 009c 3A4A     		ldr	r2, .L286+4
 5554 009e 23F48063 		bic	r3, r3, #1024
 5555 00a2 1360     		str	r3, [r2]
2619:Core/Src/stm32f103xx_CMSIS.c **** 
2620:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(SPI1->CR1, SPI_CR1_SPE); // SPI
 5556              		.loc 2 2620 2
 5557 00a4 384B     		ldr	r3, .L286+4
 5558 00a6 1B68     		ldr	r3, [r3]
 5559 00a8 374A     		ldr	r2, .L286+4
 5560 00aa 43F04003 		orr	r3, r3, #64
 5561 00ae 1360     		str	r3, [r2]
2621:Core/Src/stm32f103xx_CMSIS.c ****     
2622:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCEN); //0: CRC calculation disabled
 5562              		.loc 2 2622 2
 5563 00b0 354B     		ldr	r3, .L286+4
 5564 00b2 1B68     		ldr	r3, [r3]
 5565 00b4 344A     		ldr	r2, .L286+4
 5566 00b6 23F40053 		bic	r3, r3, #8192
 5567 00ba 1360     		str	r3, [r2]
2623:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR1, SPI_CR1_CRCNEXT); // 0: Data phase (no CRC phase) 
 5568              		.loc 2 2623 2
 5569 00bc 324B     		ldr	r3, .L286+4
 5570 00be 1B68     		ldr	r3, [r3]
 5571 00c0 314A     		ldr	r2, .L286+4
 5572 00c2 23F48053 		bic	r3, r3, #4096
 5573 00c6 1360     		str	r3, [r2]
2624:Core/Src/stm32f103xx_CMSIS.c ****  
2625:Core/Src/stm32f103xx_CMSIS.c **** 
2626:Core/Src/stm32f103xx_CMSIS.c **** 
2627:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI control register 2 (SPI_CR2) (. .. 25.5.2  744)*/
2628:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXDMAEN); //0: Rx buffer DMA disabled
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 172


 5574              		.loc 2 2628 2
 5575 00c8 2F4B     		ldr	r3, .L286+4
 5576 00ca 5B68     		ldr	r3, [r3, #4]
 5577 00cc 2E4A     		ldr	r2, .L286+4
 5578 00ce 23F00103 		bic	r3, r3, #1
 5579 00d2 5360     		str	r3, [r2, #4]
2629:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXDMAEN); //0: Tx buffer DMA disabled
 5580              		.loc 2 2629 2
 5581 00d4 2C4B     		ldr	r3, .L286+4
 5582 00d6 5B68     		ldr	r3, [r3, #4]
 5583 00d8 2B4A     		ldr	r2, .L286+4
 5584 00da 23F00203 		bic	r3, r3, #2
 5585 00de 5360     		str	r3, [r2, #4]
2630:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_SSOE); //0: SS output is disabled in master mode and the cell can wor
 5586              		.loc 2 2630 2
 5587 00e0 294B     		ldr	r3, .L286+4
 5588 00e2 5B68     		ldr	r3, [r3, #4]
 5589 00e4 284A     		ldr	r2, .L286+4
 5590 00e6 23F00403 		bic	r3, r3, #4
 5591 00ea 5360     		str	r3, [r2, #4]
2631:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_ERRIE); //0: Error interrupt is masked
 5592              		.loc 2 2631 2
 5593 00ec 264B     		ldr	r3, .L286+4
 5594 00ee 5B68     		ldr	r3, [r3, #4]
 5595 00f0 254A     		ldr	r2, .L286+4
 5596 00f2 23F02003 		bic	r3, r3, #32
 5597 00f6 5360     		str	r3, [r2, #4]
2632:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_RXNEIE); //0: RXNE interrupt masked 
 5598              		.loc 2 2632 2
 5599 00f8 234B     		ldr	r3, .L286+4
 5600 00fa 5B68     		ldr	r3, [r3, #4]
 5601 00fc 224A     		ldr	r2, .L286+4
 5602 00fe 23F04003 		bic	r3, r3, #64
 5603 0102 5360     		str	r3, [r2, #4]
2633:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->CR2, SPI_CR2_TXEIE); //0: TXE interrupt masked 
 5604              		.loc 2 2633 2
 5605 0104 204B     		ldr	r3, .L286+4
 5606 0106 5B68     		ldr	r3, [r3, #4]
 5607 0108 1F4A     		ldr	r2, .L286+4
 5608 010a 23F08003 		bic	r3, r3, #128
 5609 010e 5360     		str	r3, [r2, #4]
2634:Core/Src/stm32f103xx_CMSIS.c **** 
2635:Core/Src/stm32f103xx_CMSIS.c **** 	/*SPI_I2S configuration register (SPI_I2SCFGR) (. .. 25.5.8  748)*/
2636:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(SPI1->I2SCFGR, SPI_I2SCFGR_I2SMOD); //..  F103C6T6  I2S,  
 5610              		.loc 2 2636 2
 5611 0110 1D4B     		ldr	r3, .L286+4
 5612 0112 DB69     		ldr	r3, [r3, #28]
 5613 0114 1C4A     		ldr	r2, .L286+4
 5614 0116 23F40063 		bic	r3, r3, #2048
 5615 011a D361     		str	r3, [r2, #28]
2637:Core/Src/stm32f103xx_CMSIS.c **** 
2638:Core/Src/stm32f103xx_CMSIS.c **** 
2639:Core/Src/stm32f103xx_CMSIS.c **** 	//SCK - PA5:
2640:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE5, 0b11 << GPIO_CRL_MODE5_Pos); //Maximum output speed 50 MHz
 5616              		.loc 2 2640 2
 5617 011c 1B4B     		ldr	r3, .L286+8
 5618 011e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 173


 5619 0120 1A4A     		ldr	r2, .L286+8
 5620 0122 43F44013 		orr	r3, r3, #3145728
 5621 0126 1360     		str	r3, [r2]
2641:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF5, 0b10 << GPIO_CRL_CNF5_Pos); //Alternate Function output Push
 5622              		.loc 2 2641 2
 5623 0128 184B     		ldr	r3, .L286+8
 5624 012a 1B68     		ldr	r3, [r3]
 5625 012c 23F44003 		bic	r3, r3, #12582912
 5626 0130 164A     		ldr	r2, .L286+8
 5627 0132 43F40003 		orr	r3, r3, #8388608
 5628 0136 1360     		str	r3, [r2]
2642:Core/Src/stm32f103xx_CMSIS.c **** 	//MISO - PA6:
2643:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE6, 0b00 << GPIO_CRL_MODE6_Pos); //Reserved
 5629              		.loc 2 2643 2
 5630 0138 144B     		ldr	r3, .L286+8
 5631 013a 1B68     		ldr	r3, [r3]
 5632 013c 134A     		ldr	r2, .L286+8
 5633 013e 23F04073 		bic	r3, r3, #50331648
 5634 0142 1360     		str	r3, [r2]
2644:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF6, 0b1 << GPIO_CRL_CNF6_Pos); //Input pull-up
 5635              		.loc 2 2644 2
 5636 0144 114B     		ldr	r3, .L286+8
 5637 0146 1B68     		ldr	r3, [r3]
 5638 0148 23F04063 		bic	r3, r3, #201326592
 5639 014c 0F4A     		ldr	r2, .L286+8
 5640 014e 43F08063 		orr	r3, r3, #67108864
 5641 0152 1360     		str	r3, [r2]
2645:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(GPIOA->ODR, GPIO_ODR_ODR6); //Pull-Up
 5642              		.loc 2 2645 2
 5643 0154 0D4B     		ldr	r3, .L286+8
 5644 0156 DB68     		ldr	r3, [r3, #12]
 5645 0158 0C4A     		ldr	r2, .L286+8
 5646 015a 43F04003 		orr	r3, r3, #64
 5647 015e D360     		str	r3, [r2, #12]
2646:Core/Src/stm32f103xx_CMSIS.c **** 	//MOSI - PA7:
2647:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_MODE7, 0b11 << GPIO_CRL_MODE7_Pos); //Maximum output speed 50 MHz
 5648              		.loc 2 2647 2
 5649 0160 0A4B     		ldr	r3, .L286+8
 5650 0162 1B68     		ldr	r3, [r3]
 5651 0164 094A     		ldr	r2, .L286+8
 5652 0166 43F04053 		orr	r3, r3, #805306368
 5653 016a 1360     		str	r3, [r2]
2648:Core/Src/stm32f103xx_CMSIS.c **** 	MODIFY_REG(GPIOA->CRL, GPIO_CRL_CNF7, 0b10 << GPIO_CRL_CNF7_Pos); //Alternate Function output Push
 5654              		.loc 2 2648 2
 5655 016c 074B     		ldr	r3, .L286+8
 5656 016e 1B68     		ldr	r3, [r3]
 5657 0170 23F04043 		bic	r3, r3, #-1073741824
 5658 0174 054A     		ldr	r2, .L286+8
 5659 0176 43F00043 		orr	r3, r3, #-2147483648
 5660 017a 1360     		str	r3, [r2]
2649:Core/Src/stm32f103xx_CMSIS.c **** }
 5661              		.loc 2 2649 1
 5662 017c 00BF     		nop
 5663 017e BD46     		mov	sp, r7
 5664              		.cfi_def_cfa_register 13
 5665              		@ sp needed
 5666 0180 80BC     		pop	{r7}
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 174


 5667              		.cfi_restore 7
 5668              		.cfi_def_cfa_offset 0
 5669 0182 7047     		bx	lr
 5670              	.L287:
 5671              		.align	2
 5672              	.L286:
 5673 0184 00100240 		.word	1073876992
 5674 0188 00300140 		.word	1073819648
 5675 018c 00080140 		.word	1073809408
 5676              		.cfi_endproc
 5677              	.LFE109:
 5679              		.section	.text.CMSIS_SPI_Data_Transmit_8BIT,"ax",%progbits
 5680              		.align	1
 5681              		.global	CMSIS_SPI_Data_Transmit_8BIT
 5682              		.syntax unified
 5683              		.thumb
 5684              		.thumb_func
 5686              	CMSIS_SPI_Data_Transmit_8BIT:
 5687              	.LFB110:
2650:Core/Src/stm32f103xx_CMSIS.c **** 
2651:Core/Src/stm32f103xx_CMSIS.c **** /**
2652:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2653:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2654:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2655:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2656:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2657:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2658:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2659:Core/Src/stm32f103xx_CMSIS.c ****  */
2660:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Tim
 5688              		.loc 2 2660 109
 5689              		.cfi_startproc
 5690              		@ args = 0, pretend = 0, frame = 24
 5691              		@ frame_needed = 1, uses_anonymous_args = 0
 5692              		@ link register save eliminated.
 5693 0000 80B4     		push	{r7}
 5694              		.cfi_def_cfa_offset 4
 5695              		.cfi_offset 7, -4
 5696 0002 87B0     		sub	sp, sp, #28
 5697              		.cfi_def_cfa_offset 32
 5698 0004 00AF     		add	r7, sp, #0
 5699              		.cfi_def_cfa_register 7
 5700 0006 F860     		str	r0, [r7, #12]
 5701 0008 B960     		str	r1, [r7, #8]
 5702 000a 3B60     		str	r3, [r7]
 5703 000c 1346     		mov	r3, r2	@ movhi
 5704 000e FB80     		strh	r3, [r7, #6]	@ movhi
2661:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2662:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5705              		.loc 2 2662 7
 5706 0010 FB68     		ldr	r3, [r7, #12]
 5707 0012 9B68     		ldr	r3, [r3, #8]
 5708 0014 03F08003 		and	r3, r3, #128
 5709              		.loc 2 2662 5
 5710 0018 002B     		cmp	r3, #0
 5711 001a 47D1     		bne	.L289
2663:Core/Src/stm32f103xx_CMSIS.c **** 		//  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 175


2664:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 5712              		.loc 2 2664 13
 5713 001c BB68     		ldr	r3, [r7, #8]
 5714 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5715 0020 1A46     		mov	r2, r3
 5716              		.loc 2 2664 11
 5717 0022 FB68     		ldr	r3, [r7, #12]
 5718 0024 DA60     		str	r2, [r3, #12]
 5719              	.LBB9:
2665:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2666:Core/Src/stm32f103xx_CMSIS.c ****         
2667:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 5720              		.loc 2 2667 17
 5721 0026 0123     		movs	r3, #1
 5722 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5723              		.loc 2 2667 3
 5724 002a 19E0     		b	.L290
 5725              	.L294:
2668:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5726              		.loc 2 2668 23
 5727 002c 224A     		ldr	r2, .L299
 5728 002e 3B68     		ldr	r3, [r7]
 5729 0030 1360     		str	r3, [r2]
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5730              		.loc 2 2669 10
 5731 0032 05E0     		b	.L291
 5732              	.L293:
2670:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2671:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 5733              		.loc 2 2671 9
 5734 0034 204B     		ldr	r3, .L299
 5735 0036 1B68     		ldr	r3, [r3]
 5736              		.loc 2 2671 8
 5737 0038 002B     		cmp	r3, #0
 5738 003a 01D1     		bne	.L291
2672:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5739              		.loc 2 2672 13
 5740 003c 0023     		movs	r3, #0
 5741 003e 36E0     		b	.L292
 5742              	.L291:
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5743              		.loc 2 2669 12
 5744 0040 FB68     		ldr	r3, [r7, #12]
 5745 0042 9B68     		ldr	r3, [r3, #8]
 5746 0044 03F00203 		and	r3, r3, #2
2669:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5747              		.loc 2 2669 10
 5748 0048 002B     		cmp	r3, #0
 5749 004a F3D0     		beq	.L293
2673:Core/Src/stm32f103xx_CMSIS.c **** 				}
2674:Core/Src/stm32f103xx_CMSIS.c **** 			}
2675:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 5750              		.loc 2 2675 21 discriminator 2
 5751 004c FB8A     		ldrh	r3, [r7, #22]
 5752 004e BA68     		ldr	r2, [r7, #8]
 5753 0050 1344     		add	r3, r3, r2
 5754              		.loc 2 2675 14 discriminator 2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 176


 5755 0052 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5756 0054 1A46     		mov	r2, r3
 5757              		.loc 2 2675 12 discriminator 2
 5758 0056 FB68     		ldr	r3, [r7, #12]
 5759 0058 DA60     		str	r2, [r3, #12]
2667:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5760              		.loc 2 2667 40 discriminator 2
 5761 005a FB8A     		ldrh	r3, [r7, #22]
 5762 005c 0133     		adds	r3, r3, #1
 5763 005e FB82     		strh	r3, [r7, #22]	@ movhi
 5764              	.L290:
2667:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5765              		.loc 2 2667 3 discriminator 1
 5766 0060 FA8A     		ldrh	r2, [r7, #22]
 5767 0062 FB88     		ldrh	r3, [r7, #6]
 5768 0064 9A42     		cmp	r2, r3
 5769 0066 E1D3     		bcc	.L294
 5770              	.LBE9:
2676:Core/Src/stm32f103xx_CMSIS.c **** 		}
2677:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5771              		.loc 2 2677 22
 5772 0068 134A     		ldr	r2, .L299
 5773 006a 3B68     		ldr	r3, [r7]
 5774 006c 1360     		str	r3, [r2]
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5775              		.loc 2 2678 9
 5776 006e 05E0     		b	.L295
 5777              	.L296:
2679:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2680:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2681:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5778              		.loc 2 2681 8
 5779 0070 114B     		ldr	r3, .L299
 5780 0072 1B68     		ldr	r3, [r3]
 5781              		.loc 2 2681 7
 5782 0074 002B     		cmp	r3, #0
 5783 0076 01D1     		bne	.L295
2682:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5784              		.loc 2 2682 12
 5785 0078 0023     		movs	r3, #0
 5786 007a 18E0     		b	.L292
 5787              	.L295:
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5788              		.loc 2 2678 11
 5789 007c FB68     		ldr	r3, [r7, #12]
 5790 007e 9B68     		ldr	r3, [r3, #8]
 5791 0080 03F00203 		and	r3, r3, #2
2678:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5792              		.loc 2 2678 9
 5793 0084 002B     		cmp	r3, #0
 5794 0086 F3D0     		beq	.L296
2683:Core/Src/stm32f103xx_CMSIS.c **** 			}
2684:Core/Src/stm32f103xx_CMSIS.c **** 		}
2685:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5795              		.loc 2 2685 22
 5796 0088 0B4A     		ldr	r2, .L299
 5797 008a 3B68     		ldr	r3, [r7]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 177


 5798 008c 1360     		str	r3, [r2]
2686:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5799              		.loc 2 2686 9
 5800 008e 05E0     		b	.L297
 5801              	.L298:
2687:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2688:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2689:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5802              		.loc 2 2689 8
 5803 0090 094B     		ldr	r3, .L299
 5804 0092 1B68     		ldr	r3, [r3]
 5805              		.loc 2 2689 7
 5806 0094 002B     		cmp	r3, #0
 5807 0096 01D1     		bne	.L297
2690:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5808              		.loc 2 2690 12
 5809 0098 0023     		movs	r3, #0
 5810 009a 08E0     		b	.L292
 5811              	.L297:
2686:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5812              		.loc 2 2686 10
 5813 009c FB68     		ldr	r3, [r7, #12]
 5814 009e 9B68     		ldr	r3, [r3, #8]
 5815 00a0 03F08003 		and	r3, r3, #128
2686:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5816              		.loc 2 2686 9
 5817 00a4 002B     		cmp	r3, #0
 5818 00a6 F3D1     		bne	.L298
2691:Core/Src/stm32f103xx_CMSIS.c **** 			}
2692:Core/Src/stm32f103xx_CMSIS.c **** 		}
2693:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 5819              		.loc 2 2693 10
 5820 00a8 0123     		movs	r3, #1
 5821 00aa 00E0     		b	.L292
 5822              	.L289:
2694:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2695:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5823              		.loc 2 2695 10
 5824 00ac 0023     		movs	r3, #0
 5825              	.L292:
2696:Core/Src/stm32f103xx_CMSIS.c **** 	}
2697:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2698:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
2699:Core/Src/stm32f103xx_CMSIS.c **** }
 5826              		.loc 2 2699 1
 5827 00ae 1846     		mov	r0, r3
 5828 00b0 1C37     		adds	r7, r7, #28
 5829              		.cfi_def_cfa_offset 4
 5830 00b2 BD46     		mov	sp, r7
 5831              		.cfi_def_cfa_register 13
 5832              		@ sp needed
 5833 00b4 80BC     		pop	{r7}
 5834              		.cfi_restore 7
 5835              		.cfi_def_cfa_offset 0
 5836 00b6 7047     		bx	lr
 5837              	.L300:
 5838              		.align	2
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 178


 5839              	.L299:
 5840 00b8 00000000 		.word	Timeout_counter_ms
 5841              		.cfi_endproc
 5842              	.LFE110:
 5844              		.section	.text.CMSIS_SPI_Data_Transmit_16BIT,"ax",%progbits
 5845              		.align	1
 5846              		.global	CMSIS_SPI_Data_Transmit_16BIT
 5847              		.syntax unified
 5848              		.thumb
 5849              		.thumb_func
 5851              	CMSIS_SPI_Data_Transmit_16BIT:
 5852              	.LFB111:
2700:Core/Src/stm32f103xx_CMSIS.c **** 
2701:Core/Src/stm32f103xx_CMSIS.c **** /**
2702:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2703:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2704:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2705:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,   .
2706:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data -  16 -    . 
2707:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2708:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2709:Core/Src/stm32f103xx_CMSIS.c ****  */
2710:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Transmit_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t T
 5853              		.loc 2 2710 111
 5854              		.cfi_startproc
 5855              		@ args = 0, pretend = 0, frame = 24
 5856              		@ frame_needed = 1, uses_anonymous_args = 0
 5857              		@ link register save eliminated.
 5858 0000 80B4     		push	{r7}
 5859              		.cfi_def_cfa_offset 4
 5860              		.cfi_offset 7, -4
 5861 0002 87B0     		sub	sp, sp, #28
 5862              		.cfi_def_cfa_offset 32
 5863 0004 00AF     		add	r7, sp, #0
 5864              		.cfi_def_cfa_register 7
 5865 0006 F860     		str	r0, [r7, #12]
 5866 0008 B960     		str	r1, [r7, #8]
 5867 000a 3B60     		str	r3, [r7]
 5868 000c 1346     		mov	r3, r2	@ movhi
 5869 000e FB80     		strh	r3, [r7, #6]	@ movhi
2711:Core/Src/stm32f103xx_CMSIS.c **** 	//(. Reference Manual . 712 Transmit-only procedure (BIDIMODE=0 RXONLY=0))
2712:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5870              		.loc 2 2712 7
 5871 0010 FB68     		ldr	r3, [r7, #12]
 5872 0012 9B68     		ldr	r3, [r3, #8]
 5873 0014 03F08003 		and	r3, r3, #128
 5874              		.loc 2 2712 5
 5875 0018 002B     		cmp	r3, #0
 5876 001a 48D1     		bne	.L302
2713:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2714:Core/Src/stm32f103xx_CMSIS.c **** 		SPI->DR = *(data); //     
 5877              		.loc 2 2714 13
 5878 001c BB68     		ldr	r3, [r7, #8]
 5879 001e 1B88     		ldrh	r3, [r3]
 5880 0020 1A46     		mov	r2, r3
 5881              		.loc 2 2714 11
 5882 0022 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 179


 5883 0024 DA60     		str	r2, [r3, #12]
 5884              	.LBB10:
2715:Core/Src/stm32f103xx_CMSIS.c **** 		//(    TXE)
2716:Core/Src/stm32f103xx_CMSIS.c ****         
2717:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 1; i < Size_data; i++) {
 5885              		.loc 2 2717 17
 5886 0026 0123     		movs	r3, #1
 5887 0028 FB82     		strh	r3, [r7, #22]	@ movhi
 5888              		.loc 2 2717 3
 5889 002a 1AE0     		b	.L303
 5890              	.L307:
2718:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5891              		.loc 2 2718 23
 5892 002c 234A     		ldr	r2, .L312
 5893 002e 3B68     		ldr	r3, [r7]
 5894 0030 1360     		str	r3, [r2]
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5895              		.loc 2 2719 10
 5896 0032 05E0     		b	.L304
 5897              	.L306:
2720:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2721:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 5898              		.loc 2 2721 9
 5899 0034 214B     		ldr	r3, .L312
 5900 0036 1B68     		ldr	r3, [r3]
 5901              		.loc 2 2721 8
 5902 0038 002B     		cmp	r3, #0
 5903 003a 01D1     		bne	.L304
2722:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 5904              		.loc 2 2722 13
 5905 003c 0023     		movs	r3, #0
 5906 003e 37E0     		b	.L305
 5907              	.L304:
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5908              		.loc 2 2719 12
 5909 0040 FB68     		ldr	r3, [r7, #12]
 5910 0042 9B68     		ldr	r3, [r3, #8]
 5911 0044 03F00203 		and	r3, r3, #2
2719:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5912              		.loc 2 2719 10
 5913 0048 002B     		cmp	r3, #0
 5914 004a F3D0     		beq	.L306
2723:Core/Src/stm32f103xx_CMSIS.c **** 				}
2724:Core/Src/stm32f103xx_CMSIS.c **** 			}
2725:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = *(data + i); //   .
 5915              		.loc 2 2725 21 discriminator 2
 5916 004c FB8A     		ldrh	r3, [r7, #22]
 5917 004e 5B00     		lsls	r3, r3, #1
 5918 0050 BA68     		ldr	r2, [r7, #8]
 5919 0052 1344     		add	r3, r3, r2
 5920              		.loc 2 2725 14 discriminator 2
 5921 0054 1B88     		ldrh	r3, [r3]
 5922 0056 1A46     		mov	r2, r3
 5923              		.loc 2 2725 12 discriminator 2
 5924 0058 FB68     		ldr	r3, [r7, #12]
 5925 005a DA60     		str	r2, [r3, #12]
2717:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 180


 5926              		.loc 2 2717 40 discriminator 2
 5927 005c FB8A     		ldrh	r3, [r7, #22]
 5928 005e 0133     		adds	r3, r3, #1
 5929 0060 FB82     		strh	r3, [r7, #22]	@ movhi
 5930              	.L303:
2717:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 5931              		.loc 2 2717 3 discriminator 1
 5932 0062 FA8A     		ldrh	r2, [r7, #22]
 5933 0064 FB88     		ldrh	r3, [r7, #6]
 5934 0066 9A42     		cmp	r2, r3
 5935 0068 E0D3     		bcc	.L307
 5936              	.LBE10:
2726:Core/Src/stm32f103xx_CMSIS.c **** 		}
2727:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5937              		.loc 2 2727 22
 5938 006a 144A     		ldr	r2, .L312
 5939 006c 3B68     		ldr	r3, [r7]
 5940 006e 1360     		str	r3, [r2]
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5941              		.loc 2 2728 9
 5942 0070 05E0     		b	.L308
 5943              	.L309:
2729:Core/Src/stm32f103xx_CMSIS.c **** 			//       S
2730:Core/Src/stm32f103xx_CMSIS.c **** 			//,  TXE   1.
2731:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5944              		.loc 2 2731 8
 5945 0072 124B     		ldr	r3, .L312
 5946 0074 1B68     		ldr	r3, [r3]
 5947              		.loc 2 2731 7
 5948 0076 002B     		cmp	r3, #0
 5949 0078 01D1     		bne	.L308
2732:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5950              		.loc 2 2732 12
 5951 007a 0023     		movs	r3, #0
 5952 007c 18E0     		b	.L305
 5953              	.L308:
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5954              		.loc 2 2728 11
 5955 007e FB68     		ldr	r3, [r7, #12]
 5956 0080 9B68     		ldr	r3, [r3, #8]
 5957 0082 03F00203 		and	r3, r3, #2
2728:Core/Src/stm32f103xx_CMSIS.c **** 		while (!READ_BIT(SPI->SR, SPI_SR_TXE)) {
 5958              		.loc 2 2728 9
 5959 0086 002B     		cmp	r3, #0
 5960 0088 F3D0     		beq	.L309
2733:Core/Src/stm32f103xx_CMSIS.c **** 			}
2734:Core/Src/stm32f103xx_CMSIS.c **** 		}
2735:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 5961              		.loc 2 2735 22
 5962 008a 0C4A     		ldr	r2, .L312
 5963 008c 3B68     		ldr	r3, [r7]
 5964 008e 1360     		str	r3, [r2]
2736:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5965              		.loc 2 2736 9
 5966 0090 05E0     		b	.L310
 5967              	.L311:
2737:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 181


2738:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2739:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 5968              		.loc 2 2739 8
 5969 0092 0A4B     		ldr	r3, .L312
 5970 0094 1B68     		ldr	r3, [r3]
 5971              		.loc 2 2739 7
 5972 0096 002B     		cmp	r3, #0
 5973 0098 01D1     		bne	.L310
2740:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 5974              		.loc 2 2740 12
 5975 009a 0023     		movs	r3, #0
 5976 009c 08E0     		b	.L305
 5977              	.L310:
2736:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5978              		.loc 2 2736 10
 5979 009e FB68     		ldr	r3, [r7, #12]
 5980 00a0 9B68     		ldr	r3, [r3, #8]
 5981 00a2 03F08003 		and	r3, r3, #128
2736:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 5982              		.loc 2 2736 9
 5983 00a6 002B     		cmp	r3, #0
 5984 00a8 F3D1     		bne	.L311
2741:Core/Src/stm32f103xx_CMSIS.c **** 			}
2742:Core/Src/stm32f103xx_CMSIS.c **** 		}
2743:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 5985              		.loc 2 2743 10
 5986 00aa 0123     		movs	r3, #1
 5987 00ac 00E0     		b	.L305
 5988              	.L302:
2744:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2745:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 5989              		.loc 2 2745 10
 5990 00ae 0023     		movs	r3, #0
 5991              	.L305:
2746:Core/Src/stm32f103xx_CMSIS.c **** 	}
2747:Core/Src/stm32f103xx_CMSIS.c **** 	//:
2748:Core/Src/stm32f103xx_CMSIS.c **** 	//       "transmit-o
2749:Core/Src/stm32f103xx_CMSIS.c **** }
 5992              		.loc 2 2749 1
 5993 00b0 1846     		mov	r0, r3
 5994 00b2 1C37     		adds	r7, r7, #28
 5995              		.cfi_def_cfa_offset 4
 5996 00b4 BD46     		mov	sp, r7
 5997              		.cfi_def_cfa_register 13
 5998              		@ sp needed
 5999 00b6 80BC     		pop	{r7}
 6000              		.cfi_restore 7
 6001              		.cfi_def_cfa_offset 0
 6002 00b8 7047     		bx	lr
 6003              	.L313:
 6004 00ba 00BF     		.align	2
 6005              	.L312:
 6006 00bc 00000000 		.word	Timeout_counter_ms
 6007              		.cfi_endproc
 6008              	.LFE111:
 6010              		.section	.text.CMSIS_SPI_Data_Receive_8BIT,"ax",%progbits
 6011              		.align	1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 182


 6012              		.global	CMSIS_SPI_Data_Receive_8BIT
 6013              		.syntax unified
 6014              		.thumb
 6015              		.thumb_func
 6017              	CMSIS_SPI_Data_Receive_8BIT:
 6018              	.LFB112:
2750:Core/Src/stm32f103xx_CMSIS.c **** 
2751:Core/Src/stm32f103xx_CMSIS.c **** /**
2752:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2753:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2754:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2755:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2756:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,    .
2757:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2758:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2759:Core/Src/stm32f103xx_CMSIS.c ****  */
2760:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_8BIT(SPI_TypeDef* SPI, uint8_t* data, uint16_t Size_data, uint32_t Time
 6019              		.loc 2 2760 108
 6020              		.cfi_startproc
 6021              		@ args = 0, pretend = 0, frame = 24
 6022              		@ frame_needed = 1, uses_anonymous_args = 0
 6023              		@ link register save eliminated.
 6024 0000 80B4     		push	{r7}
 6025              		.cfi_def_cfa_offset 4
 6026              		.cfi_offset 7, -4
 6027 0002 87B0     		sub	sp, sp, #28
 6028              		.cfi_def_cfa_offset 32
 6029 0004 00AF     		add	r7, sp, #0
 6030              		.cfi_def_cfa_register 7
 6031 0006 F860     		str	r0, [r7, #12]
 6032 0008 B960     		str	r1, [r7, #8]
 6033 000a 3B60     		str	r3, [r7]
 6034 000c 1346     		mov	r3, r2	@ movhi
 6035 000e FB80     		strh	r3, [r7, #6]	@ movhi
2761:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6036              		.loc 2 2761 7
 6037 0010 FB68     		ldr	r3, [r7, #12]
 6038 0012 9B68     		ldr	r3, [r3, #8]
 6039 0014 03F08003 		and	r3, r3, #128
 6040              		.loc 2 2761 5
 6041 0018 002B     		cmp	r3, #0
 6042 001a 43D1     		bne	.L315
2762:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2763:Core/Src/stm32f103xx_CMSIS.c ****         
2764:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6043              		.loc 2 2764 7
 6044 001c FB68     		ldr	r3, [r7, #12]
 6045 001e 9B68     		ldr	r3, [r3, #8]
 6046 0020 03F04003 		and	r3, r3, #64
 6047              		.loc 2 2764 6
 6048 0024 002B     		cmp	r3, #0
 6049 0026 05D1     		bne	.L316
 6050              		.loc 2 2764 40 discriminator 1
 6051 0028 FB68     		ldr	r3, [r7, #12]
 6052 002a 9B68     		ldr	r3, [r3, #8]
 6053 002c 03F00103 		and	r3, r3, #1
 6054              		.loc 2 2764 37 discriminator 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 183


 6055 0030 002B     		cmp	r3, #0
 6056 0032 01D0     		beq	.L317
 6057              	.L316:
2765:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2766:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2767:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2768:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6058              		.loc 2 2768 7
 6059 0034 FB68     		ldr	r3, [r7, #12]
 6060 0036 DB68     		ldr	r3, [r3, #12]
 6061              	.L317:
 6062              	.LBB11:
2769:Core/Src/stm32f103xx_CMSIS.c **** 		}
2770:Core/Src/stm32f103xx_CMSIS.c ****         
2771:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2772:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6063              		.loc 2 2772 17
 6064 0038 0023     		movs	r3, #0
 6065 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6066              		.loc 2 2772 3
 6067 003c 1CE0     		b	.L318
 6068              	.L322:
2773:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6069              		.loc 2 2773 12
 6070 003e FB68     		ldr	r3, [r7, #12]
 6071 0040 0022     		movs	r2, #0
 6072 0042 DA60     		str	r2, [r3, #12]
2774:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6073              		.loc 2 2774 23
 6074 0044 1A4A     		ldr	r2, .L325
 6075 0046 3B68     		ldr	r3, [r7]
 6076 0048 1360     		str	r3, [r2]
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6077              		.loc 2 2775 10
 6078 004a 05E0     		b	.L319
 6079              	.L321:
2776:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2777:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6080              		.loc 2 2777 9
 6081 004c 184B     		ldr	r3, .L325
 6082 004e 1B68     		ldr	r3, [r3]
 6083              		.loc 2 2777 8
 6084 0050 002B     		cmp	r3, #0
 6085 0052 01D1     		bne	.L319
2778:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6086              		.loc 2 2778 13
 6087 0054 0023     		movs	r3, #0
 6088 0056 26E0     		b	.L320
 6089              	.L319:
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6090              		.loc 2 2775 12
 6091 0058 FB68     		ldr	r3, [r7, #12]
 6092 005a 9B68     		ldr	r3, [r3, #8]
 6093 005c 03F00103 		and	r3, r3, #1
2775:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6094              		.loc 2 2775 10
 6095 0060 002B     		cmp	r3, #0
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 184


 6096 0062 F3D0     		beq	.L321
2779:Core/Src/stm32f103xx_CMSIS.c **** 				}
2780:Core/Src/stm32f103xx_CMSIS.c **** 			}
2781:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6097              		.loc 2 2781 21 discriminator 2
 6098 0064 FB68     		ldr	r3, [r7, #12]
 6099 0066 D968     		ldr	r1, [r3, #12]
 6100              		.loc 2 2781 11 discriminator 2
 6101 0068 FB8A     		ldrh	r3, [r7, #22]
 6102 006a BA68     		ldr	r2, [r7, #8]
 6103 006c 1344     		add	r3, r3, r2
 6104              		.loc 2 2781 16 discriminator 2
 6105 006e CAB2     		uxtb	r2, r1
 6106 0070 1A70     		strb	r2, [r3]
2772:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6107              		.loc 2 2772 40 discriminator 2
 6108 0072 FB8A     		ldrh	r3, [r7, #22]
 6109 0074 0133     		adds	r3, r3, #1
 6110 0076 FB82     		strh	r3, [r7, #22]	@ movhi
 6111              	.L318:
2772:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   8 
 6112              		.loc 2 2772 3 discriminator 1
 6113 0078 FA8A     		ldrh	r2, [r7, #22]
 6114 007a FB88     		ldrh	r3, [r7, #6]
 6115 007c 9A42     		cmp	r2, r3
 6116 007e DED3     		bcc	.L322
 6117              	.LBE11:
2782:Core/Src/stm32f103xx_CMSIS.c **** 		}
2783:Core/Src/stm32f103xx_CMSIS.c ****         
2784:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6118              		.loc 2 2784 22
 6119 0080 0B4A     		ldr	r2, .L325
 6120 0082 3B68     		ldr	r3, [r7]
 6121 0084 1360     		str	r3, [r2]
2785:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6122              		.loc 2 2785 9
 6123 0086 05E0     		b	.L323
 6124              	.L324:
2786:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2787:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2788:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6125              		.loc 2 2788 8
 6126 0088 094B     		ldr	r3, .L325
 6127 008a 1B68     		ldr	r3, [r3]
 6128              		.loc 2 2788 7
 6129 008c 002B     		cmp	r3, #0
 6130 008e 01D1     		bne	.L323
2789:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6131              		.loc 2 2789 12
 6132 0090 0023     		movs	r3, #0
 6133 0092 08E0     		b	.L320
 6134              	.L323:
2785:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6135              		.loc 2 2785 10
 6136 0094 FB68     		ldr	r3, [r7, #12]
 6137 0096 9B68     		ldr	r3, [r3, #8]
 6138 0098 03F08003 		and	r3, r3, #128
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 185


2785:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6139              		.loc 2 2785 9
 6140 009c 002B     		cmp	r3, #0
 6141 009e F3D1     		bne	.L324
2790:Core/Src/stm32f103xx_CMSIS.c **** 			}
2791:Core/Src/stm32f103xx_CMSIS.c **** 		}
2792:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6142              		.loc 2 2792 10
 6143 00a0 0123     		movs	r3, #1
 6144 00a2 00E0     		b	.L320
 6145              	.L315:
2793:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2794:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6146              		.loc 2 2794 10
 6147 00a4 0023     		movs	r3, #0
 6148              	.L320:
2795:Core/Src/stm32f103xx_CMSIS.c **** 	}
2796:Core/Src/stm32f103xx_CMSIS.c **** }
 6149              		.loc 2 2796 1
 6150 00a6 1846     		mov	r0, r3
 6151 00a8 1C37     		adds	r7, r7, #28
 6152              		.cfi_def_cfa_offset 4
 6153 00aa BD46     		mov	sp, r7
 6154              		.cfi_def_cfa_register 13
 6155              		@ sp needed
 6156 00ac 80BC     		pop	{r7}
 6157              		.cfi_restore 7
 6158              		.cfi_def_cfa_offset 0
 6159 00ae 7047     		bx	lr
 6160              	.L326:
 6161              		.align	2
 6162              	.L325:
 6163 00b0 00000000 		.word	Timeout_counter_ms
 6164              		.cfi_endproc
 6165              	.LFE112:
 6167              		.section	.text.CMSIS_SPI_Data_Receive_16BIT,"ax",%progbits
 6168              		.align	1
 6169              		.global	CMSIS_SPI_Data_Receive_16BIT
 6170              		.syntax unified
 6171              		.thumb
 6172              		.thumb_func
 6174              	CMSIS_SPI_Data_Receive_16BIT:
 6175              	.LFB113:
2797:Core/Src/stm32f103xx_CMSIS.c **** 
2798:Core/Src/stm32f103xx_CMSIS.c **** /**
2799:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2800:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif      SPI
2801:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *SPI -  SPI
2802:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *data - ,     
2803:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size_data - ,  16 -    
2804:Core/Src/stm32f103xx_CMSIS.c ****  *  @retval    . True - . False - 
2805:Core/Src/stm32f103xx_CMSIS.c ****  **************************************************************************************************
2806:Core/Src/stm32f103xx_CMSIS.c ****  */
2807:Core/Src/stm32f103xx_CMSIS.c **** bool CMSIS_SPI_Data_Receive_16BIT(SPI_TypeDef* SPI, uint16_t* data, uint16_t Size_data, uint32_t Ti
 6176              		.loc 2 2807 110
 6177              		.cfi_startproc
 6178              		@ args = 0, pretend = 0, frame = 24
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 186


 6179              		@ frame_needed = 1, uses_anonymous_args = 0
 6180              		@ link register save eliminated.
 6181 0000 80B4     		push	{r7}
 6182              		.cfi_def_cfa_offset 4
 6183              		.cfi_offset 7, -4
 6184 0002 87B0     		sub	sp, sp, #28
 6185              		.cfi_def_cfa_offset 32
 6186 0004 00AF     		add	r7, sp, #0
 6187              		.cfi_def_cfa_register 7
 6188 0006 F860     		str	r0, [r7, #12]
 6189 0008 B960     		str	r1, [r7, #8]
 6190 000a 3B60     		str	r3, [r7]
 6191 000c 1346     		mov	r3, r2	@ movhi
 6192 000e FB80     		strh	r3, [r7, #6]	@ movhi
2808:Core/Src/stm32f103xx_CMSIS.c **** 	if (!READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6193              		.loc 2 2808 7
 6194 0010 FB68     		ldr	r3, [r7, #12]
 6195 0012 9B68     		ldr	r3, [r3, #8]
 6196 0014 03F08003 		and	r3, r3, #128
 6197              		.loc 2 2808 5
 6198 0018 002B     		cmp	r3, #0
 6199 001a 44D1     		bne	.L328
2809:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2810:Core/Src/stm32f103xx_CMSIS.c ****         
2811:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(SPI->SR, SPI_SR_OVR) || READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6200              		.loc 2 2811 7
 6201 001c FB68     		ldr	r3, [r7, #12]
 6202 001e 9B68     		ldr	r3, [r3, #8]
 6203 0020 03F04003 		and	r3, r3, #64
 6204              		.loc 2 2811 6
 6205 0024 002B     		cmp	r3, #0
 6206 0026 05D1     		bne	.L329
 6207              		.loc 2 2811 40 discriminator 1
 6208 0028 FB68     		ldr	r3, [r7, #12]
 6209 002a 9B68     		ldr	r3, [r3, #8]
 6210 002c 03F00103 		and	r3, r3, #1
 6211              		.loc 2 2811 37 discriminator 1
 6212 0030 002B     		cmp	r3, #0
 6213 0032 01D0     		beq	.L330
 6214              	.L329:
2812:Core/Src/stm32f103xx_CMSIS.c **** 			//..       , 
2813:Core/Src/stm32f103xx_CMSIS.c **** 			//    OVR  RXNE.    
2814:Core/Src/stm32f103xx_CMSIS.c **** 			//       DR.
2815:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR;
 6215              		.loc 2 2815 7
 6216 0034 FB68     		ldr	r3, [r7, #12]
 6217 0036 DB68     		ldr	r3, [r3, #12]
 6218              	.L330:
 6219              	.LBB12:
2816:Core/Src/stm32f103xx_CMSIS.c **** 		}
2817:Core/Src/stm32f103xx_CMSIS.c ****         
2818:Core/Src/stm32f103xx_CMSIS.c **** 		//  
2819:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size_data; i++) {
 6220              		.loc 2 2819 17
 6221 0038 0023     		movs	r3, #0
 6222 003a FB82     		strh	r3, [r7, #22]	@ movhi
 6223              		.loc 2 2819 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 187


 6224 003c 1DE0     		b	.L331
 6225              	.L335:
2820:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6226              		.loc 2 2820 12
 6227 003e FB68     		ldr	r3, [r7, #12]
 6228 0040 0022     		movs	r2, #0
 6229 0042 DA60     		str	r2, [r3, #12]
2821:Core/Src/stm32f103xx_CMSIS.c **** 			Timeout_counter_ms = Timeout_ms;
 6230              		.loc 2 2821 23
 6231 0044 1B4A     		ldr	r2, .L338
 6232 0046 3B68     		ldr	r3, [r7]
 6233 0048 1360     		str	r3, [r2]
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6234              		.loc 2 2822 10
 6235 004a 05E0     		b	.L332
 6236              	.L334:
2823:Core/Src/stm32f103xx_CMSIS.c **** 				//,      
2824:Core/Src/stm32f103xx_CMSIS.c **** 				if (!Timeout_counter_ms) {
 6237              		.loc 2 2824 9
 6238 004c 194B     		ldr	r3, .L338
 6239 004e 1B68     		ldr	r3, [r3]
 6240              		.loc 2 2824 8
 6241 0050 002B     		cmp	r3, #0
 6242 0052 01D1     		bne	.L332
2825:Core/Src/stm32f103xx_CMSIS.c **** 					return false;
 6243              		.loc 2 2825 13
 6244 0054 0023     		movs	r3, #0
 6245 0056 27E0     		b	.L333
 6246              	.L332:
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6247              		.loc 2 2822 12
 6248 0058 FB68     		ldr	r3, [r7, #12]
 6249 005a 9B68     		ldr	r3, [r3, #8]
 6250 005c 03F00103 		and	r3, r3, #1
2822:Core/Src/stm32f103xx_CMSIS.c **** 			while (!READ_BIT(SPI->SR, SPI_SR_RXNE)) {
 6251              		.loc 2 2822 10
 6252 0060 002B     		cmp	r3, #0
 6253 0062 F3D0     		beq	.L334
2826:Core/Src/stm32f103xx_CMSIS.c **** 				}
2827:Core/Src/stm32f103xx_CMSIS.c **** 			}
2828:Core/Src/stm32f103xx_CMSIS.c **** 			*(data + i) = SPI->DR; // 
 6254              		.loc 2 2828 21 discriminator 2
 6255 0064 FB68     		ldr	r3, [r7, #12]
 6256 0066 D968     		ldr	r1, [r3, #12]
 6257              		.loc 2 2828 11 discriminator 2
 6258 0068 FB8A     		ldrh	r3, [r7, #22]
 6259 006a 5B00     		lsls	r3, r3, #1
 6260 006c BA68     		ldr	r2, [r7, #8]
 6261 006e 1344     		add	r3, r3, r2
 6262              		.loc 2 2828 16 discriminator 2
 6263 0070 8AB2     		uxth	r2, r1
 6264 0072 1A80     		strh	r2, [r3]	@ movhi
2819:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6265              		.loc 2 2819 40 discriminator 2
 6266 0074 FB8A     		ldrh	r3, [r7, #22]
 6267 0076 0133     		adds	r3, r3, #1
 6268 0078 FB82     		strh	r3, [r7, #22]	@ movhi
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 188


 6269              	.L331:
2819:Core/Src/stm32f103xx_CMSIS.c **** 			SPI->DR = 0; // ,   16 
 6270              		.loc 2 2819 3 discriminator 1
 6271 007a FA8A     		ldrh	r2, [r7, #22]
 6272 007c FB88     		ldrh	r3, [r7, #6]
 6273 007e 9A42     		cmp	r2, r3
 6274 0080 DDD3     		bcc	.L335
 6275              	.LBE12:
2829:Core/Src/stm32f103xx_CMSIS.c **** 		}
2830:Core/Src/stm32f103xx_CMSIS.c ****         
2831:Core/Src/stm32f103xx_CMSIS.c **** 		Timeout_counter_ms = Timeout_ms;
 6276              		.loc 2 2831 22
 6277 0082 0C4A     		ldr	r2, .L338
 6278 0084 3B68     		ldr	r3, [r7]
 6279 0086 1360     		str	r3, [r2]
2832:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6280              		.loc 2 2832 9
 6281 0088 05E0     		b	.L336
 6282              	.L337:
2833:Core/Src/stm32f103xx_CMSIS.c **** 			// ,  BSY   0.
2834:Core/Src/stm32f103xx_CMSIS.c **** 			//   ,     
2835:Core/Src/stm32f103xx_CMSIS.c **** 			if (!Timeout_counter_ms) {
 6283              		.loc 2 2835 8
 6284 008a 0A4B     		ldr	r3, .L338
 6285 008c 1B68     		ldr	r3, [r3]
 6286              		.loc 2 2835 7
 6287 008e 002B     		cmp	r3, #0
 6288 0090 01D1     		bne	.L336
2836:Core/Src/stm32f103xx_CMSIS.c **** 				return false;
 6289              		.loc 2 2836 12
 6290 0092 0023     		movs	r3, #0
 6291 0094 08E0     		b	.L333
 6292              	.L336:
2832:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6293              		.loc 2 2832 10
 6294 0096 FB68     		ldr	r3, [r7, #12]
 6295 0098 9B68     		ldr	r3, [r3, #8]
 6296 009a 03F08003 		and	r3, r3, #128
2832:Core/Src/stm32f103xx_CMSIS.c **** 		while (READ_BIT(SPI->SR, SPI_SR_BSY)) {
 6297              		.loc 2 2832 9
 6298 009e 002B     		cmp	r3, #0
 6299 00a0 F3D1     		bne	.L337
2837:Core/Src/stm32f103xx_CMSIS.c **** 			}
2838:Core/Src/stm32f103xx_CMSIS.c **** 		}
2839:Core/Src/stm32f103xx_CMSIS.c **** 		return true;
 6300              		.loc 2 2839 10
 6301 00a2 0123     		movs	r3, #1
 6302 00a4 00E0     		b	.L333
 6303              	.L328:
2840:Core/Src/stm32f103xx_CMSIS.c **** 	} else {
2841:Core/Src/stm32f103xx_CMSIS.c **** 		return false;
 6304              		.loc 2 2841 10
 6305 00a6 0023     		movs	r3, #0
 6306              	.L333:
2842:Core/Src/stm32f103xx_CMSIS.c **** 	}
2843:Core/Src/stm32f103xx_CMSIS.c **** }
 6307              		.loc 2 2843 1
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 189


 6308 00a8 1846     		mov	r0, r3
 6309 00aa 1C37     		adds	r7, r7, #28
 6310              		.cfi_def_cfa_offset 4
 6311 00ac BD46     		mov	sp, r7
 6312              		.cfi_def_cfa_register 13
 6313              		@ sp needed
 6314 00ae 80BC     		pop	{r7}
 6315              		.cfi_restore 7
 6316              		.cfi_def_cfa_offset 0
 6317 00b0 7047     		bx	lr
 6318              	.L339:
 6319 00b2 00BF     		.align	2
 6320              	.L338:
 6321 00b4 00000000 		.word	Timeout_counter_ms
 6322              		.cfi_endproc
 6323              	.LFE113:
 6325              		.section	.text.FLASH_Unlock,"ax",%progbits
 6326              		.align	1
 6327              		.global	FLASH_Unlock
 6328              		.syntax unified
 6329              		.thumb
 6330              		.thumb_func
 6332              	FLASH_Unlock:
 6333              	.LFB114:
2844:Core/Src/stm32f103xx_CMSIS.c **** 
2845:Core/Src/stm32f103xx_CMSIS.c **** /*=================================   FLASH =========================================
2846:Core/Src/stm32f103xx_CMSIS.c **** 
2847:Core/Src/stm32f103xx_CMSIS.c **** /*     FLASH*/
2848:Core/Src/stm32f103xx_CMSIS.c **** /*
2849:Core/Src/stm32f103xx_CMSIS.c **** typedef struct __attribute__((packed)) {
2850:Core/Src/stm32f103xx_CMSIS.c ****     uint8_t Data1;
2851:Core/Src/stm32f103xx_CMSIS.c ****     uint16_t Data2;
2852:Core/Src/stm32f103xx_CMSIS.c ****     uint32_t Data3;
2853:Core/Src/stm32f103xx_CMSIS.c ****     float Data4;
2854:Core/Src/stm32f103xx_CMSIS.c **** } Flash_struct;
2855:Core/Src/stm32f103xx_CMSIS.c **** 
2856:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM;
2857:Core/Src/stm32f103xx_CMSIS.c **** Flash_struct Flash_data_STM1;*/
2858:Core/Src/stm32f103xx_CMSIS.c **** 
2859:Core/Src/stm32f103xx_CMSIS.c **** /*   FLASH*/
2860:Core/Src/stm32f103xx_CMSIS.c **** /*
2861:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data1 = 0x23;
2862:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data2 = 0x4567;
2863:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data3 = 0x89101112;
2864:Core/Src/stm32f103xx_CMSIS.c **** Flash_data_STM.Data4 = 3.14159f;
2865:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Page_write(0x0800F000, (uint8_t*)&Flash_data_STM, sizeof(Flash_data_STM));
2866:Core/Src/stm32f103xx_CMSIS.c **** FLASH_Read_data(0x0800F000, (uint8_t*)&Flash_data_STM1, sizeof(Flash_data_STM1));
2867:Core/Src/stm32f103xx_CMSIS.c **** */
2868:Core/Src/stm32f103xx_CMSIS.c ****         
2869:Core/Src/stm32f103xx_CMSIS.c **** 
2870:Core/Src/stm32f103xx_CMSIS.c **** /**
2871:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2872:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2873:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->KEYR  
2874:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2875:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.1 Key values(. 12)
2876:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 190


2877:Core/Src/stm32f103xx_CMSIS.c ****  */
2878:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Unlock(void) {
 6334              		.loc 2 2878 25
 6335              		.cfi_startproc
 6336              		@ args = 0, pretend = 0, frame = 0
 6337              		@ frame_needed = 1, uses_anonymous_args = 0
 6338              		@ link register save eliminated.
 6339 0000 80B4     		push	{r7}
 6340              		.cfi_def_cfa_offset 4
 6341              		.cfi_offset 7, -4
 6342 0002 00AF     		add	r7, sp, #0
 6343              		.cfi_def_cfa_register 7
2879:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0x45670123; //KEY1
 6344              		.loc 2 2879 7
 6345 0004 044B     		ldr	r3, .L341
 6346              		.loc 2 2879 14
 6347 0006 054A     		ldr	r2, .L341+4
 6348 0008 5A60     		str	r2, [r3, #4]
2880:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->KEYR = 0xCDEF89AB; //KEY2
 6349              		.loc 2 2880 7
 6350 000a 034B     		ldr	r3, .L341
 6351              		.loc 2 2880 14
 6352 000c 044A     		ldr	r2, .L341+8
 6353 000e 5A60     		str	r2, [r3, #4]
2881:Core/Src/stm32f103xx_CMSIS.c **** }
 6354              		.loc 2 2881 1
 6355 0010 00BF     		nop
 6356 0012 BD46     		mov	sp, r7
 6357              		.cfi_def_cfa_register 13
 6358              		@ sp needed
 6359 0014 80BC     		pop	{r7}
 6360              		.cfi_restore 7
 6361              		.cfi_def_cfa_offset 0
 6362 0016 7047     		bx	lr
 6363              	.L342:
 6364              		.align	2
 6365              	.L341:
 6366 0018 00200240 		.word	1073881088
 6367 001c 23016745 		.word	1164378403
 6368 0020 AB89EFCD 		.word	-839939669
 6369              		.cfi_endproc
 6370              	.LFE114:
 6372              		.section	.text.FLASH_Lock,"ax",%progbits
 6373              		.align	1
 6374              		.global	FLASH_Lock
 6375              		.syntax unified
 6376              		.thumb
 6377              		.thumb_func
 6379              	FLASH_Lock:
 6380              	.LFB115:
2882:Core/Src/stm32f103xx_CMSIS.c **** 
2883:Core/Src/stm32f103xx_CMSIS.c **** /**
2884:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2885:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif  FLASH
2886:Core/Src/stm32f103xx_CMSIS.c ****  *    FLASH,   FLASH->CR, FLASH_CR_LOCK 
2887:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2888:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 3.5 Flash control register (FLASH_CR)(. 26)
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 191


2889:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2890:Core/Src/stm32f103xx_CMSIS.c ****  */
2891:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Lock(void) {
 6381              		.loc 2 2891 23
 6382              		.cfi_startproc
 6383              		@ args = 0, pretend = 0, frame = 0
 6384              		@ frame_needed = 1, uses_anonymous_args = 0
 6385              		@ link register save eliminated.
 6386 0000 80B4     		push	{r7}
 6387              		.cfi_def_cfa_offset 4
 6388              		.cfi_offset 7, -4
 6389 0002 00AF     		add	r7, sp, #0
 6390              		.cfi_def_cfa_register 7
2892:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 6391              		.loc 2 2892 2
 6392 0004 044B     		ldr	r3, .L344
 6393 0006 1B69     		ldr	r3, [r3, #16]
 6394 0008 034A     		ldr	r2, .L344
 6395 000a 43F08003 		orr	r3, r3, #128
 6396 000e 1361     		str	r3, [r2, #16]
2893:Core/Src/stm32f103xx_CMSIS.c **** }
 6397              		.loc 2 2893 1
 6398 0010 00BF     		nop
 6399 0012 BD46     		mov	sp, r7
 6400              		.cfi_def_cfa_register 13
 6401              		@ sp needed
 6402 0014 80BC     		pop	{r7}
 6403              		.cfi_restore 7
 6404              		.cfi_def_cfa_offset 0
 6405 0016 7047     		bx	lr
 6406              	.L345:
 6407              		.align	2
 6408              	.L344:
 6409 0018 00200240 		.word	1073881088
 6410              		.cfi_endproc
 6411              	.LFE115:
 6413              		.section	.text.FLASH_Page_erase,"ax",%progbits
 6414              		.align	1
 6415              		.global	FLASH_Page_erase
 6416              		.syntax unified
 6417              		.thumb
 6418              		.thumb_func
 6420              	FLASH_Page_erase:
 6421              	.LFB116:
2894:Core/Src/stm32f103xx_CMSIS.c **** 
2895:Core/Src/stm32f103xx_CMSIS.c **** /**
2896:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2897:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2898:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2899:Core/Src/stm32f103xx_CMSIS.c ****  *  . . 2.3.4 Flash memory erase(. 15)
2900:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2901:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2902:Core/Src/stm32f103xx_CMSIS.c ****  */
2903:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_erase(uint16_t Adress) {
 6422              		.loc 2 2903 40
 6423              		.cfi_startproc
 6424              		@ args = 0, pretend = 0, frame = 8
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 192


 6425              		@ frame_needed = 1, uses_anonymous_args = 0
 6426 0000 80B5     		push	{r7, lr}
 6427              		.cfi_def_cfa_offset 8
 6428              		.cfi_offset 7, -8
 6429              		.cfi_offset 14, -4
 6430 0002 82B0     		sub	sp, sp, #8
 6431              		.cfi_def_cfa_offset 16
 6432 0004 00AF     		add	r7, sp, #0
 6433              		.cfi_def_cfa_register 7
 6434 0006 0346     		mov	r3, r0
 6435 0008 FB80     		strh	r3, [r7, #6]	@ movhi
2904:Core/Src/stm32f103xx_CMSIS.c **** 	//  ,   
2905:Core/Src/stm32f103xx_CMSIS.c **** 	if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6436              		.loc 2 2905 6
 6437 000a 184B     		ldr	r3, .L350
 6438 000c 1B69     		ldr	r3, [r3, #16]
 6439 000e 03F08003 		and	r3, r3, #128
 6440              		.loc 2 2905 5
 6441 0012 002B     		cmp	r3, #0
 6442 0014 01D0     		beq	.L347
2906:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Unlock();
 6443              		.loc 2 2906 3
 6444 0016 FFF7FEFF 		bl	FLASH_Unlock
 6445              	.L347:
2907:Core/Src/stm32f103xx_CMSIS.c **** 	}
2908:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_PER); //   
 6446              		.loc 2 2908 2
 6447 001a 144B     		ldr	r3, .L350
 6448 001c 1B69     		ldr	r3, [r3, #16]
 6449 001e 134A     		ldr	r2, .L350
 6450 0020 43F00203 		orr	r3, r3, #2
 6451 0024 1361     		str	r3, [r2, #16]
2909:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH->AR = Adress; // 
 6452              		.loc 2 2909 7
 6453 0026 114A     		ldr	r2, .L350
 6454              		.loc 2 2909 12
 6455 0028 FB88     		ldrh	r3, [r7, #6]
 6456 002a 5361     		str	r3, [r2, #20]
2910:Core/Src/stm32f103xx_CMSIS.c **** 	SET_BIT(FLASH->CR, FLASH_CR_STRT); // 
 6457              		.loc 2 2910 2
 6458 002c 0F4B     		ldr	r3, .L350
 6459 002e 1B69     		ldr	r3, [r3, #16]
 6460 0030 0E4A     		ldr	r2, .L350
 6461 0032 43F04003 		orr	r3, r3, #64
 6462 0036 1361     		str	r3, [r2, #16]
2911:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ; //,   
 6463              		.loc 2 2911 8
 6464 0038 00BF     		nop
 6465              	.L348:
 6466              		.loc 2 2911 9 discriminator 1
 6467 003a 0C4B     		ldr	r3, .L350
 6468 003c DB68     		ldr	r3, [r3, #12]
 6469 003e 03F00103 		and	r3, r3, #1
 6470              		.loc 2 2911 8 discriminator 1
 6471 0042 002B     		cmp	r3, #0
 6472 0044 F9D1     		bne	.L348
2912:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ; //  
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 193


 6473              		.loc 2 2912 8
 6474 0046 00BF     		nop
 6475              	.L349:
 6476              		.loc 2 2912 9 discriminator 1
 6477 0048 084B     		ldr	r3, .L350
 6478 004a DB68     		ldr	r3, [r3, #12]
 6479 004c 03F02003 		and	r3, r3, #32
 6480              		.loc 2 2912 8 discriminator 1
 6481 0050 002B     		cmp	r3, #0
 6482 0052 F9D0     		beq	.L349
2913:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PER); // .
 6483              		.loc 2 2913 2
 6484 0054 054B     		ldr	r3, .L350
 6485 0056 1B69     		ldr	r3, [r3, #16]
 6486 0058 044A     		ldr	r2, .L350
 6487 005a 23F00203 		bic	r3, r3, #2
 6488 005e 1361     		str	r3, [r2, #16]
2914:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); // 
 6489              		.loc 2 2914 2
 6490 0060 FFF7FEFF 		bl	FLASH_Lock
2915:Core/Src/stm32f103xx_CMSIS.c **** }
 6491              		.loc 2 2915 1
 6492 0064 00BF     		nop
 6493 0066 0837     		adds	r7, r7, #8
 6494              		.cfi_def_cfa_offset 8
 6495 0068 BD46     		mov	sp, r7
 6496              		.cfi_def_cfa_register 13
 6497              		@ sp needed
 6498 006a 80BD     		pop	{r7, pc}
 6499              	.L351:
 6500              		.align	2
 6501              	.L350:
 6502 006c 00200240 		.word	1073881088
 6503              		.cfi_endproc
 6504              	.LFE116:
 6506              		.section	.text.FLASH_Page_write,"ax",%progbits
 6507              		.align	1
 6508              		.global	FLASH_Page_write
 6509              		.syntax unified
 6510              		.thumb
 6511              		.thumb_func
 6513              	FLASH_Page_write:
 6514              	.LFB117:
2916:Core/Src/stm32f103xx_CMSIS.c **** 
2917:Core/Src/stm32f103xx_CMSIS.c **** /**
2918:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2919:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH
2920:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2921:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2922:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash
2923:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     flash
2924:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  ,     flash
2925:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2926:Core/Src/stm32f103xx_CMSIS.c ****  */
2927:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Page_write(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6515              		.loc 2 2927 70
 6516              		.cfi_startproc
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 194


 6517              		@ args = 0, pretend = 0, frame = 24
 6518              		@ frame_needed = 1, uses_anonymous_args = 0
 6519 0000 80B5     		push	{r7, lr}
 6520              		.cfi_def_cfa_offset 8
 6521              		.cfi_offset 7, -8
 6522              		.cfi_offset 14, -4
 6523 0002 86B0     		sub	sp, sp, #24
 6524              		.cfi_def_cfa_offset 32
 6525 0004 00AF     		add	r7, sp, #0
 6526              		.cfi_def_cfa_register 7
 6527 0006 F860     		str	r0, [r7, #12]
 6528 0008 B960     		str	r1, [r7, #8]
 6529 000a 1346     		mov	r3, r2
 6530 000c FB80     		strh	r3, [r7, #6]	@ movhi
2928:Core/Src/stm32f103xx_CMSIS.c **** 	//    
2929:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2930:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6531              		.loc 2 2930 6
 6532 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6533 0010 03F00103 		and	r3, r3, #1
 6534 0014 9BB2     		uxth	r3, r3
 6535              		.loc 2 2930 5
 6536 0016 002B     		cmp	r3, #0
 6537 0018 38D0     		beq	.L353
2931:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6538              		.loc 2 2931 8
 6539 001a FB88     		ldrh	r3, [r7, #6]
 6540 001c 5B08     		lsrs	r3, r3, #1
 6541 001e FB80     		strh	r3, [r7, #6]	@ movhi
2932:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6542              		.loc 2 2932 3
 6543 0020 FB68     		ldr	r3, [r7, #12]
 6544 0022 9BB2     		uxth	r3, r3
 6545 0024 1846     		mov	r0, r3
 6546 0026 FFF7FEFF 		bl	FLASH_Page_erase
2933:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2934:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6547              		.loc 2 2934 7
 6548 002a 3B4B     		ldr	r3, .L364
 6549 002c 1B69     		ldr	r3, [r3, #16]
 6550 002e 03F08003 		and	r3, r3, #128
 6551              		.loc 2 2934 6
 6552 0032 002B     		cmp	r3, #0
 6553 0034 01D0     		beq	.L354
2935:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6554              		.loc 2 2935 4
 6555 0036 FFF7FEFF 		bl	FLASH_Unlock
 6556              	.L354:
2936:Core/Src/stm32f103xx_CMSIS.c **** 		}
2937:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6557              		.loc 2 2937 3
 6558 003a 374B     		ldr	r3, .L364
 6559 003c 1B69     		ldr	r3, [r3, #16]
 6560 003e 364A     		ldr	r2, .L364
 6561 0040 43F00103 		orr	r3, r3, #1
 6562 0044 1361     		str	r3, [r2, #16]
 6563              	.LBB13:
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 195


2938:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2939:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6564              		.loc 2 2939 12
 6565 0046 0023     		movs	r3, #0
 6566 0048 7B61     		str	r3, [r7, #20]
 6567              		.loc 2 2939 3
 6568 004a 0DE0     		b	.L355
 6569              	.L356:
2940:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6570              		.loc 2 2940 55 discriminator 3
 6571 004c 7B69     		ldr	r3, [r7, #20]
 6572 004e 5B00     		lsls	r3, r3, #1
 6573 0050 BA68     		ldr	r2, [r7, #8]
 6574 0052 1344     		add	r3, r3, r2
 6575              		.loc 2 2940 28 discriminator 3
 6576 0054 7A69     		ldr	r2, [r7, #20]
 6577 0056 5200     		lsls	r2, r2, #1
 6578 0058 1146     		mov	r1, r2
 6579              		.loc 2 2940 24 discriminator 3
 6580 005a FA68     		ldr	r2, [r7, #12]
 6581 005c 0A44     		add	r2, r2, r1
 6582              		.loc 2 2940 35 discriminator 3
 6583 005e 1B88     		ldrh	r3, [r3]
 6584              		.loc 2 2940 33 discriminator 3
 6585 0060 1380     		strh	r3, [r2]	@ movhi
2939:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6586              		.loc 2 2939 30 discriminator 3
 6587 0062 7B69     		ldr	r3, [r7, #20]
 6588 0064 0133     		adds	r3, r3, #1
 6589 0066 7B61     		str	r3, [r7, #20]
 6590              	.L355:
2939:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6591              		.loc 2 2939 21 discriminator 1
 6592 0068 FB88     		ldrh	r3, [r7, #6]
2939:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6593              		.loc 2 2939 3 discriminator 1
 6594 006a 7A69     		ldr	r2, [r7, #20]
 6595 006c 9A42     		cmp	r2, r3
 6596 006e EDDB     		blt	.L356
 6597              	.LBE13:
2941:Core/Src/stm32f103xx_CMSIS.c **** 		}
2942:Core/Src/stm32f103xx_CMSIS.c **** 		//   8 
2943:Core/Src/stm32f103xx_CMSIS.c **** 		*(uint16_t*)(Adress + Size * 2) = *((uint8_t*)(Data) + Size * 2);
 6598              		.loc 2 2943 63
 6599 0070 FB88     		ldrh	r3, [r7, #6]
 6600 0072 5B00     		lsls	r3, r3, #1
 6601 0074 1A46     		mov	r2, r3
 6602              		.loc 2 2943 56
 6603 0076 BB68     		ldr	r3, [r7, #8]
 6604 0078 1344     		add	r3, r3, r2
 6605              		.loc 2 2943 37
 6606 007a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 6607              		.loc 2 2943 30
 6608 007c FB88     		ldrh	r3, [r7, #6]
 6609 007e 5B00     		lsls	r3, r3, #1
 6610 0080 1946     		mov	r1, r3
 6611              		.loc 2 2943 23
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 196


 6612 0082 FB68     		ldr	r3, [r7, #12]
 6613 0084 0B44     		add	r3, r3, r1
 6614              		.loc 2 2943 37
 6615 0086 92B2     		uxth	r2, r2
 6616              		.loc 2 2943 35
 6617 0088 1A80     		strh	r2, [r3]	@ movhi
 6618 008a 2AE0     		b	.L363
 6619              	.L353:
2944:Core/Src/stm32f103xx_CMSIS.c **** 	}
2945:Core/Src/stm32f103xx_CMSIS.c **** 	//  
2946:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2947:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6620              		.loc 2 2947 8
 6621 008c FB88     		ldrh	r3, [r7, #6]
 6622 008e 5B08     		lsrs	r3, r3, #1
 6623 0090 FB80     		strh	r3, [r7, #6]	@ movhi
2948:Core/Src/stm32f103xx_CMSIS.c **** 		FLASH_Page_erase(Adress); //  
 6624              		.loc 2 2948 3
 6625 0092 FB68     		ldr	r3, [r7, #12]
 6626 0094 9BB2     		uxth	r3, r3
 6627 0096 1846     		mov	r0, r3
 6628 0098 FFF7FEFF 		bl	FLASH_Page_erase
2949:Core/Src/stm32f103xx_CMSIS.c **** 		//  ,   
2950:Core/Src/stm32f103xx_CMSIS.c **** 		if (READ_BIT(FLASH->CR, FLASH_CR_LOCK)) {
 6629              		.loc 2 2950 7
 6630 009c 1E4B     		ldr	r3, .L364
 6631 009e 1B69     		ldr	r3, [r3, #16]
 6632 00a0 03F08003 		and	r3, r3, #128
 6633              		.loc 2 2950 6
 6634 00a4 002B     		cmp	r3, #0
 6635 00a6 01D0     		beq	.L358
2951:Core/Src/stm32f103xx_CMSIS.c **** 			FLASH_Unlock();
 6636              		.loc 2 2951 4
 6637 00a8 FFF7FEFF 		bl	FLASH_Unlock
 6638              	.L358:
2952:Core/Src/stm32f103xx_CMSIS.c **** 		}
2953:Core/Src/stm32f103xx_CMSIS.c **** 		SET_BIT(FLASH->CR, FLASH_CR_PG); //  "programming"
 6639              		.loc 2 2953 3
 6640 00ac 1A4B     		ldr	r3, .L364
 6641 00ae 1B69     		ldr	r3, [r3, #16]
 6642 00b0 194A     		ldr	r2, .L364
 6643 00b2 43F00103 		orr	r3, r3, #1
 6644 00b6 1361     		str	r3, [r2, #16]
 6645              	.LBB14:
2954:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2955:Core/Src/stm32f103xx_CMSIS.c **** 		for (int i = 0; i < Size; i++) {
 6646              		.loc 2 2955 12
 6647 00b8 0023     		movs	r3, #0
 6648 00ba 3B61     		str	r3, [r7, #16]
 6649              		.loc 2 2955 3
 6650 00bc 0DE0     		b	.L359
 6651              	.L360:
2956:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6652              		.loc 2 2956 55 discriminator 3
 6653 00be 3B69     		ldr	r3, [r7, #16]
 6654 00c0 5B00     		lsls	r3, r3, #1
 6655 00c2 BA68     		ldr	r2, [r7, #8]
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 197


 6656 00c4 1344     		add	r3, r3, r2
 6657              		.loc 2 2956 28 discriminator 3
 6658 00c6 3A69     		ldr	r2, [r7, #16]
 6659 00c8 5200     		lsls	r2, r2, #1
 6660 00ca 1146     		mov	r1, r2
 6661              		.loc 2 2956 24 discriminator 3
 6662 00cc FA68     		ldr	r2, [r7, #12]
 6663 00ce 0A44     		add	r2, r2, r1
 6664              		.loc 2 2956 35 discriminator 3
 6665 00d0 1B88     		ldrh	r3, [r3]
 6666              		.loc 2 2956 33 discriminator 3
 6667 00d2 1380     		strh	r3, [r2]	@ movhi
2955:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6668              		.loc 2 2955 30 discriminator 3
 6669 00d4 3B69     		ldr	r3, [r7, #16]
 6670 00d6 0133     		adds	r3, r3, #1
 6671 00d8 3B61     		str	r3, [r7, #16]
 6672              	.L359:
2955:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6673              		.loc 2 2955 21 discriminator 1
 6674 00da FB88     		ldrh	r3, [r7, #6]
2955:Core/Src/stm32f103xx_CMSIS.c **** 			*(uint16_t*)(Adress + i * 2) = *((uint16_t*)(Data) + i);
 6675              		.loc 2 2955 3 discriminator 1
 6676 00dc 3A69     		ldr	r2, [r7, #16]
 6677 00de 9A42     		cmp	r2, r3
 6678 00e0 EDDB     		blt	.L360
 6679              	.L363:
 6680              	.LBE14:
2957:Core/Src/stm32f103xx_CMSIS.c **** 		}
2958:Core/Src/stm32f103xx_CMSIS.c **** 	}
2959:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_BSY)) ;
 6681              		.loc 2 2959 8
 6682 00e2 00BF     		nop
 6683              	.L361:
 6684              		.loc 2 2959 9 discriminator 1
 6685 00e4 0C4B     		ldr	r3, .L364
 6686 00e6 DB68     		ldr	r3, [r3, #12]
 6687 00e8 03F00103 		and	r3, r3, #1
 6688              		.loc 2 2959 8 discriminator 1
 6689 00ec 002B     		cmp	r3, #0
 6690 00ee F9D1     		bne	.L361
2960:Core/Src/stm32f103xx_CMSIS.c **** 	while (READ_BIT(FLASH->SR, FLASH_SR_EOP) == 0) ;
 6691              		.loc 2 2960 8
 6692 00f0 00BF     		nop
 6693              	.L362:
 6694              		.loc 2 2960 9 discriminator 1
 6695 00f2 094B     		ldr	r3, .L364
 6696 00f4 DB68     		ldr	r3, [r3, #12]
 6697 00f6 03F02003 		and	r3, r3, #32
 6698              		.loc 2 2960 8 discriminator 1
 6699 00fa 002B     		cmp	r3, #0
 6700 00fc F9D0     		beq	.L362
2961:Core/Src/stm32f103xx_CMSIS.c **** 	CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 6701              		.loc 2 2961 2
 6702 00fe 064B     		ldr	r3, .L364
 6703 0100 1B69     		ldr	r3, [r3, #16]
 6704 0102 054A     		ldr	r2, .L364
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 198


 6705 0104 23F00103 		bic	r3, r3, #1
 6706 0108 1361     		str	r3, [r2, #16]
2962:Core/Src/stm32f103xx_CMSIS.c **** 	FLASH_Lock(); 
 6707              		.loc 2 2962 2
 6708 010a FFF7FEFF 		bl	FLASH_Lock
2963:Core/Src/stm32f103xx_CMSIS.c **** }
 6709              		.loc 2 2963 1
 6710 010e 00BF     		nop
 6711 0110 1837     		adds	r7, r7, #24
 6712              		.cfi_def_cfa_offset 8
 6713 0112 BD46     		mov	sp, r7
 6714              		.cfi_def_cfa_register 13
 6715              		@ sp needed
 6716 0114 80BD     		pop	{r7, pc}
 6717              	.L365:
 6718 0116 00BF     		.align	2
 6719              	.L364:
 6720 0118 00200240 		.word	1073881088
 6721              		.cfi_endproc
 6722              	.LFE117:
 6724              		.section	.text.FLASH_Read_data,"ax",%progbits
 6725              		.align	1
 6726              		.global	FLASH_Read_data
 6727              		.syntax unified
 6728              		.thumb
 6729              		.thumb_func
 6731              	FLASH_Read_data:
 6732              	.LFB118:
2964:Core/Src/stm32f103xx_CMSIS.c **** 
2965:Core/Src/stm32f103xx_CMSIS.c **** /**
2966:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2967:Core/Src/stm32f103xx_CMSIS.c ****  *  @breif    FLASH. 
2968:Core/Src/stm32f103xx_CMSIS.c ****  *  Programming Manual PM0075
2969:Core/Src/stm32f103xx_CMSIS.c ****  *  . .. 2.3.3 Main Flash memory programming(. 13)
2970:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Adress -   flash,    
2971:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  *Data - ,     
2972:Core/Src/stm32f103xx_CMSIS.c ****  *  @param  Size -  .    .
2973:Core/Src/stm32f103xx_CMSIS.c ****  ***************************************************************************************
2974:Core/Src/stm32f103xx_CMSIS.c ****  */
2975:Core/Src/stm32f103xx_CMSIS.c **** void FLASH_Read_data(uint32_t Adress, uint8_t *Data, uint16_t Size) {
 6733              		.loc 2 2975 69
 6734              		.cfi_startproc
 6735              		@ args = 0, pretend = 0, frame = 24
 6736              		@ frame_needed = 1, uses_anonymous_args = 0
 6737              		@ link register save eliminated.
 6738 0000 80B4     		push	{r7}
 6739              		.cfi_def_cfa_offset 4
 6740              		.cfi_offset 7, -4
 6741 0002 87B0     		sub	sp, sp, #28
 6742              		.cfi_def_cfa_offset 32
 6743 0004 00AF     		add	r7, sp, #0
 6744              		.cfi_def_cfa_register 7
 6745 0006 F860     		str	r0, [r7, #12]
 6746 0008 B960     		str	r1, [r7, #8]
 6747 000a 1346     		mov	r3, r2
 6748 000c FB80     		strh	r3, [r7, #6]	@ movhi
2976:Core/Src/stm32f103xx_CMSIS.c **** 	//    
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 199


2977:Core/Src/stm32f103xx_CMSIS.c **** 	//     
2978:Core/Src/stm32f103xx_CMSIS.c **** 	if (Size % 2) {
 6749              		.loc 2 2978 6
 6750 000e FB88     		ldrh	r3, [r7, #6]	@ movhi
 6751 0010 03F00103 		and	r3, r3, #1
 6752 0014 9BB2     		uxth	r3, r3
 6753              		.loc 2 2978 5
 6754 0016 002B     		cmp	r3, #0
 6755 0018 26D0     		beq	.L367
2979:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
 6756              		.loc 2 2979 8
 6757 001a FB88     		ldrh	r3, [r7, #6]
 6758 001c 5B08     		lsrs	r3, r3, #1
 6759 001e FB80     		strh	r3, [r7, #6]	@ movhi
 6760              	.LBB15:
2980:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2981:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
 6761              		.loc 2 2981 17
 6762 0020 0023     		movs	r3, #0
 6763 0022 FB82     		strh	r3, [r7, #22]	@ movhi
 6764              		.loc 2 2981 3
 6765 0024 0EE0     		b	.L368
 6766              	.L369:
2982:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6767              		.loc 2 2982 53 discriminator 3
 6768 0026 FB8A     		ldrh	r3, [r7, #22]
 6769 0028 5B00     		lsls	r3, r3, #1
 6770 002a 1A46     		mov	r2, r3
 6771              		.loc 2 2982 49 discriminator 3
 6772 002c FB68     		ldr	r3, [r7, #12]
 6773 002e 1344     		add	r3, r3, r2
 6774              		.loc 2 2982 30 discriminator 3
 6775 0030 1946     		mov	r1, r3
 6776              		.loc 2 2982 22 discriminator 3
 6777 0032 FB8A     		ldrh	r3, [r7, #22]
 6778 0034 5B00     		lsls	r3, r3, #1
 6779 0036 BA68     		ldr	r2, [r7, #8]
 6780 0038 1344     		add	r3, r3, r2
 6781              		.loc 2 2982 29 discriminator 3
 6782 003a 0A88     		ldrh	r2, [r1]
 6783              		.loc 2 2982 27 discriminator 3
 6784 003c 1A80     		strh	r2, [r3]	@ movhi
2981:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6785              		.loc 2 2981 35 discriminator 3
 6786 003e FB8A     		ldrh	r3, [r7, #22]
 6787 0040 0133     		adds	r3, r3, #1
 6788 0042 FB82     		strh	r3, [r7, #22]	@ movhi
 6789              	.L368:
2981:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6790              		.loc 2 2981 3 discriminator 1
 6791 0044 FA8A     		ldrh	r2, [r7, #22]
 6792 0046 FB88     		ldrh	r3, [r7, #6]
 6793 0048 9A42     		cmp	r2, r3
 6794 004a ECD3     		bcc	.L369
 6795              	.LBE15:
2983:Core/Src/stm32f103xx_CMSIS.c **** 		}
2984:Core/Src/stm32f103xx_CMSIS.c **** 		//  8 
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 200


2985:Core/Src/stm32f103xx_CMSIS.c **** 		*((uint8_t*)Data + Size * 2) = *(uint16_t*)(Adress + Size * 2);
 6796              		.loc 2 2985 61
 6797 004c FB88     		ldrh	r3, [r7, #6]
 6798 004e 5B00     		lsls	r3, r3, #1
 6799 0050 1A46     		mov	r2, r3
 6800              		.loc 2 2985 54
 6801 0052 FB68     		ldr	r3, [r7, #12]
 6802 0054 1344     		add	r3, r3, r2
 6803              		.loc 2 2985 34
 6804 0056 1A88     		ldrh	r2, [r3]
 6805              		.loc 2 2985 27
 6806 0058 FB88     		ldrh	r3, [r7, #6]
 6807 005a 5B00     		lsls	r3, r3, #1
 6808 005c 1946     		mov	r1, r3
 6809              		.loc 2 2985 20
 6810 005e BB68     		ldr	r3, [r7, #8]
 6811 0060 0B44     		add	r3, r3, r1
 6812              		.loc 2 2985 32
 6813 0062 D2B2     		uxtb	r2, r2
 6814 0064 1A70     		strb	r2, [r3]
2986:Core/Src/stm32f103xx_CMSIS.c **** 	}//     
2987:Core/Src/stm32f103xx_CMSIS.c **** 	else {
2988:Core/Src/stm32f103xx_CMSIS.c **** 		Size = (Size / 2); //  Half-word
2989:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
2990:Core/Src/stm32f103xx_CMSIS.c **** 		for (uint16_t i = 0; i < Size; i++) {
2991:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
2992:Core/Src/stm32f103xx_CMSIS.c **** 		}
2993:Core/Src/stm32f103xx_CMSIS.c **** 	}
2994:Core/Src/stm32f103xx_CMSIS.c **** }
 6815              		.loc 2 2994 1
 6816 0066 18E0     		b	.L373
 6817              	.L367:
2988:Core/Src/stm32f103xx_CMSIS.c **** 		//   16 
 6818              		.loc 2 2988 8
 6819 0068 FB88     		ldrh	r3, [r7, #6]
 6820 006a 5B08     		lsrs	r3, r3, #1
 6821 006c FB80     		strh	r3, [r7, #6]	@ movhi
 6822              	.LBB16:
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6823              		.loc 2 2990 17
 6824 006e 0023     		movs	r3, #0
 6825 0070 BB82     		strh	r3, [r7, #20]	@ movhi
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6826              		.loc 2 2990 3
 6827 0072 0EE0     		b	.L371
 6828              	.L372:
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6829              		.loc 2 2991 53 discriminator 3
 6830 0074 BB8A     		ldrh	r3, [r7, #20]
 6831 0076 5B00     		lsls	r3, r3, #1
 6832 0078 1A46     		mov	r2, r3
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6833              		.loc 2 2991 49 discriminator 3
 6834 007a FB68     		ldr	r3, [r7, #12]
 6835 007c 1344     		add	r3, r3, r2
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6836              		.loc 2 2991 30 discriminator 3
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 201


 6837 007e 1946     		mov	r1, r3
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6838              		.loc 2 2991 22 discriminator 3
 6839 0080 BB8A     		ldrh	r3, [r7, #20]
 6840 0082 5B00     		lsls	r3, r3, #1
 6841 0084 BA68     		ldr	r2, [r7, #8]
 6842 0086 1344     		add	r3, r3, r2
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6843              		.loc 2 2991 29 discriminator 3
 6844 0088 0A88     		ldrh	r2, [r1]
2991:Core/Src/stm32f103xx_CMSIS.c **** 		}
 6845              		.loc 2 2991 27 discriminator 3
 6846 008a 1A80     		strh	r2, [r3]	@ movhi
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6847              		.loc 2 2990 35 discriminator 3
 6848 008c BB8A     		ldrh	r3, [r7, #20]
 6849 008e 0133     		adds	r3, r3, #1
 6850 0090 BB82     		strh	r3, [r7, #20]	@ movhi
 6851              	.L371:
2990:Core/Src/stm32f103xx_CMSIS.c **** 			*((uint16_t*)Data + i) = *(uint16_t*)(Adress + i * 2);
 6852              		.loc 2 2990 3 discriminator 1
 6853 0092 BA8A     		ldrh	r2, [r7, #20]
 6854 0094 FB88     		ldrh	r3, [r7, #6]
 6855 0096 9A42     		cmp	r2, r3
 6856 0098 ECD3     		bcc	.L372
 6857              	.L373:
 6858              	.LBE16:
 6859              		.loc 2 2994 1
 6860 009a 00BF     		nop
 6861 009c 1C37     		adds	r7, r7, #28
 6862              		.cfi_def_cfa_offset 4
 6863 009e BD46     		mov	sp, r7
 6864              		.cfi_def_cfa_register 13
 6865              		@ sp needed
 6866 00a0 80BC     		pop	{r7}
 6867              		.cfi_restore 7
 6868              		.cfi_def_cfa_offset 0
 6869 00a2 7047     		bx	lr
 6870              		.cfi_endproc
 6871              	.LFE118:
 6873              		.text
 6874              	.Letext0:
 6875              		.file 3 "Drivers/CMSIS/stm32f103xb.h"
 6876              		.file 4 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_
 6877              		.file 5 "c:\\st\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 6878              		.file 6 "Core/Inc/stm32f103xx_CMSIS.h"
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 202


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f103xx_CMSIS.c
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:18     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:23     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:73     .text.__NVIC_EnableIRQ:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:78     .text.CMSIS_Debug_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:84     .text.CMSIS_Debug_init:00000000 CMSIS_Debug_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:146    .text.CMSIS_Debug_init:00000050 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:153    .text.CMSIS_RCC_SystemClock_72MHz:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:159    .text.CMSIS_RCC_SystemClock_72MHz:00000000 CMSIS_RCC_SystemClock_72MHz
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:327    .text.CMSIS_RCC_SystemClock_72MHz:00000124 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:333    .text.CMSIS_SysTick_Timer_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:339    .text.CMSIS_SysTick_Timer_init:00000000 CMSIS_SysTick_Timer_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:403    .text.CMSIS_SysTick_Timer_init:0000005c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:413    .bss.SysTimer_ms:00000000 SysTimer_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:410    .bss.SysTimer_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:420    .bss.Delay_counter_ms:00000000 Delay_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:417    .bss.Delay_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:427    .bss.Timeout_counter_ms:00000000 Timeout_counter_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:424    .bss.Timeout_counter_ms:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:430    .text.Delay_ms:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:436    .text.Delay_ms:00000000 Delay_ms
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:479    .text.Delay_ms:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:484    .text.SysTick_Handler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:490    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:546    .text.SysTick_Handler:0000003c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:553    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:559    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000000 CMSIS_PC13_OUTPUT_Push_Pull_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:602    .text.CMSIS_PC13_OUTPUT_Push_Pull_init:00000034 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:608    .text.CMSIS_GPIO_MODE_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:613    .text.CMSIS_GPIO_MODE_Set:00000000 CMSIS_GPIO_MODE_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:711    .text.CMSIS_GPIO_SPEED_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:716    .text.CMSIS_GPIO_SPEED_Set:00000000 CMSIS_GPIO_SPEED_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:813    .text.CMSIS_GPIO_CNF_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:818    .text.CMSIS_GPIO_CNF_Set:00000000 CMSIS_GPIO_CNF_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:902    .text.CMSIS_GPIO_Reg_Set:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:907    .text.CMSIS_GPIO_Reg_Set:00000000 CMSIS_GPIO_Reg_Set
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1011   .text.CMSIS_GPIO_Reg_Set:0000008c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1015   .text.CMSIS_GPIO_Reg_Set:0000009c $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1093   .text.CMSIS_GPIO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1099   .text.CMSIS_GPIO_init:00000000 CMSIS_GPIO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1260   .text.CMSIS_GPIO_init:000000f8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1270   .text.CMSIS_Blink_PC13:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1276   .text.CMSIS_Blink_PC13:00000000 CMSIS_Blink_PC13
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1318   .text.CMSIS_Blink_PC13:0000002c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1323   .text.CMSIS_PA8_MCO_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1329   .text.CMSIS_PA8_MCO_init:00000000 CMSIS_PA8_MCO_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1378   .text.CMSIS_PA8_MCO_init:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1384   .text.CMSIS_RCC_AFIO_enable:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1390   .text.CMSIS_RCC_AFIO_enable:00000000 CMSIS_RCC_AFIO_enable
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1420   .text.CMSIS_RCC_AFIO_enable:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1425   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1431   .text.CMSIS_AFIO_EXTICR1_B0_select:00000000 CMSIS_AFIO_EXTICR1_B0_select
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1462   .text.CMSIS_AFIO_EXTICR1_B0_select:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1467   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1473   .text.CMSIS_PB0_INPUT_Pull_Down_init:00000000 CMSIS_PB0_INPUT_Pull_Down_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1521   .text.CMSIS_PB0_INPUT_Pull_Down_init:0000003c $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 203


C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1527   .text.CMSIS_EXTI_0_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1533   .text.CMSIS_EXTI_0_init:00000000 CMSIS_EXTI_0_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1566   .text.CMSIS_EXTI_0_init:00000028 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1571   .text.EXTI0_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1577   .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1607   .text.EXTI0_IRQHandler:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1612   .text.CMSIS_TIM3_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1618   .text.CMSIS_TIM3_init:00000000 CMSIS_TIM3_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1715   .text.CMSIS_TIM3_init:000000a0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1721   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1727   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000000 CMSIS_TIM3_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1818   .text.CMSIS_TIM3_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1825   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1831   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000000 CMSIS_TIM3_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1922   .text.CMSIS_TIM3_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1929   .text.TIM3_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1935   .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1973   .text.TIM3_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1978   .text.CMSIS_TIM1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:1984   .text.CMSIS_TIM1_init:00000000 CMSIS_TIM1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2096   .text.CMSIS_TIM1_init:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2102   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2108   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000000 CMSIS_TIM1_PWM_CHANNEL1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2199   .text.CMSIS_TIM1_PWM_CHANNEL1_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2206   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2212   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000000 CMSIS_TIM1_PWM_CHANNEL2_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2303   .text.CMSIS_TIM1_PWM_CHANNEL2_init:00000094 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2310   .text.TIM1_UP_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2316   .text.TIM1_UP_IRQHandler:00000000 TIM1_UP_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2354   .text.TIM1_UP_IRQHandler:00000024 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2363   .bss.ADC_RAW_Data:00000000 ADC_RAW_Data
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2360   .bss.ADC_RAW_Data:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2366   .text.CMSIS_ADC_DMA_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2372   .text.CMSIS_ADC_DMA_init:00000000 CMSIS_ADC_DMA_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2679   .text.CMSIS_ADC_DMA_init:00000240 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2689   .text.ADC1_2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2695   .text.ADC1_2_IRQHandler:00000000 ADC1_2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2730   .text.ADC1_2_IRQHandler:0000001c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2735   .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2741   .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2795   .text.DMA1_Channel1_IRQHandler:00000040 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2804   .bss.husart1:00000000 husart1
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2801   .bss.husart1:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2811   .bss.husart2:00000000 husart2
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2808   .bss.husart2:00000000 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2814   .text.CMSIS_USART1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2820   .text.CMSIS_USART1_Init:00000000 CMSIS_USART1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:2999   .text.CMSIS_USART1_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3006   .text.CMSIS_USART2_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3012   .text.CMSIS_USART2_Init:00000000 CMSIS_USART2_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3191   .text.CMSIS_USART2_Init:00000148 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3198   .text.USART1_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3204   .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3277   .text.USART1_IRQHandler:00000054 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3283   .text.USART2_IRQHandler:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3289   .text.USART2_IRQHandler:00000000 USART2_IRQHandler
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3362   .text.USART2_IRQHandler:00000054 $d
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 204


C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3368   .text.CMSIS_USART_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3374   .text.CMSIS_USART_Transmit:00000000 CMSIS_USART_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3486   .text.CMSIS_USART_Transmit:00000080 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3491   .text.CMSIS_I2C_Reset:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3497   .text.CMSIS_I2C_Reset:00000000 CMSIS_I2C_Reset
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3554   .text.CMSIS_I2C_Reset:00000044 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3559   .text.CMSIS_I2C1_Init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3565   .text.CMSIS_I2C1_Init:00000000 CMSIS_I2C1_Init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3779   .text.CMSIS_I2C1_Init:00000190 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3786   .text.CMSIS_I2C_Adress_Device_Scan:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:3792   .text.CMSIS_I2C_Adress_Device_Scan:00000000 CMSIS_I2C_Adress_Device_Scan
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4000   .text.CMSIS_I2C_Adress_Device_Scan:00000130 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4006   .text.CMSIS_I2C_Data_Transmit:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4012   .text.CMSIS_I2C_Data_Transmit:00000000 CMSIS_I2C_Data_Transmit
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4284   .text.CMSIS_I2C_Data_Transmit:0000018c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4290   .text.CMSIS_I2C_Data_Receive:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4296   .text.CMSIS_I2C_Data_Receive:00000000 CMSIS_I2C_Data_Receive
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4618   .text.CMSIS_I2C_Data_Receive:000001cc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4624   .text.CMSIS_I2C_MemWrite:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4630   .text.CMSIS_I2C_MemWrite:00000000 CMSIS_I2C_MemWrite
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4974   .text.CMSIS_I2C_MemWrite:000001f4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4980   .text.CMSIS_I2C_MemRead:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:4986   .text.CMSIS_I2C_MemRead:00000000 CMSIS_I2C_MemRead
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5413   .text.CMSIS_I2C_MemRead:0000026c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5417   .text.CMSIS_I2C_MemRead:00000274 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5459   .text.CMSIS_SPI1_init:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5465   .text.CMSIS_SPI1_init:00000000 CMSIS_SPI1_init
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5673   .text.CMSIS_SPI1_init:00000184 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5680   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5686   .text.CMSIS_SPI_Data_Transmit_8BIT:00000000 CMSIS_SPI_Data_Transmit_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5840   .text.CMSIS_SPI_Data_Transmit_8BIT:000000b8 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5845   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:5851   .text.CMSIS_SPI_Data_Transmit_16BIT:00000000 CMSIS_SPI_Data_Transmit_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6006   .text.CMSIS_SPI_Data_Transmit_16BIT:000000bc $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6011   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6017   .text.CMSIS_SPI_Data_Receive_8BIT:00000000 CMSIS_SPI_Data_Receive_8BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6163   .text.CMSIS_SPI_Data_Receive_8BIT:000000b0 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6168   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6174   .text.CMSIS_SPI_Data_Receive_16BIT:00000000 CMSIS_SPI_Data_Receive_16BIT
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6321   .text.CMSIS_SPI_Data_Receive_16BIT:000000b4 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6326   .text.FLASH_Unlock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6332   .text.FLASH_Unlock:00000000 FLASH_Unlock
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6366   .text.FLASH_Unlock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6373   .text.FLASH_Lock:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6379   .text.FLASH_Lock:00000000 FLASH_Lock
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6409   .text.FLASH_Lock:00000018 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6414   .text.FLASH_Page_erase:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6420   .text.FLASH_Page_erase:00000000 FLASH_Page_erase
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6502   .text.FLASH_Page_erase:0000006c $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6507   .text.FLASH_Page_write:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6513   .text.FLASH_Page_write:00000000 FLASH_Page_write
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6720   .text.FLASH_Page_write:00000118 $d
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6725   .text.FLASH_Read_data:00000000 $t
C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s:6731   .text.FLASH_Read_data:00000000 FLASH_Read_data
                           .group:00000000 wm4.0.57948b105342b2a9a91afe6dac72b4ef
                           .group:00000000 wm4.stm32f1xx.h.39.208bb8a61c892b7c37d899c49a031330
                           .group:00000000 wm4.stm32f103xb.h.38.ec967d5ad9d3269cb0788eebda048e38
ARM GAS  C:\Users\SOLDER~1\AppData\Local\Temp\ccABllPN.s 			page 205


                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.318b64d71e0957639cfb30f1db1f7ec8
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm3.h.66.fc46cac19810db8f98d67da7ef88f42c
                           .group:00000000 wm4.cmsis_gcc.h.26.4f5798e999d5690b80e6ded3ecc94b37
                           .group:00000000 wm4.core_cm3.h.127.f4474120f1a7524deb56f9d74ff175da
                           .group:00000000 wm4.stm32f103xb.h.573.10249aa7473ca93be896fed94046a725
                           .group:00000000 wm4.stm32f1xx.h.162.96b09079a093c34dbd7f0b85cbd0ddee
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.newlib.h.8.4679f89e52c9f69cd44f3a27cd28c759
                           .group:00000000 wm4.ieeefp.h.77.25247dc27dbe3b23bfe98c2dc18f6ac5
                           .group:00000000 wm4.config.h.224.79362c3cdb280fe0b8d95bd0bc4d5c54
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.181.c3f52a3b0f4c288bddb5dda1562858e2
                           .group:00000000 wm4.cdefs.h.49.39045112216f6a021dbdffe3bf5accce
                           .group:00000000 wm4.stddef.h.39.b727a6c3269d9d6ef9fc646b721a8287
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.32fd7d280fc2a40b0797abce5beaf6e3
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.reent.h.504.40d20ade344680fbcb6a0178bf7ae09e
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.40cd3f2bfc456b193b790c2754690ebf
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.60a2ded7dae310b81f9d6907fe5e3dbf
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29

NO UNDEFINED SYMBOLS
