
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.89

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)


Startpoint: data_in[1] (input port clocked by core_clock)
Endpoint: binary_count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v data_in[1] (in)
                                         data_in[1] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     3    0.04    0.17    0.18    0.38 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net3 (net)
                  0.17    0.00    0.38 v _47_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.22    0.60 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01_ (net)
                  0.07    0.00    0.60 v binary_count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.57   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.04    0.18    0.49    0.49 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net11 (net)
                  0.18    0.00    0.49 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.13    0.34    0.82 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _42_ (net)
                  0.13    0.00    0.82 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.01    0.10    0.67    1.49 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.10    0.00    1.49 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.08    0.17    1.66 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _32_ (net)
                  0.08    0.00    1.66 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.11    0.08    1.75 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.11    0.00    1.75 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    2.00 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.09    0.00    2.00 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.10    0.27    0.24    0.44 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net1 (net)
                  0.27    0.00    0.44 ^ binary_count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.44   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ binary_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.08   10.08   library recovery time
                                 10.08   data required time
-----------------------------------------------------------------------------
                                 10.08   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  9.64   slack (MET)


Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.04    0.18    0.49    0.49 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net11 (net)
                  0.18    0.00    0.49 ^ _82_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.13    0.34    0.82 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _42_ (net)
                  0.13    0.00    0.82 v _72_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     2    0.01    0.10    0.67    1.49 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _30_ (net)
                  0.10    0.00    1.49 ^ _74_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.08    0.17    1.66 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _32_ (net)
                  0.08    0.00    1.66 ^ _75_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.11    0.08    1.75 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _33_ (net)
                  0.11    0.00    1.75 v _79_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.09    0.25    2.00 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _06_ (net)
                  0.09    0.00    2.00 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.00   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.4583330154418945

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8780

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.28450149297714233

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9747

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ binary_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.49 ^ binary_count[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.34    0.82 v _82_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.67    1.49 ^ _72_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.17    1.66 ^ _74_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.08    1.75 v _75_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.25    2.00 v _79_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.00    2.00 v gray_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.00   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ gray_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -2.00   data arrival time
---------------------------------------------------------
           7.89   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: gray_out[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ gray_out[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v gray_out[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.21    0.59 v _69_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    0.79 v _71_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.79 v gray_out[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ gray_out[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.76   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.9964

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.8854

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
394.980966

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-03   1.98e-04   4.20e-09   1.32e-03  33.3%
Combinational          2.09e-03   5.48e-04   1.36e-08   2.63e-03  66.7%
Clock                  0.00e+00   0.00e+00   7.93e-09   7.93e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.20e-03   7.46e-04   2.57e-08   3.95e-03 100.0%
                          81.1%      18.9%       0.0%
