<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ddr2_sdram.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ddr2_sdram
    <br/>
    Created: Aug 20, 2011
    <br/>
    Updated: Jun  3, 2012
    <br/>
    SVN Updated: Jun  3, 2012
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project implements a DDR2-SDRAM Controller on a Xilinx Spartan-3A Board
    </p>
   </div>
   <div id="d_Moduls">
    <h2>
     
     
     Moduls
    </h2>
    <p id="p_Moduls">
     <img src="usercontent,img,1314366047" alt="Moduls"/>
    </p>
   </div>
   <div id="d_Function">
    <h2>
     
     
     Function
    </h2>
    <p id="p_Function">
     After a Power on :
     <br/>
     ==================
     <br/>
     1. Init-Sequenz for the RAM
     <br/>
     2. Automaic Write-Sequenz (writes 16 Datawords each 64Bit to the RAM)
     <br/>
     3. Automatic Read-Sequenz (reads the first Dataword from the RAM)
     <br/>
     4. Display the Dataword at the 8Bit LEDs
     <br/>
     <br/>
     Switch-0 :
     <br/>
     ==========
     <br/>
     &gt; SW0 is used as a Reset-Switch
     <br/>
     <br/>
     Switch-1 to 3 :
     <br/>
     ===============
     <br/>
     &gt; SW1 to SW3 selects witch part of the Dataword
     <br/>
     is shown at the LEDs
     <br/>
     <br/>
     Button north :
     <br/>
     ==============
     <br/>
     &gt; increments the Adresspointer
     <br/>
     <br/>
     Button south :
     <br/>
     ==============
     <br/>
     &gt; decrements the Adresspointer
     <br/>
     <br/>
     Button east :
     <br/>
     =============
     <br/>
     &gt; reads a single Dataword (64Bit) from the actual adress
     <br/>
     <br/>
     Button west :
     <br/>
     =============
     <br/>
     &gt; writes a fixed Dataword (64Bit) to the actual adress
     <br/>
     <br/>
     Status LED :
     <br/>
     ============
     <br/>
     &gt; LED is permanent blinking
    </p>
   </div>
   <div id="d_Project Options">
    <h2>
     
     
     Project Options
    </h2>
    <p id="p_Project Options">
     Plattform :     XILINX Spartan-3A
     <br/>
     FPGA :          XC3S700A-FGG484
     <br/>
     Language :      VHDL
     <br/>
     ISE :		ISE-Design-Suite V:13.1
     <br/>
     IP-Core :	MIG V:3.6.1
     <br/>
     DDR2-SDRAM :	MT47H32M16 (64 MByte)
    </p>
   </div>
   <div id="d_Limitation">
    <h2>
     
     
     Limitation
    </h2>
    <p id="p_Limitation">
     Burst Length = 4
     <br/>
     Data Width = 16 Bit
     <br/>
     &gt; with these settings each Data access reads (and writes)
     <br/>
     a 64Bit Dataword (4 x 16 Bit)
    </p>
   </div>
   <div id="d_Read/Write speed">
    <h2>
     
     
     Read/Write speed
    </h2>
    <p id="p_Read/Write speed">
     Read :
     <br/>
     ======
     <br/>
     &gt; to Read one Dataword (64Bit)
     <br/>
     22 Clockzycles are needed
     <br/>
     Write :
     <br/>
     =======
     <br/>
     &gt; to Write one Dataword (64Bit)
     <br/>
     25 Clockcycles are needed
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     20.08.2011 : Version 7.0 : Project start
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
