$date
	Wed Jul 23 19:00:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_tb $end
$var wire 8 ! out [7:0] $end
$var reg 3 " in [2:0] $end
$scope module DUT $end
$var wire 3 # in [2:0] $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 $
b11 #
b11 "
b1000 !
$end
#10
