{"vcs1":{"timestamp_begin":1751061214.651286049, "rt":0.32, "ut":0.22, "st":0.06}}
{"vcselab":{"timestamp_begin":1751061215.043870138, "rt":0.21, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1751061215.305698495, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751061214.326799745}
{"VCS_COMP_START_TIME": 1751061214.326799745}
{"VCS_COMP_END_TIME": 1751061215.641744787}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2862943}}
{"stitch_vcselab": {"peak_mem": 2862983}}
