#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 21 10:08:05 2025
# Process ID: 37987
# Current directory: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1
# Command line: vivado -log top_FPMAC_Test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_FPMAC_Test.tcl -notrace
# Log file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test.vdi
# Journal file: /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/vivado.jou
# Running On: OASIS2, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 4, Host memory: 33572 MB
#-----------------------------------------------------------
source top_FPMAC_Test.tcl -notrace
Command: link_design -top top_FPMAC_Test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.781 ; gain = 0.000 ; free physical = 25051 ; free virtual = 36268
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/temp_200MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/temp_200MHz.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.215 ; gain = 0.000 ; free physical = 24966 ; free virtual = 36183
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.215 ; gain = 510.285 ; free physical = 24966 ; free virtual = 36183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2313.027 ; gain = 87.812 ; free physical = 24959 ; free virtual = 36176

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f313ef24

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.879 ; gain = 389.852 ; free physical = 24591 ; free virtual = 35808

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level3_d1[3]_i_1 into driver instance DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level3_d1[37]_i_4, which resulted in an inversion of 35 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2004abd16

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2980.770 ; gain = 0.000 ; free physical = 24367 ; free virtual = 35584
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23d61c952

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2980.770 ; gain = 0.000 ; free physical = 24367 ; free virtual = 35584
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bd512e64

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2980.770 ; gain = 0.000 ; free physical = 24367 ; free virtual = 35584
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bd512e64

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3012.785 ; gain = 32.016 ; free physical = 24366 ; free virtual = 35583
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bd512e64

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3012.785 ; gain = 32.016 ; free physical = 24366 ; free virtual = 35583
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bd512e64

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3012.785 ; gain = 32.016 ; free physical = 24366 ; free virtual = 35583
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.785 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583
Ending Logic Optimization Task | Checksum: 267929665

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3012.785 ; gain = 32.016 ; free physical = 24366 ; free virtual = 35583

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 267929665

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3012.785 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 267929665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.785 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.785 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583
Ending Netlist Obfuscation Task | Checksum: 267929665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3012.785 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3012.785 ; gain = 787.570 ; free physical = 24366 ; free virtual = 35583
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3044.801 ; gain = 24.012 ; free physical = 24364 ; free virtual = 35581
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
Command: report_drc -file top_FPMAC_Test_drc_opted.rpt -pb top_FPMAC_Test_drc_opted.pb -rpx top_FPMAC_Test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24350 ; free virtual = 35568
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c356008a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24350 ; free virtual = 35568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24350 ; free virtual = 35568

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5d0bafec

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24349 ; free virtual = 35566

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8332c72a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24351 ; free virtual = 35568

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8332c72a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24351 ; free virtual = 35568
Phase 1 Placer Initialization | Checksum: 8332c72a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24351 ; free virtual = 35568

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11001461d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35573

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b53c6b20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35573

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b53c6b20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35573

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14a18a67e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24374 ; free virtual = 35592

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 22 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 21, total 22, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 23 nets or LUTs. Breaked 22 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35590

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           22  |              1  |                    23  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           22  |              1  |                    23  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: b03bcb97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35590
Phase 2.4 Global Placement Core | Checksum: 79e23076

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35590
Phase 2 Global Placement | Checksum: 79e23076

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35590

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fee87e38

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24372 ; free virtual = 35590

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f6a3aba1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 3fb39ed5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 129c88ad0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 135c8c765

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24376 ; free virtual = 35593

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ad42a829

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24374 ; free virtual = 35591

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a5a8adfb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24374 ; free virtual = 35591

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: bbc3c1fe

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24374 ; free virtual = 35591

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11137d9a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583
Phase 3 Detail Placement | Checksum: 11137d9a0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24366 ; free virtual = 35583

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1deaf5909

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.244 | TNS=-727.649 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e2e899ac

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24363 ; free virtual = 35581
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 235133514

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24363 ; free virtual = 35581
Phase 4.1.1.1 BUFG Insertion | Checksum: 1deaf5909

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24363 ; free virtual = 35581

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.888. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 207304b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589
Phase 4.1 Post Commit Optimization | Checksum: 207304b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 207304b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 207304b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589
Phase 4.3 Placer Reporting | Checksum: 207304b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bea8ef4b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589
Ending Placer Task | Checksum: 1857cb43b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24371 ; free virtual = 35589
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24388 ; free virtual = 35606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24383 ; free virtual = 35602
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_FPMAC_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24358 ; free virtual = 35576
INFO: [runtcl-4] Executing : report_utilization -file top_FPMAC_Test_utilization_placed.rpt -pb top_FPMAC_Test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_FPMAC_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24362 ; free virtual = 35580
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35574
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.35s |  WALL: 0.15s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24357 ; free virtual = 35574

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.888 | TNS=-678.151 |
Phase 1 Physical Synthesis Initialization | Checksum: 197989b41

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35573
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.888 | TNS=-678.151 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 197989b41

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24355 ; free virtual = 35573

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.888 | TNS=-678.151 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net R_OBUF[13]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net R_OBUF[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.870 | TNS=-684.972 |
INFO: [Physopt 32-702] Processed net R_OBUF[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.827 | TNS=-684.241 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/p_0_in67_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net DUT/CsigShiftedT__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.817 | TNS=-683.671 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net DUT/CsigShiftedT__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.754 | TNS=-680.080 |
INFO: [Physopt 32-702] Processed net DUT/CsigShiftedT__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_7_0.  Re-placed instance DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_4
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_7_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.737 | TNS=-679.111 |
INFO: [Physopt 32-81] Processed net DUT/level2[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/level2[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.728 | TNS=-678.612 |
INFO: [Physopt 32-702] Processed net DUT/level2[11]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_5__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_5__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.672 | TNS=-675.210 |
INFO: [Physopt 32-81] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.671 | TNS=-675.156 |
INFO: [Physopt 32-134] Processed net DUT/i___0_carry_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry_i_9_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry_i_9_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.622 | TNS=-672.023 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/minusOp_inferred__6/i__carry__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/minusOp_inferred__6/i__carry__0. Critical path length was reduced through logic transformation on cell DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_6_comp.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.609 | TNS=-671.314 |
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/CsigShiftedT__0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/minusOp_carry__6_i_12_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/minusOp_carry__6_i_12_0. Critical path length was reduced through logic transformation on cell DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level0_d1[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/ShiftValue_d1[5]_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.581 | TNS=-669.374 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.580 | TNS=-669.317 |
INFO: [Physopt 32-710] Processed net DUT/level2[11]_repN. Critical path length was reduced through logic transformation on cell DUT/minusOp_carry__7_i_8_replica_comp.
INFO: [Physopt 32-735] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.567 | TNS=-668.576 |
INFO: [Physopt 32-702] Processed net DUT/expDiffNotLarge. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry__0_i_4__1_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry__0_i_4__1_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.493 | TNS=-663.702 |
INFO: [Physopt 32-702] Processed net DUT/i__carry__0_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry__0_i_6_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry__0_i_6_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.411 | TNS=-657.584 |
INFO: [Physopt 32-81] Processed net A_reg_n_0_[13]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A_reg_n_0_[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.410 | TNS=-657.527 |
INFO: [Physopt 32-81] Processed net DUT/i___0_carry_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.375 | TNS=-655.428 |
INFO: [Physopt 32-134] Processed net DUT/i___0_carry_i_8_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_8_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry_i_8_n_0_repN. Critical path length was reduced through logic transformation on cell DUT/i___0_carry_i_8_replica_comp.
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.232 | TNS=-646.289 |
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i___0_carry_i_10_n_0. Critical path length was reduced through logic transformation on cell DUT/i___0_carry_i_10_comp_1.
INFO: [Physopt 32-735] Processed net DUT/BisNormal66_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.218 | TNS=-645.256 |
INFO: [Physopt 32-702] Processed net DUT/plusOp_inferred__6/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry_i_3__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.204 | TNS=-644.189 |
INFO: [Physopt 32-663] Processed net A_reg_n_0_[12].  Re-placed instance A_reg[12]
INFO: [Physopt 32-735] Processed net A_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.182 | TNS=-642.935 |
INFO: [Physopt 32-81] Processed net A_reg_n_0_[13]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A_reg_n_0_[13]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.164 | TNS=-641.909 |
INFO: [Physopt 32-702] Processed net A_reg_n_0_[13]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DUT/AisNormal. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/AisNormal. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.159 | TNS=-641.624 |
INFO: [Physopt 32-81] Processed net DUT/AisNormal. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DUT/AisNormal. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.141 | TNS=-640.598 |
INFO: [Physopt 32-702] Processed net DUT/minusOp_inferred__5/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.134 | TNS=-639.397 |
INFO: [Physopt 32-663] Processed net A_reg_n_0_[12].  Re-placed instance A_reg[12]
INFO: [Physopt 32-735] Processed net A_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.104 | TNS=-637.911 |
INFO: [Physopt 32-81] Processed net B_reg_n_0_[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net B_reg_n_0_[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.072 | TNS=-635.863 |
INFO: [Physopt 32-663] Processed net R_OBUF[12].  Re-placed instance C_internal_reg[12]
INFO: [Physopt 32-735] Processed net R_OBUF[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.049 | TNS=-634.763 |
INFO: [Physopt 32-81] Processed net A_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.048 | TNS=-634.706 |
INFO: [Physopt 32-81] Processed net R_OBUF[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.028 | TNS=-637.131 |
INFO: [Physopt 32-81] Processed net R_OBUF[14]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net R_OBUF[14]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.022 | TNS=-639.715 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net DUT/i__carry_i_6__0_n_0. Critical path length was reduced through logic transformation on cell DUT/i__carry_i_6__0_comp.
INFO: [Physopt 32-735] Processed net DUT/i__carry_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.020 | TNS=-639.580 |
INFO: [Physopt 32-663] Processed net R_OBUF[14]_repN_1.  Re-placed instance C_internal_reg[14]_replica_1
INFO: [Physopt 32-735] Processed net R_OBUF[14]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.019 | TNS=-639.642 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/i___0_carry_i_3_n_0.  Re-placed instance DUT/i___0_carry_i_3
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.018 | TNS=-639.322 |
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/BisNormal66_out_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net R_OBUF[14]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/p_0_in67_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/CsigShiftedT__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/level2[11]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/S_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/expDiffVerySmall. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net DUT/i__carry__0_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.011 | TNS=-638.902 |
INFO: [Physopt 32-702] Processed net DUT/i__carry_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/i___0_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DUT/i___0_carry_i_10_n_0.  Re-placed instance DUT/i___0_carry_i_10_comp_1
INFO: [Physopt 32-735] Processed net DUT/i___0_carry_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.977 | TNS=-636.268 |
INFO: [Physopt 32-702] Processed net A_reg_n_0_[13]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/AisNormal_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/multOp_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.977 | TNS=-636.268 |
Phase 3 Critical Path Optimization | Checksum: 153251b45

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24318 ; free virtual = 35536

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.977 | TNS=-636.268 |
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net A_reg_n_0_[13]_repN_1. Replicated 1 times.
INFO: [Physopt 32-735] Processed net A_reg_n_0_[13]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.962 | TNS=-635.413 |
INFO: [Physopt 32-81] Processed net B_reg_n_0_[11]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net B_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.947 | TNS=-634.558 |
INFO: [Physopt 32-702] Processed net A_reg_n_0_[13]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/p_0_in67_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/AisNormal_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/multOp_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net A_reg_n_0_[13]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/level4_d1[4]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/p_0_in67_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/minusOp_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/IEEEFPFMA_5_10_Freq200_uid2LeadingZeroCounter/eqOp. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/AisNormal_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DUT/multOp_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.947 | TNS=-634.558 |
Phase 4 Critical Path Optimization | Checksum: 153251b45

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24309 ; free virtual = 35528
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24309 ; free virtual = 35528
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.947 | TNS=-634.558 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.941  |         43.593  |           16  |              0  |                    38  |           0  |           2  |  00:00:11  |
|  Total          |          0.941  |         43.593  |           16  |              0  |                    38  |           0  |           3  |  00:00:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24309 ; free virtual = 35528
Ending Physical Synthesis Task | Checksum: 22187454d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24309 ; free virtual = 35528
INFO: [Common 17-83] Releasing license: Implementation
296 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24310 ; free virtual = 35528
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3128.676 ; gain = 0.000 ; free physical = 24307 ; free virtual = 35527
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cbaa6a3c ConstDB: 0 ShapeSum: 912dca7b RouteDB: 0
Post Restoration Checksum: NetGraph: a5b184d1 NumContArr: fa5a0bc9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a00b909a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3184.328 ; gain = 54.957 ; free physical = 24210 ; free virtual = 35429

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a00b909a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3216.328 ; gain = 86.957 ; free physical = 24171 ; free virtual = 35390

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a00b909a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3216.328 ; gain = 86.957 ; free physical = 24171 ; free virtual = 35390
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19503552b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3231.625 ; gain = 102.254 ; free physical = 24156 ; free virtual = 35374
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.847 | TNS=-612.479| WHS=-0.116 | THS=-1.371 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 692
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 692
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18d6aa544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24147 ; free virtual = 35366

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18d6aa544

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24147 ; free virtual = 35366
Phase 3 Initial Routing | Checksum: 14e0e63cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24143 ; free virtual = 35362
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                          |
+====================+===================+==============================================+
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/level0_d1_reg[30]/D |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/ps_d1_reg[3]/D      |
| sys_clk_pin        | sys_clk_pin       | DUT/NormalizationShifter/ps_d1_reg[5]/D      |
| sys_clk_pin        | sys_clk_pin       | DUT/expTentative_d1_reg[2]/D                 |
| sys_clk_pin        | sys_clk_pin       | DUT/expTentative_d1_reg[3]/D                 |
+--------------------+-------------------+----------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.041 | TNS=-739.224| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26244d9b5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24160 ; free virtual = 35378

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 192
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.402 | TNS=-760.524| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 131e28b29

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24169 ; free virtual = 35388
Phase 4 Rip-up And Reroute | Checksum: 131e28b29

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24169 ; free virtual = 35388

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13a23009f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3240.312 ; gain = 110.941 ; free physical = 24169 ; free virtual = 35388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.962 | TNS=-725.403| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14554a829

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14554a829

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383
Phase 5 Delay and Skew Optimization | Checksum: 14554a829

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d4d57df

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.962 | TNS=-708.710| WHS=0.146  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d4d57df

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383
Phase 6 Post Hold Fix | Checksum: 13d4d57df

Time (s): cpu = 00:01:03 ; elapsed = 00:00:38 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.167298 %
  Global Horizontal Routing Utilization  = 0.198423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 97dad39f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3245.312 ; gain = 115.941 ; free physical = 24164 ; free virtual = 35383

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 97dad39f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3247.312 ; gain = 117.941 ; free physical = 24163 ; free virtual = 35382

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 96b2c312

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3263.320 ; gain = 133.949 ; free physical = 24163 ; free virtual = 35382

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.962 | TNS=-708.710| WHS=0.146  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 96b2c312

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3263.320 ; gain = 133.949 ; free physical = 24163 ; free virtual = 35382
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:04 ; elapsed = 00:00:38 . Memory (MB): peak = 3263.320 ; gain = 133.949 ; free physical = 24205 ; free virtual = 35423

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
315 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:38 . Memory (MB): peak = 3263.320 ; gain = 134.645 ; free physical = 24205 ; free virtual = 35423
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3263.320 ; gain = 0.000 ; free physical = 24203 ; free virtual = 35423
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
Command: report_drc -file top_FPMAC_Test_drc_routed.rpt -pb top_FPMAC_Test_drc_routed.pb -rpx top_FPMAC_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
Command: report_methodology -file top_FPMAC_Test_methodology_drc_routed.rpt -pb top_FPMAC_Test_methodology_drc_routed.pb -rpx top_FPMAC_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPMAC/200MHz/impl_FPMAC_200MHz.runs/impl_1/top_FPMAC_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
Command: report_power -file top_FPMAC_Test_power_routed.rpt -pb top_FPMAC_Test_power_summary_routed.pb -rpx top_FPMAC_Test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
327 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_FPMAC_Test_route_status.rpt -pb top_FPMAC_Test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_FPMAC_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_FPMAC_Test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_FPMAC_Test_bus_skew_routed.rpt -pb top_FPMAC_Test_bus_skew_routed.pb -rpx top_FPMAC_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 10:09:40 2025...
