
GccBoardProject1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004778  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084778  00084778  0000c778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00084780  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000ec  200709a8  00085128  000109a4  2**3
                  ALLOC
  4 .stack        00002004  20070a94  00085214  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000c7a5  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002288  00000000  00000000  0001d1cd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003cfc  00000000  00000000  0001f455  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009b8  00000000  00000000  00023151  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000898  00000000  00000000  00023b09  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00017927  00000000  00000000  000243a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e43c  00000000  00000000  0003bcc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00061f73  00000000  00000000  0004a104  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001f1c  00000000  00000000  000ac078  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072a98 	.word	0x20072a98
   80004:	00080ab1 	.word	0x00080ab1
   80008:	00080aad 	.word	0x00080aad
   8000c:	00080aad 	.word	0x00080aad
   80010:	00080aad 	.word	0x00080aad
   80014:	00080aad 	.word	0x00080aad
   80018:	00080aad 	.word	0x00080aad
	...
   8002c:	00080aad 	.word	0x00080aad
   80030:	00080aad 	.word	0x00080aad
   80034:	00000000 	.word	0x00000000
   80038:	00080aad 	.word	0x00080aad
   8003c:	00080aad 	.word	0x00080aad
   80040:	00080aad 	.word	0x00080aad
   80044:	00080aad 	.word	0x00080aad
   80048:	00080aad 	.word	0x00080aad
   8004c:	00080aad 	.word	0x00080aad
   80050:	00080aad 	.word	0x00080aad
   80054:	00080aad 	.word	0x00080aad
   80058:	00080aad 	.word	0x00080aad
   8005c:	00080aad 	.word	0x00080aad
   80060:	00080aad 	.word	0x00080aad
   80064:	00080aad 	.word	0x00080aad
   80068:	00000000 	.word	0x00000000
   8006c:	000808f9 	.word	0x000808f9
   80070:	0008090d 	.word	0x0008090d
   80074:	00080921 	.word	0x00080921
   80078:	00080935 	.word	0x00080935
	...
   80084:	00080aad 	.word	0x00080aad
   80088:	00080aad 	.word	0x00080aad
   8008c:	00080aad 	.word	0x00080aad
   80090:	00080aad 	.word	0x00080aad
   80094:	00080aad 	.word	0x00080aad
   80098:	00080aad 	.word	0x00080aad
   8009c:	00080aad 	.word	0x00080aad
   800a0:	00080aad 	.word	0x00080aad
   800a4:	00000000 	.word	0x00000000
   800a8:	00080aad 	.word	0x00080aad
   800ac:	00080aad 	.word	0x00080aad
   800b0:	00080aad 	.word	0x00080aad
   800b4:	00080aad 	.word	0x00080aad
   800b8:	00080aad 	.word	0x00080aad
   800bc:	00080aad 	.word	0x00080aad
   800c0:	00080aad 	.word	0x00080aad
   800c4:	00080aad 	.word	0x00080aad
   800c8:	00080aad 	.word	0x00080aad
   800cc:	00080aad 	.word	0x00080aad
   800d0:	00080aad 	.word	0x00080aad
   800d4:	00080aad 	.word	0x00080aad
   800d8:	00080aad 	.word	0x00080aad
   800dc:	00080aad 	.word	0x00080aad
   800e0:	00080aad 	.word	0x00080aad
   800e4:	00080aad 	.word	0x00080aad
   800e8:	00080aad 	.word	0x00080aad
   800ec:	00080aad 	.word	0x00080aad
   800f0:	00080aad 	.word	0x00080aad

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00084780 	.word	0x00084780

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084780 	.word	0x00084780
   8013c:	200709ac 	.word	0x200709ac
   80140:	00084780 	.word	0x00084780
   80144:	00000000 	.word	0x00000000

00080148 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80148:	b5f0      	push	{r4, r5, r6, r7, lr}
   8014a:	b083      	sub	sp, #12
   8014c:	4604      	mov	r4, r0
   8014e:	460d      	mov	r5, r1
	uint32_t val = 0;
   80150:	2300      	movs	r3, #0
   80152:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80154:	4b1f      	ldr	r3, [pc, #124]	; (801d4 <usart_serial_getchar+0x8c>)
   80156:	4298      	cmp	r0, r3
   80158:	d107      	bne.n	8016a <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   8015a:	461f      	mov	r7, r3
   8015c:	4e1e      	ldr	r6, [pc, #120]	; (801d8 <usart_serial_getchar+0x90>)
   8015e:	4638      	mov	r0, r7
   80160:	4629      	mov	r1, r5
   80162:	47b0      	blx	r6
   80164:	2800      	cmp	r0, #0
   80166:	d1fa      	bne.n	8015e <usart_serial_getchar+0x16>
   80168:	e019      	b.n	8019e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8016a:	4b1c      	ldr	r3, [pc, #112]	; (801dc <usart_serial_getchar+0x94>)
   8016c:	4298      	cmp	r0, r3
   8016e:	d109      	bne.n	80184 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80170:	461f      	mov	r7, r3
   80172:	4e1b      	ldr	r6, [pc, #108]	; (801e0 <usart_serial_getchar+0x98>)
   80174:	4638      	mov	r0, r7
   80176:	a901      	add	r1, sp, #4
   80178:	47b0      	blx	r6
   8017a:	2800      	cmp	r0, #0
   8017c:	d1fa      	bne.n	80174 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8017e:	9b01      	ldr	r3, [sp, #4]
   80180:	702b      	strb	r3, [r5, #0]
   80182:	e019      	b.n	801b8 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80184:	4b17      	ldr	r3, [pc, #92]	; (801e4 <usart_serial_getchar+0x9c>)
   80186:	4298      	cmp	r0, r3
   80188:	d109      	bne.n	8019e <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8018a:	461e      	mov	r6, r3
   8018c:	4c14      	ldr	r4, [pc, #80]	; (801e0 <usart_serial_getchar+0x98>)
   8018e:	4630      	mov	r0, r6
   80190:	a901      	add	r1, sp, #4
   80192:	47a0      	blx	r4
   80194:	2800      	cmp	r0, #0
   80196:	d1fa      	bne.n	8018e <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80198:	9b01      	ldr	r3, [sp, #4]
   8019a:	702b      	strb	r3, [r5, #0]
   8019c:	e018      	b.n	801d0 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8019e:	4b12      	ldr	r3, [pc, #72]	; (801e8 <usart_serial_getchar+0xa0>)
   801a0:	429c      	cmp	r4, r3
   801a2:	d109      	bne.n	801b8 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   801a4:	461e      	mov	r6, r3
   801a6:	4c0e      	ldr	r4, [pc, #56]	; (801e0 <usart_serial_getchar+0x98>)
   801a8:	4630      	mov	r0, r6
   801aa:	a901      	add	r1, sp, #4
   801ac:	47a0      	blx	r4
   801ae:	2800      	cmp	r0, #0
   801b0:	d1fa      	bne.n	801a8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   801b2:	9b01      	ldr	r3, [sp, #4]
   801b4:	702b      	strb	r3, [r5, #0]
   801b6:	e00b      	b.n	801d0 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   801b8:	4b0c      	ldr	r3, [pc, #48]	; (801ec <usart_serial_getchar+0xa4>)
   801ba:	429c      	cmp	r4, r3
   801bc:	d108      	bne.n	801d0 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   801be:	461e      	mov	r6, r3
   801c0:	4c07      	ldr	r4, [pc, #28]	; (801e0 <usart_serial_getchar+0x98>)
   801c2:	4630      	mov	r0, r6
   801c4:	a901      	add	r1, sp, #4
   801c6:	47a0      	blx	r4
   801c8:	2800      	cmp	r0, #0
   801ca:	d1fa      	bne.n	801c2 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   801cc:	9b01      	ldr	r3, [sp, #4]
   801ce:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   801d0:	b003      	add	sp, #12
   801d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   801d4:	400e0800 	.word	0x400e0800
   801d8:	00080409 	.word	0x00080409
   801dc:	40098000 	.word	0x40098000
   801e0:	00080431 	.word	0x00080431
   801e4:	4009c000 	.word	0x4009c000
   801e8:	400a0000 	.word	0x400a0000
   801ec:	400a4000 	.word	0x400a4000

000801f0 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   801f0:	b570      	push	{r4, r5, r6, lr}
   801f2:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   801f4:	4b21      	ldr	r3, [pc, #132]	; (8027c <usart_serial_putchar+0x8c>)
   801f6:	4298      	cmp	r0, r3
   801f8:	d107      	bne.n	8020a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   801fa:	461e      	mov	r6, r3
   801fc:	4d20      	ldr	r5, [pc, #128]	; (80280 <usart_serial_putchar+0x90>)
   801fe:	4630      	mov	r0, r6
   80200:	4621      	mov	r1, r4
   80202:	47a8      	blx	r5
   80204:	2800      	cmp	r0, #0
   80206:	d1fa      	bne.n	801fe <usart_serial_putchar+0xe>
   80208:	e02b      	b.n	80262 <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8020a:	4b1e      	ldr	r3, [pc, #120]	; (80284 <usart_serial_putchar+0x94>)
   8020c:	4298      	cmp	r0, r3
   8020e:	d107      	bne.n	80220 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80210:	461e      	mov	r6, r3
   80212:	4d1d      	ldr	r5, [pc, #116]	; (80288 <usart_serial_putchar+0x98>)
   80214:	4630      	mov	r0, r6
   80216:	4621      	mov	r1, r4
   80218:	47a8      	blx	r5
   8021a:	2800      	cmp	r0, #0
   8021c:	d1fa      	bne.n	80214 <usart_serial_putchar+0x24>
   8021e:	e022      	b.n	80266 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80220:	4b1a      	ldr	r3, [pc, #104]	; (8028c <usart_serial_putchar+0x9c>)
   80222:	4298      	cmp	r0, r3
   80224:	d107      	bne.n	80236 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80226:	461e      	mov	r6, r3
   80228:	4d17      	ldr	r5, [pc, #92]	; (80288 <usart_serial_putchar+0x98>)
   8022a:	4630      	mov	r0, r6
   8022c:	4621      	mov	r1, r4
   8022e:	47a8      	blx	r5
   80230:	2800      	cmp	r0, #0
   80232:	d1fa      	bne.n	8022a <usart_serial_putchar+0x3a>
   80234:	e019      	b.n	8026a <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80236:	4b16      	ldr	r3, [pc, #88]	; (80290 <usart_serial_putchar+0xa0>)
   80238:	4298      	cmp	r0, r3
   8023a:	d107      	bne.n	8024c <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   8023c:	461e      	mov	r6, r3
   8023e:	4d12      	ldr	r5, [pc, #72]	; (80288 <usart_serial_putchar+0x98>)
   80240:	4630      	mov	r0, r6
   80242:	4621      	mov	r1, r4
   80244:	47a8      	blx	r5
   80246:	2800      	cmp	r0, #0
   80248:	d1fa      	bne.n	80240 <usart_serial_putchar+0x50>
   8024a:	e010      	b.n	8026e <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8024c:	4b11      	ldr	r3, [pc, #68]	; (80294 <usart_serial_putchar+0xa4>)
   8024e:	4298      	cmp	r0, r3
   80250:	d10f      	bne.n	80272 <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80252:	461e      	mov	r6, r3
   80254:	4d0c      	ldr	r5, [pc, #48]	; (80288 <usart_serial_putchar+0x98>)
   80256:	4630      	mov	r0, r6
   80258:	4621      	mov	r1, r4
   8025a:	47a8      	blx	r5
   8025c:	2800      	cmp	r0, #0
   8025e:	d1fa      	bne.n	80256 <usart_serial_putchar+0x66>
   80260:	e009      	b.n	80276 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80262:	2001      	movs	r0, #1
   80264:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80266:	2001      	movs	r0, #1
   80268:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8026a:	2001      	movs	r0, #1
   8026c:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8026e:	2001      	movs	r0, #1
   80270:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80272:	2000      	movs	r0, #0
   80274:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80276:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80278:	bd70      	pop	{r4, r5, r6, pc}
   8027a:	bf00      	nop
   8027c:	400e0800 	.word	0x400e0800
   80280:	000803f9 	.word	0x000803f9
   80284:	40098000 	.word	0x40098000
   80288:	0008041d 	.word	0x0008041d
   8028c:	4009c000 	.word	0x4009c000
   80290:	400a0000 	.word	0x400a0000
   80294:	400a4000 	.word	0x400a4000

00080298 <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   80298:	b530      	push	{r4, r5, lr}
   8029a:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8029c:	2008      	movs	r0, #8
   8029e:	4d15      	ldr	r5, [pc, #84]	; (802f4 <configureConsole+0x5c>)
   802a0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   802a2:	4c15      	ldr	r4, [pc, #84]	; (802f8 <configureConsole+0x60>)
   802a4:	4b15      	ldr	r3, [pc, #84]	; (802fc <configureConsole+0x64>)
   802a6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   802a8:	4a15      	ldr	r2, [pc, #84]	; (80300 <configureConsole+0x68>)
   802aa:	4b16      	ldr	r3, [pc, #88]	; (80304 <configureConsole+0x6c>)
   802ac:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   802ae:	4a16      	ldr	r2, [pc, #88]	; (80308 <configureConsole+0x70>)
   802b0:	4b16      	ldr	r3, [pc, #88]	; (8030c <configureConsole+0x74>)
   802b2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   802b4:	4b16      	ldr	r3, [pc, #88]	; (80310 <configureConsole+0x78>)
   802b6:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   802b8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   802bc:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   802be:	f44f 6300 	mov.w	r3, #2048	; 0x800
   802c2:	9303      	str	r3, [sp, #12]
   802c4:	2008      	movs	r0, #8
   802c6:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   802c8:	4620      	mov	r0, r4
   802ca:	a901      	add	r1, sp, #4
   802cc:	4b11      	ldr	r3, [pc, #68]	; (80314 <configureConsole+0x7c>)
   802ce:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   802d0:	4d11      	ldr	r5, [pc, #68]	; (80318 <configureConsole+0x80>)
   802d2:	682b      	ldr	r3, [r5, #0]
   802d4:	6898      	ldr	r0, [r3, #8]
   802d6:	2100      	movs	r1, #0
   802d8:	4c10      	ldr	r4, [pc, #64]	; (8031c <configureConsole+0x84>)
   802da:	47a0      	blx	r4
	setbuf(stdin, NULL);
   802dc:	682b      	ldr	r3, [r5, #0]
   802de:	6858      	ldr	r0, [r3, #4]
   802e0:	2100      	movs	r1, #0
   802e2:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   802e4:	480e      	ldr	r0, [pc, #56]	; (80320 <configureConsole+0x88>)
   802e6:	4c0f      	ldr	r4, [pc, #60]	; (80324 <configureConsole+0x8c>)
   802e8:	47a0      	blx	r4
	printf("=============\n");
   802ea:	480f      	ldr	r0, [pc, #60]	; (80328 <configureConsole+0x90>)
   802ec:	47a0      	blx	r4
   802ee:	b005      	add	sp, #20
   802f0:	bd30      	pop	{r4, r5, pc}
   802f2:	bf00      	nop
   802f4:	00080a31 	.word	0x00080a31
   802f8:	400e0800 	.word	0x400e0800
   802fc:	20070a80 	.word	0x20070a80
   80300:	000801f1 	.word	0x000801f1
   80304:	20070a7c 	.word	0x20070a7c
   80308:	00080149 	.word	0x00080149
   8030c:	20070a78 	.word	0x20070a78
   80310:	0501bd00 	.word	0x0501bd00
   80314:	000803c1 	.word	0x000803c1
   80318:	20070568 	.word	0x20070568
   8031c:	00081e15 	.word	0x00081e15
   80320:	000846dc 	.word	0x000846dc
   80324:	00081d59 	.word	0x00081d59
   80328:	000846ec 	.word	0x000846ec

0008032c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8032c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80330:	460c      	mov	r4, r1
   80332:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80334:	b960      	cbnz	r0, 80350 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80336:	2a00      	cmp	r2, #0
   80338:	dd0e      	ble.n	80358 <_read+0x2c>
   8033a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   8033c:	4e09      	ldr	r6, [pc, #36]	; (80364 <_read+0x38>)
   8033e:	4d0a      	ldr	r5, [pc, #40]	; (80368 <_read+0x3c>)
   80340:	6830      	ldr	r0, [r6, #0]
   80342:	4621      	mov	r1, r4
   80344:	682b      	ldr	r3, [r5, #0]
   80346:	4798      	blx	r3
		ptr++;
   80348:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8034a:	42bc      	cmp	r4, r7
   8034c:	d1f8      	bne.n	80340 <_read+0x14>
   8034e:	e006      	b.n	8035e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80350:	f04f 30ff 	mov.w	r0, #4294967295
   80354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80358:	2000      	movs	r0, #0
   8035a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8035e:	4640      	mov	r0, r8
	}
	return nChars;
}
   80360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80364:	20070a80 	.word	0x20070a80
   80368:	20070a78 	.word	0x20070a78

0008036c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8036c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80370:	460e      	mov	r6, r1
   80372:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80374:	3801      	subs	r0, #1
   80376:	2802      	cmp	r0, #2
   80378:	d80f      	bhi.n	8039a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8037a:	b192      	cbz	r2, 803a2 <_write+0x36>
   8037c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8037e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 803bc <_write+0x50>
   80382:	4f0d      	ldr	r7, [pc, #52]	; (803b8 <_write+0x4c>)
   80384:	f8d8 0000 	ldr.w	r0, [r8]
   80388:	5d31      	ldrb	r1, [r6, r4]
   8038a:	683b      	ldr	r3, [r7, #0]
   8038c:	4798      	blx	r3
   8038e:	2800      	cmp	r0, #0
   80390:	db0a      	blt.n	803a8 <_write+0x3c>
			return -1;
		}
		++nChars;
   80392:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80394:	42a5      	cmp	r5, r4
   80396:	d1f5      	bne.n	80384 <_write+0x18>
   80398:	e00a      	b.n	803b0 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8039a:	f04f 30ff 	mov.w	r0, #4294967295
   8039e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   803a2:	2000      	movs	r0, #0
   803a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   803a8:	f04f 30ff 	mov.w	r0, #4294967295
   803ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   803b0:	4620      	mov	r0, r4
	}
	return nChars;
}
   803b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803b6:	bf00      	nop
   803b8:	20070a7c 	.word	0x20070a7c
   803bc:	20070a80 	.word	0x20070a80

000803c0 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   803c0:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   803c2:	23ac      	movs	r3, #172	; 0xac
   803c4:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   803c6:	680a      	ldr	r2, [r1, #0]
   803c8:	684b      	ldr	r3, [r1, #4]
   803ca:	fbb2 f3f3 	udiv	r3, r2, r3
   803ce:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   803d0:	1e5c      	subs	r4, r3, #1
   803d2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   803d6:	4294      	cmp	r4, r2
   803d8:	d80a      	bhi.n	803f0 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   803da:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   803dc:	688b      	ldr	r3, [r1, #8]
   803de:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   803e0:	f240 2302 	movw	r3, #514	; 0x202
   803e4:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   803e8:	2350      	movs	r3, #80	; 0x50
   803ea:	6003      	str	r3, [r0, #0]

	return 0;
   803ec:	2000      	movs	r0, #0
   803ee:	e000      	b.n	803f2 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   803f0:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   803f2:	f85d 4b04 	ldr.w	r4, [sp], #4
   803f6:	4770      	bx	lr

000803f8 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   803f8:	6943      	ldr	r3, [r0, #20]
   803fa:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   803fe:	bf1a      	itte	ne
   80400:	61c1      	strne	r1, [r0, #28]
	return 0;
   80402:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80404:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80406:	4770      	bx	lr

00080408 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80408:	6943      	ldr	r3, [r0, #20]
   8040a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8040e:	bf1d      	ittte	ne
   80410:	6983      	ldrne	r3, [r0, #24]
   80412:	700b      	strbne	r3, [r1, #0]
	return 0;
   80414:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80416:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80418:	4770      	bx	lr
   8041a:	bf00      	nop

0008041c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8041c:	6943      	ldr	r3, [r0, #20]
   8041e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80422:	bf1d      	ittte	ne
   80424:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80428:	61c1      	strne	r1, [r0, #28]
	return 0;
   8042a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8042c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8042e:	4770      	bx	lr

00080430 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80430:	6943      	ldr	r3, [r0, #20]
   80432:	f013 0f01 	tst.w	r3, #1
   80436:	d005      	beq.n	80444 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80438:	6983      	ldr	r3, [r0, #24]
   8043a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8043e:	600b      	str	r3, [r1, #0]

	return 0;
   80440:	2000      	movs	r0, #0
   80442:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80444:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80446:	4770      	bx	lr

00080448 <pulseCounter_handlerA>:
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80448:	4b04      	ldr	r3, [pc, #16]	; (8045c <pulseCounter_handlerA+0x14>)
   8044a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 int counterA = 0;
 int counterB = 0;
 

void pulseCounter_handlerA(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(A))
   8044c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
   80450:	d003      	beq.n	8045a <pulseCounter_handlerA+0x12>
	{
		counterA++;
   80452:	4b03      	ldr	r3, [pc, #12]	; (80460 <pulseCounter_handlerA+0x18>)
   80454:	681a      	ldr	r2, [r3, #0]
   80456:	3201      	adds	r2, #1
   80458:	601a      	str	r2, [r3, #0]
   8045a:	4770      	bx	lr
   8045c:	400e1200 	.word	0x400e1200
   80460:	200709c4 	.word	0x200709c4

00080464 <pulseCounter_handlerB>:
   80464:	4b04      	ldr	r3, [pc, #16]	; (80478 <pulseCounter_handlerB+0x14>)
   80466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}

}

void pulseCounter_handlerB(const uint32_t id, const uint32_t index){
	if (ioport_get_pin_level(B))
   80468:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8046c:	d003      	beq.n	80476 <pulseCounter_handlerB+0x12>
	{
		counterB++;
   8046e:	4b03      	ldr	r3, [pc, #12]	; (8047c <pulseCounter_handlerB+0x18>)
   80470:	681a      	ldr	r2, [r3, #0]
   80472:	3201      	adds	r2, #1
   80474:	601a      	str	r2, [r3, #0]
   80476:	4770      	bx	lr
   80478:	400e1200 	.word	0x400e1200
   8047c:	200709c8 	.word	0x200709c8

00080480 <pulseCounter_configA>:
	}
	
}

void pulseCounter_configA(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   80480:	b570      	push	{r4, r5, r6, lr}
   80482:	b082      	sub	sp, #8
   80484:	4606      	mov	r6, r0
   80486:	460d      	mov	r5, r1
   80488:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   8048a:	2000      	movs	r0, #0
   8048c:	4b0d      	ldr	r3, [pc, #52]	; (804c4 <pulseCounter_configA+0x44>)
   8048e:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   80490:	4630      	mov	r0, r6
   80492:	4b0d      	ldr	r3, [pc, #52]	; (804c8 <pulseCounter_configA+0x48>)
   80494:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   80496:	4628      	mov	r0, r5
   80498:	4621      	mov	r1, r4
   8049a:	2201      	movs	r2, #1
   8049c:	4b0b      	ldr	r3, [pc, #44]	; (804cc <pulseCounter_configA+0x4c>)
   8049e:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerA);
   804a0:	4b0b      	ldr	r3, [pc, #44]	; (804d0 <pulseCounter_configA+0x50>)
   804a2:	9300      	str	r3, [sp, #0]
   804a4:	4628      	mov	r0, r5
   804a6:	4631      	mov	r1, r6
   804a8:	4622      	mov	r2, r4
   804aa:	2340      	movs	r3, #64	; 0x40
   804ac:	4e09      	ldr	r6, [pc, #36]	; (804d4 <pulseCounter_configA+0x54>)
   804ae:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   804b0:	4628      	mov	r0, r5
   804b2:	4621      	mov	r1, r4
   804b4:	4b08      	ldr	r3, [pc, #32]	; (804d8 <pulseCounter_configA+0x58>)
   804b6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   804b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   804bc:	4b07      	ldr	r3, [pc, #28]	; (804dc <pulseCounter_configA+0x5c>)
   804be:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
}
   804c0:	b002      	add	sp, #8
   804c2:	bd70      	pop	{r4, r5, r6, pc}
   804c4:	00080a89 	.word	0x00080a89
   804c8:	00080a31 	.word	0x00080a31
   804cc:	00080655 	.word	0x00080655
   804d0:	00080449 	.word	0x00080449
   804d4:	000808bd 	.word	0x000808bd
   804d8:	000806e1 	.word	0x000806e1
   804dc:	e000e100 	.word	0xe000e100

000804e0 <pulseCounter_configB>:

void pulseCounter_configB(uint32_t ul_id, Pio *p_pio, const uint32_t ul_mask){
   804e0:	b570      	push	{r4, r5, r6, lr}
   804e2:	b082      	sub	sp, #8
   804e4:	4606      	mov	r6, r0
   804e6:	460d      	mov	r5, r1
   804e8:	4614      	mov	r4, r2
	pmc_set_writeprotect(false);
   804ea:	2000      	movs	r0, #0
   804ec:	4b0d      	ldr	r3, [pc, #52]	; (80524 <pulseCounter_configB+0x44>)
   804ee:	4798      	blx	r3
	pmc_enable_periph_clk(ul_id);
   804f0:	4630      	mov	r0, r6
   804f2:	4b0d      	ldr	r3, [pc, #52]	; (80528 <pulseCounter_configB+0x48>)
   804f4:	4798      	blx	r3
	//pio_set_output(p_pio, ul_mask, LOW, DISABLE, ENABLE);
	pio_set_input(p_pio, ul_mask, PIO_PULLUP);
   804f6:	4628      	mov	r0, r5
   804f8:	4621      	mov	r1, r4
   804fa:	2201      	movs	r2, #1
   804fc:	4b0b      	ldr	r3, [pc, #44]	; (8052c <pulseCounter_configB+0x4c>)
   804fe:	4798      	blx	r3
	pio_handler_set(p_pio, ul_id, ul_mask, PIO_IT_EDGE, pulseCounter_handlerB);
   80500:	4b0b      	ldr	r3, [pc, #44]	; (80530 <pulseCounter_configB+0x50>)
   80502:	9300      	str	r3, [sp, #0]
   80504:	4628      	mov	r0, r5
   80506:	4631      	mov	r1, r6
   80508:	4622      	mov	r2, r4
   8050a:	2340      	movs	r3, #64	; 0x40
   8050c:	4e09      	ldr	r6, [pc, #36]	; (80534 <pulseCounter_configB+0x54>)
   8050e:	47b0      	blx	r6
	pio_enable_interrupt(p_pio, ul_mask);
   80510:	4628      	mov	r0, r5
   80512:	4621      	mov	r1, r4
   80514:	4b08      	ldr	r3, [pc, #32]	; (80538 <pulseCounter_configB+0x58>)
   80516:	4798      	blx	r3
   80518:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   8051c:	4b07      	ldr	r3, [pc, #28]	; (8053c <pulseCounter_configB+0x5c>)
   8051e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
   80520:	b002      	add	sp, #8
   80522:	bd70      	pop	{r4, r5, r6, pc}
   80524:	00080a89 	.word	0x00080a89
   80528:	00080a31 	.word	0x00080a31
   8052c:	00080655 	.word	0x00080655
   80530:	00080465 	.word	0x00080465
   80534:	000808bd 	.word	0x000808bd
   80538:	000806e1 	.word	0x000806e1
   8053c:	e000e100 	.word	0xe000e100

00080540 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80540:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80542:	480e      	ldr	r0, [pc, #56]	; (8057c <sysclk_init+0x3c>)
   80544:	4b0e      	ldr	r3, [pc, #56]	; (80580 <sysclk_init+0x40>)
   80546:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80548:	2000      	movs	r0, #0
   8054a:	213e      	movs	r1, #62	; 0x3e
   8054c:	4b0d      	ldr	r3, [pc, #52]	; (80584 <sysclk_init+0x44>)
   8054e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80550:	4c0d      	ldr	r4, [pc, #52]	; (80588 <sysclk_init+0x48>)
   80552:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80554:	2800      	cmp	r0, #0
   80556:	d0fc      	beq.n	80552 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80558:	4b0c      	ldr	r3, [pc, #48]	; (8058c <sysclk_init+0x4c>)
   8055a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8055c:	4a0c      	ldr	r2, [pc, #48]	; (80590 <sysclk_init+0x50>)
   8055e:	4b0d      	ldr	r3, [pc, #52]	; (80594 <sysclk_init+0x54>)
   80560:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80562:	4c0d      	ldr	r4, [pc, #52]	; (80598 <sysclk_init+0x58>)
   80564:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80566:	2800      	cmp	r0, #0
   80568:	d0fc      	beq.n	80564 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8056a:	2010      	movs	r0, #16
   8056c:	4b0b      	ldr	r3, [pc, #44]	; (8059c <sysclk_init+0x5c>)
   8056e:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80570:	4b0b      	ldr	r3, [pc, #44]	; (805a0 <sysclk_init+0x60>)
   80572:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80574:	4801      	ldr	r0, [pc, #4]	; (8057c <sysclk_init+0x3c>)
   80576:	4b02      	ldr	r3, [pc, #8]	; (80580 <sysclk_init+0x40>)
   80578:	4798      	blx	r3
   8057a:	bd10      	pop	{r4, pc}
   8057c:	0501bd00 	.word	0x0501bd00
   80580:	200700b1 	.word	0x200700b1
   80584:	000809ad 	.word	0x000809ad
   80588:	00080a01 	.word	0x00080a01
   8058c:	00080a11 	.word	0x00080a11
   80590:	200d3f01 	.word	0x200d3f01
   80594:	400e0600 	.word	0x400e0600
   80598:	00080a21 	.word	0x00080a21
   8059c:	00080949 	.word	0x00080949
   805a0:	00080b61 	.word	0x00080b61

000805a4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   805a4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   805a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   805aa:	4b13      	ldr	r3, [pc, #76]	; (805f8 <board_init+0x54>)
   805ac:	605a      	str	r2, [r3, #4]
   805ae:	200b      	movs	r0, #11
   805b0:	4c12      	ldr	r4, [pc, #72]	; (805fc <board_init+0x58>)
   805b2:	47a0      	blx	r4
   805b4:	200c      	movs	r0, #12
   805b6:	47a0      	blx	r4
   805b8:	200d      	movs	r0, #13
   805ba:	47a0      	blx	r4
   805bc:	200e      	movs	r0, #14
   805be:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   805c0:	203b      	movs	r0, #59	; 0x3b
   805c2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805c6:	4c0e      	ldr	r4, [pc, #56]	; (80600 <board_init+0x5c>)
   805c8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805ca:	2055      	movs	r0, #85	; 0x55
   805cc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805d0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805d2:	2056      	movs	r0, #86	; 0x56
   805d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805d8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805da:	2068      	movs	r0, #104	; 0x68
   805dc:	4909      	ldr	r1, [pc, #36]	; (80604 <board_init+0x60>)
   805de:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805e0:	205c      	movs	r0, #92	; 0x5c
   805e2:	4909      	ldr	r1, [pc, #36]	; (80608 <board_init+0x64>)
   805e4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	//Use the first line in normal cases
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   805e6:	4809      	ldr	r0, [pc, #36]	; (8060c <board_init+0x68>)
   805e8:	f44f 7140 	mov.w	r1, #768	; 0x300
   805ec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   805f0:	4b07      	ldr	r3, [pc, #28]	; (80610 <board_init+0x6c>)
   805f2:	4798      	blx	r3
   805f4:	bd10      	pop	{r4, pc}
   805f6:	bf00      	nop
   805f8:	400e1a50 	.word	0x400e1a50
   805fc:	00080a31 	.word	0x00080a31
   80600:	000806f1 	.word	0x000806f1
   80604:	28000079 	.word	0x28000079
   80608:	28000001 	.word	0x28000001
   8060c:	400e0e00 	.word	0x400e0e00
   80610:	000807c5 	.word	0x000807c5

00080614 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80614:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80616:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8061a:	d016      	beq.n	8064a <pio_set_peripheral+0x36>
   8061c:	d804      	bhi.n	80628 <pio_set_peripheral+0x14>
   8061e:	b1c1      	cbz	r1, 80652 <pio_set_peripheral+0x3e>
   80620:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80624:	d00a      	beq.n	8063c <pio_set_peripheral+0x28>
   80626:	e013      	b.n	80650 <pio_set_peripheral+0x3c>
   80628:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8062c:	d011      	beq.n	80652 <pio_set_peripheral+0x3e>
   8062e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80632:	d00e      	beq.n	80652 <pio_set_peripheral+0x3e>
   80634:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80638:	d10a      	bne.n	80650 <pio_set_peripheral+0x3c>
   8063a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8063c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8063e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   80640:	400b      	ands	r3, r1
   80642:	ea23 0302 	bic.w	r3, r3, r2
   80646:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80648:	e002      	b.n	80650 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8064a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8064c:	4313      	orrs	r3, r2
   8064e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80650:	6042      	str	r2, [r0, #4]
   80652:	4770      	bx	lr

00080654 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80654:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80656:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8065a:	bf14      	ite	ne
   8065c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8065e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80660:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80664:	bf14      	ite	ne
   80666:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80668:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8066a:	f012 0f02 	tst.w	r2, #2
   8066e:	d002      	beq.n	80676 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80670:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80674:	e004      	b.n	80680 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80676:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8067a:	bf18      	it	ne
   8067c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80680:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80682:	6001      	str	r1, [r0, #0]
   80684:	4770      	bx	lr
   80686:	bf00      	nop

00080688 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80688:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8068a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8068c:	9c01      	ldr	r4, [sp, #4]
   8068e:	b10c      	cbz	r4, 80694 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80690:	6641      	str	r1, [r0, #100]	; 0x64
   80692:	e000      	b.n	80696 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80694:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80696:	b10b      	cbz	r3, 8069c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80698:	6501      	str	r1, [r0, #80]	; 0x50
   8069a:	e000      	b.n	8069e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8069c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8069e:	b10a      	cbz	r2, 806a4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   806a0:	6301      	str	r1, [r0, #48]	; 0x30
   806a2:	e000      	b.n	806a6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   806a4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   806a6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   806a8:	6001      	str	r1, [r0, #0]
}
   806aa:	f85d 4b04 	ldr.w	r4, [sp], #4
   806ae:	4770      	bx	lr

000806b0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   806b0:	f012 0f10 	tst.w	r2, #16
   806b4:	d010      	beq.n	806d8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   806b6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   806ba:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   806be:	bf14      	ite	ne
   806c0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   806c4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   806c8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   806cc:	bf14      	ite	ne
   806ce:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   806d2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   806d6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   806d8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   806dc:	4770      	bx	lr
   806de:	bf00      	nop

000806e0 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   806e0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   806e2:	6401      	str	r1, [r0, #64]	; 0x40
   806e4:	4770      	bx	lr
   806e6:	bf00      	nop

000806e8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   806e8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   806ea:	4770      	bx	lr

000806ec <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   806ec:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   806ee:	4770      	bx	lr

000806f0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   806f0:	b570      	push	{r4, r5, r6, lr}
   806f2:	b082      	sub	sp, #8
   806f4:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   806f6:	0944      	lsrs	r4, r0, #5
   806f8:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   806fc:	f204 7407 	addw	r4, r4, #1799	; 0x707
   80700:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80702:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   80706:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8070a:	d030      	beq.n	8076e <pio_configure_pin+0x7e>
   8070c:	d806      	bhi.n	8071c <pio_configure_pin+0x2c>
   8070e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80712:	d00a      	beq.n	8072a <pio_configure_pin+0x3a>
   80714:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80718:	d018      	beq.n	8074c <pio_configure_pin+0x5c>
   8071a:	e049      	b.n	807b0 <pio_configure_pin+0xc0>
   8071c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80720:	d030      	beq.n	80784 <pio_configure_pin+0x94>
   80722:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80726:	d02d      	beq.n	80784 <pio_configure_pin+0x94>
   80728:	e042      	b.n	807b0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8072a:	f000 001f 	and.w	r0, r0, #31
   8072e:	2401      	movs	r4, #1
   80730:	4084      	lsls	r4, r0
   80732:	4630      	mov	r0, r6
   80734:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80738:	4622      	mov	r2, r4
   8073a:	4b1f      	ldr	r3, [pc, #124]	; (807b8 <pio_configure_pin+0xc8>)
   8073c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8073e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80742:	bf14      	ite	ne
   80744:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80746:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80748:	2001      	movs	r0, #1
   8074a:	e032      	b.n	807b2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8074c:	f000 001f 	and.w	r0, r0, #31
   80750:	2401      	movs	r4, #1
   80752:	4084      	lsls	r4, r0
   80754:	4630      	mov	r0, r6
   80756:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8075a:	4622      	mov	r2, r4
   8075c:	4b16      	ldr	r3, [pc, #88]	; (807b8 <pio_configure_pin+0xc8>)
   8075e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80760:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80764:	bf14      	ite	ne
   80766:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80768:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8076a:	2001      	movs	r0, #1
   8076c:	e021      	b.n	807b2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8076e:	f000 011f 	and.w	r1, r0, #31
   80772:	2401      	movs	r4, #1
   80774:	4630      	mov	r0, r6
   80776:	fa04 f101 	lsl.w	r1, r4, r1
   8077a:	462a      	mov	r2, r5
   8077c:	4b0f      	ldr	r3, [pc, #60]	; (807bc <pio_configure_pin+0xcc>)
   8077e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80780:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80782:	e016      	b.n	807b2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80784:	f000 011f 	and.w	r1, r0, #31
   80788:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8078a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8078e:	ea05 0304 	and.w	r3, r5, r4
   80792:	9300      	str	r3, [sp, #0]
   80794:	4630      	mov	r0, r6
   80796:	fa04 f101 	lsl.w	r1, r4, r1
   8079a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8079e:	bf14      	ite	ne
   807a0:	2200      	movne	r2, #0
   807a2:	2201      	moveq	r2, #1
   807a4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   807a8:	4d05      	ldr	r5, [pc, #20]	; (807c0 <pio_configure_pin+0xd0>)
   807aa:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   807ac:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   807ae:	e000      	b.n	807b2 <pio_configure_pin+0xc2>

	default:
		return 0;
   807b0:	2000      	movs	r0, #0
	}

	return 1;
}
   807b2:	b002      	add	sp, #8
   807b4:	bd70      	pop	{r4, r5, r6, pc}
   807b6:	bf00      	nop
   807b8:	00080615 	.word	0x00080615
   807bc:	00080655 	.word	0x00080655
   807c0:	00080689 	.word	0x00080689

000807c4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   807c4:	b5f0      	push	{r4, r5, r6, r7, lr}
   807c6:	b083      	sub	sp, #12
   807c8:	4607      	mov	r7, r0
   807ca:	460e      	mov	r6, r1
   807cc:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   807ce:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   807d2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   807d6:	d026      	beq.n	80826 <pio_configure_pin_group+0x62>
   807d8:	d806      	bhi.n	807e8 <pio_configure_pin_group+0x24>
   807da:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   807de:	d00a      	beq.n	807f6 <pio_configure_pin_group+0x32>
   807e0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   807e4:	d013      	beq.n	8080e <pio_configure_pin_group+0x4a>
   807e6:	e034      	b.n	80852 <pio_configure_pin_group+0x8e>
   807e8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   807ec:	d01f      	beq.n	8082e <pio_configure_pin_group+0x6a>
   807ee:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   807f2:	d01c      	beq.n	8082e <pio_configure_pin_group+0x6a>
   807f4:	e02d      	b.n	80852 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   807f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807fa:	4632      	mov	r2, r6
   807fc:	4b16      	ldr	r3, [pc, #88]	; (80858 <pio_configure_pin_group+0x94>)
   807fe:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80800:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   80804:	bf14      	ite	ne
   80806:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80808:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8080a:	2001      	movs	r0, #1
   8080c:	e022      	b.n	80854 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8080e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80812:	4632      	mov	r2, r6
   80814:	4b10      	ldr	r3, [pc, #64]	; (80858 <pio_configure_pin_group+0x94>)
   80816:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80818:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8081c:	bf14      	ite	ne
   8081e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80820:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   80822:	2001      	movs	r0, #1
   80824:	e016      	b.n	80854 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80826:	4b0d      	ldr	r3, [pc, #52]	; (8085c <pio_configure_pin_group+0x98>)
   80828:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8082a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8082c:	e012      	b.n	80854 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8082e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80832:	f005 0301 	and.w	r3, r5, #1
   80836:	9300      	str	r3, [sp, #0]
   80838:	4638      	mov	r0, r7
   8083a:	4631      	mov	r1, r6
   8083c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80840:	bf14      	ite	ne
   80842:	2200      	movne	r2, #0
   80844:	2201      	moveq	r2, #1
   80846:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8084a:	4c05      	ldr	r4, [pc, #20]	; (80860 <pio_configure_pin_group+0x9c>)
   8084c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8084e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80850:	e000      	b.n	80854 <pio_configure_pin_group+0x90>

	default:
		return 0;
   80852:	2000      	movs	r0, #0
	}

	return 1;
}
   80854:	b003      	add	sp, #12
   80856:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80858:	00080615 	.word	0x00080615
   8085c:	00080655 	.word	0x00080655
   80860:	00080689 	.word	0x00080689

00080864 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80868:	4604      	mov	r4, r0
   8086a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8086c:	4b10      	ldr	r3, [pc, #64]	; (808b0 <pio_handler_process+0x4c>)
   8086e:	4798      	blx	r3
   80870:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80872:	4620      	mov	r0, r4
   80874:	4b0f      	ldr	r3, [pc, #60]	; (808b4 <pio_handler_process+0x50>)
   80876:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   80878:	4005      	ands	r5, r0
   8087a:	d017      	beq.n	808ac <pio_handler_process+0x48>
   8087c:	4f0e      	ldr	r7, [pc, #56]	; (808b8 <pio_handler_process+0x54>)
   8087e:	f107 040c 	add.w	r4, r7, #12
   80882:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80884:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   80888:	42b3      	cmp	r3, r6
   8088a:	d10a      	bne.n	808a2 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   8088c:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80890:	4229      	tst	r1, r5
   80892:	d006      	beq.n	808a2 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80894:	6823      	ldr	r3, [r4, #0]
   80896:	4630      	mov	r0, r6
   80898:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8089a:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8089e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   808a2:	42bc      	cmp	r4, r7
   808a4:	d002      	beq.n	808ac <pio_handler_process+0x48>
   808a6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   808a8:	2d00      	cmp	r5, #0
   808aa:	d1eb      	bne.n	80884 <pio_handler_process+0x20>
   808ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   808b0:	000806e9 	.word	0x000806e9
   808b4:	000806ed 	.word	0x000806ed
   808b8:	200709d0 	.word	0x200709d0

000808bc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   808bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   808be:	4c0b      	ldr	r4, [pc, #44]	; (808ec <pio_handler_set+0x30>)
   808c0:	6824      	ldr	r4, [r4, #0]
   808c2:	2c06      	cmp	r4, #6
   808c4:	d810      	bhi.n	808e8 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   808c6:	4f0a      	ldr	r7, [pc, #40]	; (808f0 <pio_handler_set+0x34>)
   808c8:	0126      	lsls	r6, r4, #4
   808ca:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   808cc:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   808ce:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   808d0:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   808d2:	9906      	ldr	r1, [sp, #24]
   808d4:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   808d6:	3401      	adds	r4, #1
   808d8:	4904      	ldr	r1, [pc, #16]	; (808ec <pio_handler_set+0x30>)
   808da:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   808dc:	4611      	mov	r1, r2
   808de:	461a      	mov	r2, r3
   808e0:	4b04      	ldr	r3, [pc, #16]	; (808f4 <pio_handler_set+0x38>)
   808e2:	4798      	blx	r3

	return 0;
   808e4:	2000      	movs	r0, #0
   808e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   808e8:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   808ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   808ec:	200709cc 	.word	0x200709cc
   808f0:	200709d0 	.word	0x200709d0
   808f4:	000806b1 	.word	0x000806b1

000808f8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   808f8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   808fa:	4802      	ldr	r0, [pc, #8]	; (80904 <PIOA_Handler+0xc>)
   808fc:	210b      	movs	r1, #11
   808fe:	4b02      	ldr	r3, [pc, #8]	; (80908 <PIOA_Handler+0x10>)
   80900:	4798      	blx	r3
   80902:	bd08      	pop	{r3, pc}
   80904:	400e0e00 	.word	0x400e0e00
   80908:	00080865 	.word	0x00080865

0008090c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8090c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8090e:	4802      	ldr	r0, [pc, #8]	; (80918 <PIOB_Handler+0xc>)
   80910:	210c      	movs	r1, #12
   80912:	4b02      	ldr	r3, [pc, #8]	; (8091c <PIOB_Handler+0x10>)
   80914:	4798      	blx	r3
   80916:	bd08      	pop	{r3, pc}
   80918:	400e1000 	.word	0x400e1000
   8091c:	00080865 	.word	0x00080865

00080920 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80920:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80922:	4802      	ldr	r0, [pc, #8]	; (8092c <PIOC_Handler+0xc>)
   80924:	210d      	movs	r1, #13
   80926:	4b02      	ldr	r3, [pc, #8]	; (80930 <PIOC_Handler+0x10>)
   80928:	4798      	blx	r3
   8092a:	bd08      	pop	{r3, pc}
   8092c:	400e1200 	.word	0x400e1200
   80930:	00080865 	.word	0x00080865

00080934 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80934:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80936:	4802      	ldr	r0, [pc, #8]	; (80940 <PIOD_Handler+0xc>)
   80938:	210e      	movs	r1, #14
   8093a:	4b02      	ldr	r3, [pc, #8]	; (80944 <PIOD_Handler+0x10>)
   8093c:	4798      	blx	r3
   8093e:	bd08      	pop	{r3, pc}
   80940:	400e1400 	.word	0x400e1400
   80944:	00080865 	.word	0x00080865

00080948 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80948:	4b17      	ldr	r3, [pc, #92]	; (809a8 <pmc_switch_mck_to_pllack+0x60>)
   8094a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8094c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   80950:	4310      	orrs	r0, r2
   80952:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80954:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80956:	f013 0f08 	tst.w	r3, #8
   8095a:	d109      	bne.n	80970 <pmc_switch_mck_to_pllack+0x28>
   8095c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80960:	4911      	ldr	r1, [pc, #68]	; (809a8 <pmc_switch_mck_to_pllack+0x60>)
   80962:	e001      	b.n	80968 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   80964:	3b01      	subs	r3, #1
   80966:	d019      	beq.n	8099c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80968:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8096a:	f012 0f08 	tst.w	r2, #8
   8096e:	d0f9      	beq.n	80964 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80970:	4b0d      	ldr	r3, [pc, #52]	; (809a8 <pmc_switch_mck_to_pllack+0x60>)
   80972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80974:	f022 0203 	bic.w	r2, r2, #3
   80978:	f042 0202 	orr.w	r2, r2, #2
   8097c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8097e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80980:	f010 0008 	ands.w	r0, r0, #8
   80984:	d10c      	bne.n	809a0 <pmc_switch_mck_to_pllack+0x58>
   80986:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8098a:	4907      	ldr	r1, [pc, #28]	; (809a8 <pmc_switch_mck_to_pllack+0x60>)
   8098c:	e001      	b.n	80992 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8098e:	3b01      	subs	r3, #1
   80990:	d008      	beq.n	809a4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80992:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   80994:	f012 0f08 	tst.w	r2, #8
   80998:	d0f9      	beq.n	8098e <pmc_switch_mck_to_pllack+0x46>
   8099a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8099c:	2001      	movs	r0, #1
   8099e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   809a0:	2000      	movs	r0, #0
   809a2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   809a4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   809a6:	4770      	bx	lr
   809a8:	400e0600 	.word	0x400e0600

000809ac <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   809ac:	b138      	cbz	r0, 809be <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   809ae:	4911      	ldr	r1, [pc, #68]	; (809f4 <pmc_switch_mainck_to_xtal+0x48>)
   809b0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   809b2:	4a11      	ldr	r2, [pc, #68]	; (809f8 <pmc_switch_mainck_to_xtal+0x4c>)
   809b4:	401a      	ands	r2, r3
   809b6:	4b11      	ldr	r3, [pc, #68]	; (809fc <pmc_switch_mainck_to_xtal+0x50>)
   809b8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   809ba:	620b      	str	r3, [r1, #32]
   809bc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809be:	4a0d      	ldr	r2, [pc, #52]	; (809f4 <pmc_switch_mainck_to_xtal+0x48>)
   809c0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809c2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   809c6:	f023 0303 	bic.w	r3, r3, #3
   809ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   809ce:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   809d2:	0209      	lsls	r1, r1, #8
   809d4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   809d6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   809d8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   809da:	6e93      	ldr	r3, [r2, #104]	; 0x68
   809dc:	f013 0f01 	tst.w	r3, #1
   809e0:	d0fb      	beq.n	809da <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   809e2:	4a04      	ldr	r2, [pc, #16]	; (809f4 <pmc_switch_mainck_to_xtal+0x48>)
   809e4:	6a13      	ldr	r3, [r2, #32]
   809e6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   809ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   809ee:	6213      	str	r3, [r2, #32]
   809f0:	4770      	bx	lr
   809f2:	bf00      	nop
   809f4:	400e0600 	.word	0x400e0600
   809f8:	fec8fffc 	.word	0xfec8fffc
   809fc:	01370002 	.word	0x01370002

00080a00 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80a00:	4b02      	ldr	r3, [pc, #8]	; (80a0c <pmc_osc_is_ready_mainck+0xc>)
   80a02:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a04:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80a08:	4770      	bx	lr
   80a0a:	bf00      	nop
   80a0c:	400e0600 	.word	0x400e0600

00080a10 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80a10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80a14:	4b01      	ldr	r3, [pc, #4]	; (80a1c <pmc_disable_pllack+0xc>)
   80a16:	629a      	str	r2, [r3, #40]	; 0x28
   80a18:	4770      	bx	lr
   80a1a:	bf00      	nop
   80a1c:	400e0600 	.word	0x400e0600

00080a20 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80a20:	4b02      	ldr	r3, [pc, #8]	; (80a2c <pmc_is_locked_pllack+0xc>)
   80a22:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80a24:	f000 0002 	and.w	r0, r0, #2
   80a28:	4770      	bx	lr
   80a2a:	bf00      	nop
   80a2c:	400e0600 	.word	0x400e0600

00080a30 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80a30:	282c      	cmp	r0, #44	; 0x2c
   80a32:	d820      	bhi.n	80a76 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   80a34:	281f      	cmp	r0, #31
   80a36:	d80d      	bhi.n	80a54 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80a38:	4b12      	ldr	r3, [pc, #72]	; (80a84 <pmc_enable_periph_clk+0x54>)
   80a3a:	699a      	ldr	r2, [r3, #24]
   80a3c:	2301      	movs	r3, #1
   80a3e:	4083      	lsls	r3, r0
   80a40:	401a      	ands	r2, r3
   80a42:	4293      	cmp	r3, r2
   80a44:	d019      	beq.n	80a7a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   80a46:	2301      	movs	r3, #1
   80a48:	fa03 f000 	lsl.w	r0, r3, r0
   80a4c:	4b0d      	ldr	r3, [pc, #52]	; (80a84 <pmc_enable_periph_clk+0x54>)
   80a4e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a50:	2000      	movs	r0, #0
   80a52:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a54:	4b0b      	ldr	r3, [pc, #44]	; (80a84 <pmc_enable_periph_clk+0x54>)
   80a56:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   80a5a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80a5c:	2301      	movs	r3, #1
   80a5e:	4083      	lsls	r3, r0
   80a60:	401a      	ands	r2, r3
   80a62:	4293      	cmp	r3, r2
   80a64:	d00b      	beq.n	80a7e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   80a66:	2301      	movs	r3, #1
   80a68:	fa03 f000 	lsl.w	r0, r3, r0
   80a6c:	4b05      	ldr	r3, [pc, #20]	; (80a84 <pmc_enable_periph_clk+0x54>)
   80a6e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   80a72:	2000      	movs	r0, #0
   80a74:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80a76:	2001      	movs	r0, #1
   80a78:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80a7a:	2000      	movs	r0, #0
   80a7c:	4770      	bx	lr
   80a7e:	2000      	movs	r0, #0
}
   80a80:	4770      	bx	lr
   80a82:	bf00      	nop
   80a84:	400e0600 	.word	0x400e0600

00080a88 <pmc_set_writeprotect>:
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
   80a88:	b120      	cbz	r0, 80a94 <pmc_set_writeprotect+0xc>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD | PMC_WPMR_WPEN;
   80a8a:	4a05      	ldr	r2, [pc, #20]	; (80aa0 <pmc_set_writeprotect+0x18>)
   80a8c:	4b05      	ldr	r3, [pc, #20]	; (80aa4 <pmc_set_writeprotect+0x1c>)
   80a8e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a92:	4770      	bx	lr
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_PASSWD;
   80a94:	4a04      	ldr	r2, [pc, #16]	; (80aa8 <pmc_set_writeprotect+0x20>)
   80a96:	4b03      	ldr	r3, [pc, #12]	; (80aa4 <pmc_set_writeprotect+0x1c>)
   80a98:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
   80a9c:	4770      	bx	lr
   80a9e:	bf00      	nop
   80aa0:	504d4301 	.word	0x504d4301
   80aa4:	400e0600 	.word	0x400e0600
   80aa8:	504d4300 	.word	0x504d4300

00080aac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80aac:	e7fe      	b.n	80aac <Dummy_Handler>
   80aae:	bf00      	nop

00080ab0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80ab0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   80ab2:	4b1e      	ldr	r3, [pc, #120]	; (80b2c <Reset_Handler+0x7c>)
   80ab4:	4a1e      	ldr	r2, [pc, #120]	; (80b30 <Reset_Handler+0x80>)
   80ab6:	429a      	cmp	r2, r3
   80ab8:	d003      	beq.n	80ac2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   80aba:	4b1e      	ldr	r3, [pc, #120]	; (80b34 <Reset_Handler+0x84>)
   80abc:	4a1b      	ldr	r2, [pc, #108]	; (80b2c <Reset_Handler+0x7c>)
   80abe:	429a      	cmp	r2, r3
   80ac0:	d304      	bcc.n	80acc <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80ac2:	4b1d      	ldr	r3, [pc, #116]	; (80b38 <Reset_Handler+0x88>)
   80ac4:	4a1d      	ldr	r2, [pc, #116]	; (80b3c <Reset_Handler+0x8c>)
   80ac6:	429a      	cmp	r2, r3
   80ac8:	d30f      	bcc.n	80aea <Reset_Handler+0x3a>
   80aca:	e01a      	b.n	80b02 <Reset_Handler+0x52>
   80acc:	4b1c      	ldr	r3, [pc, #112]	; (80b40 <Reset_Handler+0x90>)
   80ace:	4c1d      	ldr	r4, [pc, #116]	; (80b44 <Reset_Handler+0x94>)
   80ad0:	1ae4      	subs	r4, r4, r3
   80ad2:	f024 0403 	bic.w	r4, r4, #3
   80ad6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ad8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   80ada:	4814      	ldr	r0, [pc, #80]	; (80b2c <Reset_Handler+0x7c>)
   80adc:	4914      	ldr	r1, [pc, #80]	; (80b30 <Reset_Handler+0x80>)
   80ade:	585a      	ldr	r2, [r3, r1]
   80ae0:	501a      	str	r2, [r3, r0]
   80ae2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   80ae4:	42a3      	cmp	r3, r4
   80ae6:	d1fa      	bne.n	80ade <Reset_Handler+0x2e>
   80ae8:	e7eb      	b.n	80ac2 <Reset_Handler+0x12>
   80aea:	4b17      	ldr	r3, [pc, #92]	; (80b48 <Reset_Handler+0x98>)
   80aec:	4917      	ldr	r1, [pc, #92]	; (80b4c <Reset_Handler+0x9c>)
   80aee:	1ac9      	subs	r1, r1, r3
   80af0:	f021 0103 	bic.w	r1, r1, #3
   80af4:	1d1a      	adds	r2, r3, #4
   80af6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   80af8:	2200      	movs	r2, #0
   80afa:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   80afe:	428b      	cmp	r3, r1
   80b00:	d1fb      	bne.n	80afa <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80b02:	4a13      	ldr	r2, [pc, #76]	; (80b50 <Reset_Handler+0xa0>)
   80b04:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   80b08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80b0c:	4911      	ldr	r1, [pc, #68]	; (80b54 <Reset_Handler+0xa4>)
   80b0e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   80b10:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   80b14:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   80b18:	d203      	bcs.n	80b22 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   80b1a:	688a      	ldr	r2, [r1, #8]
   80b1c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80b20:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   80b22:	4b0d      	ldr	r3, [pc, #52]	; (80b58 <Reset_Handler+0xa8>)
   80b24:	4798      	blx	r3

	/* Branch to main function */
	main();
   80b26:	4b0d      	ldr	r3, [pc, #52]	; (80b5c <Reset_Handler+0xac>)
   80b28:	4798      	blx	r3
   80b2a:	e7fe      	b.n	80b2a <Reset_Handler+0x7a>
   80b2c:	20070000 	.word	0x20070000
   80b30:	00084780 	.word	0x00084780
   80b34:	200709a4 	.word	0x200709a4
   80b38:	20070a94 	.word	0x20070a94
   80b3c:	200709a8 	.word	0x200709a8
   80b40:	20070004 	.word	0x20070004
   80b44:	200709a7 	.word	0x200709a7
   80b48:	200709a4 	.word	0x200709a4
   80b4c:	20070a8f 	.word	0x20070a8f
   80b50:	00080000 	.word	0x00080000
   80b54:	e000ed00 	.word	0xe000ed00
   80b58:	00081d09 	.word	0x00081d09
   80b5c:	00080e09 	.word	0x00080e09

00080b60 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   80b60:	4b3e      	ldr	r3, [pc, #248]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80b64:	f003 0303 	and.w	r3, r3, #3
   80b68:	2b03      	cmp	r3, #3
   80b6a:	d85f      	bhi.n	80c2c <SystemCoreClockUpdate+0xcc>
   80b6c:	e8df f003 	tbb	[pc, r3]
   80b70:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   80b74:	4b3a      	ldr	r3, [pc, #232]	; (80c60 <SystemCoreClockUpdate+0x100>)
   80b76:	695b      	ldr	r3, [r3, #20]
   80b78:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   80b7c:	bf14      	ite	ne
   80b7e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   80b82:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   80b86:	4b37      	ldr	r3, [pc, #220]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80b88:	601a      	str	r2, [r3, #0]
   80b8a:	e04f      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80b8c:	4b33      	ldr	r3, [pc, #204]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80b8e:	6a1b      	ldr	r3, [r3, #32]
   80b90:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80b94:	d003      	beq.n	80b9e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80b96:	4a34      	ldr	r2, [pc, #208]	; (80c68 <SystemCoreClockUpdate+0x108>)
   80b98:	4b32      	ldr	r3, [pc, #200]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80b9a:	601a      	str	r2, [r3, #0]
   80b9c:	e046      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80b9e:	4a33      	ldr	r2, [pc, #204]	; (80c6c <SystemCoreClockUpdate+0x10c>)
   80ba0:	4b30      	ldr	r3, [pc, #192]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80ba2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80ba4:	4b2d      	ldr	r3, [pc, #180]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80ba6:	6a1b      	ldr	r3, [r3, #32]
   80ba8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80bac:	2b10      	cmp	r3, #16
   80bae:	d002      	beq.n	80bb6 <SystemCoreClockUpdate+0x56>
   80bb0:	2b20      	cmp	r3, #32
   80bb2:	d004      	beq.n	80bbe <SystemCoreClockUpdate+0x5e>
   80bb4:	e03a      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80bb6:	4a2e      	ldr	r2, [pc, #184]	; (80c70 <SystemCoreClockUpdate+0x110>)
   80bb8:	4b2a      	ldr	r3, [pc, #168]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bba:	601a      	str	r2, [r3, #0]
				break;
   80bbc:	e036      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80bbe:	4a2a      	ldr	r2, [pc, #168]	; (80c68 <SystemCoreClockUpdate+0x108>)
   80bc0:	4b28      	ldr	r3, [pc, #160]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bc2:	601a      	str	r2, [r3, #0]
				break;
   80bc4:	e032      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   80bc6:	4b25      	ldr	r3, [pc, #148]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80bc8:	6a1b      	ldr	r3, [r3, #32]
   80bca:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80bce:	d003      	beq.n	80bd8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   80bd0:	4a25      	ldr	r2, [pc, #148]	; (80c68 <SystemCoreClockUpdate+0x108>)
   80bd2:	4b24      	ldr	r3, [pc, #144]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bd4:	601a      	str	r2, [r3, #0]
   80bd6:	e012      	b.n	80bfe <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   80bd8:	4a24      	ldr	r2, [pc, #144]	; (80c6c <SystemCoreClockUpdate+0x10c>)
   80bda:	4b22      	ldr	r3, [pc, #136]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bdc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   80bde:	4b1f      	ldr	r3, [pc, #124]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80be0:	6a1b      	ldr	r3, [r3, #32]
   80be2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80be6:	2b10      	cmp	r3, #16
   80be8:	d002      	beq.n	80bf0 <SystemCoreClockUpdate+0x90>
   80bea:	2b20      	cmp	r3, #32
   80bec:	d004      	beq.n	80bf8 <SystemCoreClockUpdate+0x98>
   80bee:	e006      	b.n	80bfe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   80bf0:	4a1f      	ldr	r2, [pc, #124]	; (80c70 <SystemCoreClockUpdate+0x110>)
   80bf2:	4b1c      	ldr	r3, [pc, #112]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bf4:	601a      	str	r2, [r3, #0]
				break;
   80bf6:	e002      	b.n	80bfe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   80bf8:	4a1b      	ldr	r2, [pc, #108]	; (80c68 <SystemCoreClockUpdate+0x108>)
   80bfa:	4b1a      	ldr	r3, [pc, #104]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80bfc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   80bfe:	4b17      	ldr	r3, [pc, #92]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c02:	f003 0303 	and.w	r3, r3, #3
   80c06:	2b02      	cmp	r3, #2
   80c08:	d10d      	bne.n	80c26 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c0a:	4b14      	ldr	r3, [pc, #80]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80c0c:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c0e:	6a99      	ldr	r1, [r3, #40]	; 0x28
   80c10:	4b14      	ldr	r3, [pc, #80]	; (80c64 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   80c12:	f3c0 400a 	ubfx	r0, r0, #16, #11
   80c16:	681a      	ldr	r2, [r3, #0]
   80c18:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   80c1c:	b2c9      	uxtb	r1, r1
   80c1e:	fbb2 f2f1 	udiv	r2, r2, r1
   80c22:	601a      	str	r2, [r3, #0]
   80c24:	e002      	b.n	80c2c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   80c26:	4a13      	ldr	r2, [pc, #76]	; (80c74 <SystemCoreClockUpdate+0x114>)
   80c28:	4b0e      	ldr	r3, [pc, #56]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80c2a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   80c2c:	4b0b      	ldr	r3, [pc, #44]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80c30:	f003 0370 	and.w	r3, r3, #112	; 0x70
   80c34:	2b70      	cmp	r3, #112	; 0x70
   80c36:	d107      	bne.n	80c48 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   80c38:	4b0a      	ldr	r3, [pc, #40]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80c3a:	681a      	ldr	r2, [r3, #0]
   80c3c:	490e      	ldr	r1, [pc, #56]	; (80c78 <SystemCoreClockUpdate+0x118>)
   80c3e:	fba1 0202 	umull	r0, r2, r1, r2
   80c42:	0852      	lsrs	r2, r2, #1
   80c44:	601a      	str	r2, [r3, #0]
   80c46:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   80c48:	4b04      	ldr	r3, [pc, #16]	; (80c5c <SystemCoreClockUpdate+0xfc>)
   80c4a:	6b19      	ldr	r1, [r3, #48]	; 0x30
   80c4c:	4b05      	ldr	r3, [pc, #20]	; (80c64 <SystemCoreClockUpdate+0x104>)
   80c4e:	f3c1 1102 	ubfx	r1, r1, #4, #3
   80c52:	681a      	ldr	r2, [r3, #0]
   80c54:	40ca      	lsrs	r2, r1
   80c56:	601a      	str	r2, [r3, #0]
   80c58:	4770      	bx	lr
   80c5a:	bf00      	nop
   80c5c:	400e0600 	.word	0x400e0600
   80c60:	400e1a10 	.word	0x400e1a10
   80c64:	20070138 	.word	0x20070138
   80c68:	00b71b00 	.word	0x00b71b00
   80c6c:	003d0900 	.word	0x003d0900
   80c70:	007a1200 	.word	0x007a1200
   80c74:	0e4e1c00 	.word	0x0e4e1c00
   80c78:	aaaaaaab 	.word	0xaaaaaaab

00080c7c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   80c7c:	4b09      	ldr	r3, [pc, #36]	; (80ca4 <_sbrk+0x28>)
   80c7e:	681b      	ldr	r3, [r3, #0]
   80c80:	b913      	cbnz	r3, 80c88 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   80c82:	4a09      	ldr	r2, [pc, #36]	; (80ca8 <_sbrk+0x2c>)
   80c84:	4b07      	ldr	r3, [pc, #28]	; (80ca4 <_sbrk+0x28>)
   80c86:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   80c88:	4b06      	ldr	r3, [pc, #24]	; (80ca4 <_sbrk+0x28>)
   80c8a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   80c8c:	181a      	adds	r2, r3, r0
   80c8e:	4907      	ldr	r1, [pc, #28]	; (80cac <_sbrk+0x30>)
   80c90:	4291      	cmp	r1, r2
   80c92:	db04      	blt.n	80c9e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   80c94:	4610      	mov	r0, r2
   80c96:	4a03      	ldr	r2, [pc, #12]	; (80ca4 <_sbrk+0x28>)
   80c98:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   80c9a:	4618      	mov	r0, r3
   80c9c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   80c9e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   80ca2:	4770      	bx	lr
   80ca4:	20070a40 	.word	0x20070a40
   80ca8:	20072a98 	.word	0x20072a98
   80cac:	20087ffc 	.word	0x20087ffc

00080cb0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   80cb0:	f04f 30ff 	mov.w	r0, #4294967295
   80cb4:	4770      	bx	lr
   80cb6:	bf00      	nop

00080cb8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   80cb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80cbc:	604b      	str	r3, [r1, #4]

	return 0;
}
   80cbe:	2000      	movs	r0, #0
   80cc0:	4770      	bx	lr
   80cc2:	bf00      	nop

00080cc4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   80cc4:	2001      	movs	r0, #1
   80cc6:	4770      	bx	lr

00080cc8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   80cc8:	2000      	movs	r0, #0
   80cca:	4770      	bx	lr
   80ccc:	0000      	movs	r0, r0
	...

00080cd0 <pulse>:
#include "pulseCounterHandler.h"

double distanceToMove;

//Sends the pulse to the engine
void pulse(uint16_t motorSpeed){
   80cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80cd2:	4c0d      	ldr	r4, [pc, #52]	; (80d08 <pulse+0x38>)
   80cd4:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   80cd8:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(pin24, HIGH);
	delay_us(motorSpeed);
   80cda:	a309      	add	r3, pc, #36	; (adr r3, 80d00 <pulse+0x30>)
   80cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ce0:	490a      	ldr	r1, [pc, #40]	; (80d0c <pulse+0x3c>)
   80ce2:	4616      	mov	r6, r2
   80ce4:	461f      	mov	r7, r3
   80ce6:	fbe1 6700 	umlal	r6, r7, r1, r0
   80cea:	4630      	mov	r0, r6
   80cec:	4639      	mov	r1, r7
   80cee:	4a08      	ldr	r2, [pc, #32]	; (80d10 <pulse+0x40>)
   80cf0:	2300      	movs	r3, #0
   80cf2:	4e08      	ldr	r6, [pc, #32]	; (80d14 <pulse+0x44>)
   80cf4:	47b0      	blx	r6
   80cf6:	4b08      	ldr	r3, [pc, #32]	; (80d18 <pulse+0x48>)
   80cf8:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80cfa:	6365      	str	r5, [r4, #52]	; 0x34
   80cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80cfe:	bf00      	nop
   80d00:	00d59f7f 	.word	0x00d59f7f
   80d04:	00000000 	.word	0x00000000
   80d08:	400e0e00 	.word	0x400e0e00
   80d0c:	0501bd00 	.word	0x0501bd00
   80d10:	00d59f80 	.word	0x00d59f80
   80d14:	00081749 	.word	0x00081749
   80d18:	20070001 	.word	0x20070001
   80d1c:	f3af 8000 	nop.w

00080d20 <stop>:
	pulse(reverseBaseSpeed);
	delay_ms(timeOut);
}

//Stops both of the engines
void stop(){
   80d20:	b538      	push	{r3, r4, r5, lr}
	pulse(1500);
   80d22:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d26:	4d06      	ldr	r5, [pc, #24]	; (80d40 <stop+0x20>)
   80d28:	47a8      	blx	r5
	delay_us(motorSwitch);
   80d2a:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80d2e:	4c05      	ldr	r4, [pc, #20]	; (80d44 <stop+0x24>)
   80d30:	47a0      	blx	r4
	pulse(1500);
   80d32:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80d36:	47a8      	blx	r5
	delay_ms(timeOut);
   80d38:	4803      	ldr	r0, [pc, #12]	; (80d48 <stop+0x28>)
   80d3a:	47a0      	blx	r4
   80d3c:	bd38      	pop	{r3, r4, r5, pc}
   80d3e:	bf00      	nop
   80d40:	00080cd1 	.word	0x00080cd1
   80d44:	20070001 	.word	0x20070001
   80d48:	0036ee80 	.word	0x0036ee80
   80d4c:	00000000 	.word	0x00000000

00080d50 <forwardDrive>:
	delay_us(motorSpeed);
	ioport_set_pin_level(pin24, LOW);
};

//Sets both engines to go the same direction with the "same" speed
void forwardDrive(int distance){
   80d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80d54:	4606      	mov	r6, r0
	stop();
   80d56:	4b22      	ldr	r3, [pc, #136]	; (80de0 <forwardDrive+0x90>)
   80d58:	4798      	blx	r3
	distanceToMove = distance/1.355;
   80d5a:	4c22      	ldr	r4, [pc, #136]	; (80de4 <forwardDrive+0x94>)
   80d5c:	4d22      	ldr	r5, [pc, #136]	; (80de8 <forwardDrive+0x98>)
   80d5e:	4630      	mov	r0, r6
   80d60:	47a8      	blx	r5
   80d62:	a31d      	add	r3, pc, #116	; (adr r3, 80dd8 <forwardDrive+0x88>)
   80d64:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d68:	4e20      	ldr	r6, [pc, #128]	; (80dec <forwardDrive+0x9c>)
   80d6a:	47b0      	blx	r6
   80d6c:	e9c4 0100 	strd	r0, r1, [r4]
	counterA = 0;
   80d70:	4e1f      	ldr	r6, [pc, #124]	; (80df0 <forwardDrive+0xa0>)
   80d72:	2300      	movs	r3, #0
   80d74:	6033      	str	r3, [r6, #0]
	counterB = 0;
   80d76:	4a1f      	ldr	r2, [pc, #124]	; (80df4 <forwardDrive+0xa4>)
   80d78:	6013      	str	r3, [r2, #0]
	
	delay_ms(8);
   80d7a:	f64b 3080 	movw	r0, #48000	; 0xbb80
   80d7e:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80e00 <forwardDrive+0xb0>
   80d82:	47c0      	blx	r8
	pulse(1600);
   80d84:	f44f 60c8 	mov.w	r0, #1600	; 0x640
   80d88:	4f1b      	ldr	r7, [pc, #108]	; (80df8 <forwardDrive+0xa8>)
   80d8a:	47b8      	blx	r7
	delay_us(motorSwitch);
   80d8c:	f641 10c8 	movw	r0, #6600	; 0x19c8
   80d90:	47c0      	blx	r8
	pulse(1560);
   80d92:	f44f 60c3 	mov.w	r0, #1560	; 0x618
   80d96:	47b8      	blx	r7
	
	while (counterA<distanceToMove)
   80d98:	6830      	ldr	r0, [r6, #0]
   80d9a:	47a8      	blx	r5
   80d9c:	e9d4 2300 	ldrd	r2, r3, [r4]
   80da0:	4c16      	ldr	r4, [pc, #88]	; (80dfc <forwardDrive+0xac>)
   80da2:	47a0      	blx	r4
   80da4:	b160      	cbz	r0, 80dc0 <forwardDrive+0x70>
	{
		delay_ms(1);
   80da6:	4647      	mov	r7, r8
   80da8:	f241 7070 	movw	r0, #6000	; 0x1770
   80dac:	47b8      	blx	r7
	delay_ms(8);
	pulse(1600);
	delay_us(motorSwitch);
	pulse(1560);
	
	while (counterA<distanceToMove)
   80dae:	6830      	ldr	r0, [r6, #0]
   80db0:	47a8      	blx	r5
   80db2:	4b0c      	ldr	r3, [pc, #48]	; (80de4 <forwardDrive+0x94>)
   80db4:	e9d3 2300 	ldrd	r2, r3, [r3]
   80db8:	4c10      	ldr	r4, [pc, #64]	; (80dfc <forwardDrive+0xac>)
   80dba:	47a0      	blx	r4
   80dbc:	2800      	cmp	r0, #0
   80dbe:	d1f3      	bne.n	80da8 <forwardDrive+0x58>
	{
		delay_ms(1);
	}
	stop();
   80dc0:	4b07      	ldr	r3, [pc, #28]	; (80de0 <forwardDrive+0x90>)
   80dc2:	4798      	blx	r3
	counterA = 0;
   80dc4:	2300      	movs	r3, #0
   80dc6:	4a0a      	ldr	r2, [pc, #40]	; (80df0 <forwardDrive+0xa0>)
   80dc8:	6013      	str	r3, [r2, #0]
	counterB = 0;
   80dca:	4a0a      	ldr	r2, [pc, #40]	; (80df4 <forwardDrive+0xa4>)
   80dcc:	6013      	str	r3, [r2, #0]
   80dce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dd2:	bf00      	nop
   80dd4:	f3af 8000 	nop.w
   80dd8:	7ae147ae 	.word	0x7ae147ae
   80ddc:	3ff5ae14 	.word	0x3ff5ae14
   80de0:	00080d21 	.word	0x00080d21
   80de4:	20070a88 	.word	0x20070a88
   80de8:	00081149 	.word	0x00081149
   80dec:	00081469 	.word	0x00081469
   80df0:	200709c4 	.word	0x200709c4
   80df4:	200709c8 	.word	0x200709c8
   80df8:	00080cd1 	.word	0x00080cd1
   80dfc:	000816f9 	.word	0x000816f9
   80e00:	20070001 	.word	0x20070001
   80e04:	f3af 8000 	nop.w

00080e08 <main>:
#include "Hjulreglering.h"
#include "navigation.h"


int main (void)
{
   80e08:	b538      	push	{r3, r4, r5, lr}
	sysclk_init();
   80e0a:	4b1b      	ldr	r3, [pc, #108]	; (80e78 <main+0x70>)
   80e0c:	4798      	blx	r3
	board_init();
   80e0e:	4b1b      	ldr	r3, [pc, #108]	; (80e7c <main+0x74>)
   80e10:	4798      	blx	r3
	configureConsole();
   80e12:	4b1b      	ldr	r3, [pc, #108]	; (80e80 <main+0x78>)
   80e14:	4798      	blx	r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80e16:	4b1b      	ldr	r3, [pc, #108]	; (80e84 <main+0x7c>)
   80e18:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80e1c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80e1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80e22:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
   80e26:	2202      	movs	r2, #2
   80e28:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80e2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80e2e:	4c16      	ldr	r4, [pc, #88]	; (80e88 <main+0x80>)
   80e30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
   80e34:	6123      	str	r3, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80e36:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80e3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   80e3e:	6163      	str	r3, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80e40:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	
	ioport_set_pin_dir(PIO_PD1_IDX,IOPORT_DIR_OUTPUT);
	
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	pulseCounter_configA(ID_PIOC, PIOC, PIO_PC28);
   80e44:	200d      	movs	r0, #13
   80e46:	4621      	mov	r1, r4
   80e48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80e4c:	4b0f      	ldr	r3, [pc, #60]	; (80e8c <main+0x84>)
   80e4e:	4798      	blx	r3
	pulseCounter_configB(ID_PIOC, PIOC, PIO_PC23);
   80e50:	200d      	movs	r0, #13
   80e52:	4621      	mov	r1, r4
   80e54:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80e58:	4b0d      	ldr	r3, [pc, #52]	; (80e90 <main+0x88>)
   80e5a:	4798      	blx	r3
	
	//Starts with a delay simply to reduce the chance of an error occuring when reseting the program.
	delay_ms(2000);
   80e5c:	4d0d      	ldr	r5, [pc, #52]	; (80e94 <main+0x8c>)
   80e5e:	4628      	mov	r0, r5
   80e60:	4c0d      	ldr	r4, [pc, #52]	; (80e98 <main+0x90>)
   80e62:	47a0      	blx	r4
			delay_ms(8);
		}
		foo++;
		stop();
	} */
	delay_ms(2000);
   80e64:	4628      	mov	r0, r5
   80e66:	47a0      	blx	r4
	forwardDrive(50);
   80e68:	2032      	movs	r0, #50	; 0x32
   80e6a:	4b0c      	ldr	r3, [pc, #48]	; (80e9c <main+0x94>)
   80e6c:	4798      	blx	r3
	delay_ms(3000);
   80e6e:	480c      	ldr	r0, [pc, #48]	; (80ea0 <main+0x98>)
   80e70:	47a0      	blx	r4
	
	return 0;
   80e72:	2000      	movs	r0, #0
   80e74:	bd38      	pop	{r3, r4, r5, pc}
   80e76:	bf00      	nop
   80e78:	00080541 	.word	0x00080541
   80e7c:	000805a5 	.word	0x000805a5
   80e80:	00080299 	.word	0x00080299
   80e84:	400e0e00 	.word	0x400e0e00
   80e88:	400e1200 	.word	0x400e1200
   80e8c:	00080481 	.word	0x00080481
   80e90:	000804e1 	.word	0x000804e1
   80e94:	00b71b00 	.word	0x00b71b00
   80e98:	20070001 	.word	0x20070001
   80e9c:	00080d51 	.word	0x00080d51
   80ea0:	0112a880 	.word	0x0112a880

00080ea4 <__aeabi_drsub>:
   80ea4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80ea8:	e002      	b.n	80eb0 <__adddf3>
   80eaa:	bf00      	nop

00080eac <__aeabi_dsub>:
   80eac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080eb0 <__adddf3>:
   80eb0:	b530      	push	{r4, r5, lr}
   80eb2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80eb6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80eba:	ea94 0f05 	teq	r4, r5
   80ebe:	bf08      	it	eq
   80ec0:	ea90 0f02 	teqeq	r0, r2
   80ec4:	bf1f      	itttt	ne
   80ec6:	ea54 0c00 	orrsne.w	ip, r4, r0
   80eca:	ea55 0c02 	orrsne.w	ip, r5, r2
   80ece:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80ed2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80ed6:	f000 80e2 	beq.w	8109e <__adddf3+0x1ee>
   80eda:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80ede:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80ee2:	bfb8      	it	lt
   80ee4:	426d      	neglt	r5, r5
   80ee6:	dd0c      	ble.n	80f02 <__adddf3+0x52>
   80ee8:	442c      	add	r4, r5
   80eea:	ea80 0202 	eor.w	r2, r0, r2
   80eee:	ea81 0303 	eor.w	r3, r1, r3
   80ef2:	ea82 0000 	eor.w	r0, r2, r0
   80ef6:	ea83 0101 	eor.w	r1, r3, r1
   80efa:	ea80 0202 	eor.w	r2, r0, r2
   80efe:	ea81 0303 	eor.w	r3, r1, r3
   80f02:	2d36      	cmp	r5, #54	; 0x36
   80f04:	bf88      	it	hi
   80f06:	bd30      	pophi	{r4, r5, pc}
   80f08:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80f0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80f10:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80f14:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80f18:	d002      	beq.n	80f20 <__adddf3+0x70>
   80f1a:	4240      	negs	r0, r0
   80f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80f20:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80f24:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80f28:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80f2c:	d002      	beq.n	80f34 <__adddf3+0x84>
   80f2e:	4252      	negs	r2, r2
   80f30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80f34:	ea94 0f05 	teq	r4, r5
   80f38:	f000 80a7 	beq.w	8108a <__adddf3+0x1da>
   80f3c:	f1a4 0401 	sub.w	r4, r4, #1
   80f40:	f1d5 0e20 	rsbs	lr, r5, #32
   80f44:	db0d      	blt.n	80f62 <__adddf3+0xb2>
   80f46:	fa02 fc0e 	lsl.w	ip, r2, lr
   80f4a:	fa22 f205 	lsr.w	r2, r2, r5
   80f4e:	1880      	adds	r0, r0, r2
   80f50:	f141 0100 	adc.w	r1, r1, #0
   80f54:	fa03 f20e 	lsl.w	r2, r3, lr
   80f58:	1880      	adds	r0, r0, r2
   80f5a:	fa43 f305 	asr.w	r3, r3, r5
   80f5e:	4159      	adcs	r1, r3
   80f60:	e00e      	b.n	80f80 <__adddf3+0xd0>
   80f62:	f1a5 0520 	sub.w	r5, r5, #32
   80f66:	f10e 0e20 	add.w	lr, lr, #32
   80f6a:	2a01      	cmp	r2, #1
   80f6c:	fa03 fc0e 	lsl.w	ip, r3, lr
   80f70:	bf28      	it	cs
   80f72:	f04c 0c02 	orrcs.w	ip, ip, #2
   80f76:	fa43 f305 	asr.w	r3, r3, r5
   80f7a:	18c0      	adds	r0, r0, r3
   80f7c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80f80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80f84:	d507      	bpl.n	80f96 <__adddf3+0xe6>
   80f86:	f04f 0e00 	mov.w	lr, #0
   80f8a:	f1dc 0c00 	rsbs	ip, ip, #0
   80f8e:	eb7e 0000 	sbcs.w	r0, lr, r0
   80f92:	eb6e 0101 	sbc.w	r1, lr, r1
   80f96:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80f9a:	d31b      	bcc.n	80fd4 <__adddf3+0x124>
   80f9c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80fa0:	d30c      	bcc.n	80fbc <__adddf3+0x10c>
   80fa2:	0849      	lsrs	r1, r1, #1
   80fa4:	ea5f 0030 	movs.w	r0, r0, rrx
   80fa8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80fac:	f104 0401 	add.w	r4, r4, #1
   80fb0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80fb4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80fb8:	f080 809a 	bcs.w	810f0 <__adddf3+0x240>
   80fbc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80fc0:	bf08      	it	eq
   80fc2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80fc6:	f150 0000 	adcs.w	r0, r0, #0
   80fca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80fce:	ea41 0105 	orr.w	r1, r1, r5
   80fd2:	bd30      	pop	{r4, r5, pc}
   80fd4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80fd8:	4140      	adcs	r0, r0
   80fda:	eb41 0101 	adc.w	r1, r1, r1
   80fde:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80fe2:	f1a4 0401 	sub.w	r4, r4, #1
   80fe6:	d1e9      	bne.n	80fbc <__adddf3+0x10c>
   80fe8:	f091 0f00 	teq	r1, #0
   80fec:	bf04      	itt	eq
   80fee:	4601      	moveq	r1, r0
   80ff0:	2000      	moveq	r0, #0
   80ff2:	fab1 f381 	clz	r3, r1
   80ff6:	bf08      	it	eq
   80ff8:	3320      	addeq	r3, #32
   80ffa:	f1a3 030b 	sub.w	r3, r3, #11
   80ffe:	f1b3 0220 	subs.w	r2, r3, #32
   81002:	da0c      	bge.n	8101e <__adddf3+0x16e>
   81004:	320c      	adds	r2, #12
   81006:	dd08      	ble.n	8101a <__adddf3+0x16a>
   81008:	f102 0c14 	add.w	ip, r2, #20
   8100c:	f1c2 020c 	rsb	r2, r2, #12
   81010:	fa01 f00c 	lsl.w	r0, r1, ip
   81014:	fa21 f102 	lsr.w	r1, r1, r2
   81018:	e00c      	b.n	81034 <__adddf3+0x184>
   8101a:	f102 0214 	add.w	r2, r2, #20
   8101e:	bfd8      	it	le
   81020:	f1c2 0c20 	rsble	ip, r2, #32
   81024:	fa01 f102 	lsl.w	r1, r1, r2
   81028:	fa20 fc0c 	lsr.w	ip, r0, ip
   8102c:	bfdc      	itt	le
   8102e:	ea41 010c 	orrle.w	r1, r1, ip
   81032:	4090      	lslle	r0, r2
   81034:	1ae4      	subs	r4, r4, r3
   81036:	bfa2      	ittt	ge
   81038:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   8103c:	4329      	orrge	r1, r5
   8103e:	bd30      	popge	{r4, r5, pc}
   81040:	ea6f 0404 	mvn.w	r4, r4
   81044:	3c1f      	subs	r4, #31
   81046:	da1c      	bge.n	81082 <__adddf3+0x1d2>
   81048:	340c      	adds	r4, #12
   8104a:	dc0e      	bgt.n	8106a <__adddf3+0x1ba>
   8104c:	f104 0414 	add.w	r4, r4, #20
   81050:	f1c4 0220 	rsb	r2, r4, #32
   81054:	fa20 f004 	lsr.w	r0, r0, r4
   81058:	fa01 f302 	lsl.w	r3, r1, r2
   8105c:	ea40 0003 	orr.w	r0, r0, r3
   81060:	fa21 f304 	lsr.w	r3, r1, r4
   81064:	ea45 0103 	orr.w	r1, r5, r3
   81068:	bd30      	pop	{r4, r5, pc}
   8106a:	f1c4 040c 	rsb	r4, r4, #12
   8106e:	f1c4 0220 	rsb	r2, r4, #32
   81072:	fa20 f002 	lsr.w	r0, r0, r2
   81076:	fa01 f304 	lsl.w	r3, r1, r4
   8107a:	ea40 0003 	orr.w	r0, r0, r3
   8107e:	4629      	mov	r1, r5
   81080:	bd30      	pop	{r4, r5, pc}
   81082:	fa21 f004 	lsr.w	r0, r1, r4
   81086:	4629      	mov	r1, r5
   81088:	bd30      	pop	{r4, r5, pc}
   8108a:	f094 0f00 	teq	r4, #0
   8108e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81092:	bf06      	itte	eq
   81094:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81098:	3401      	addeq	r4, #1
   8109a:	3d01      	subne	r5, #1
   8109c:	e74e      	b.n	80f3c <__adddf3+0x8c>
   8109e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   810a2:	bf18      	it	ne
   810a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   810a8:	d029      	beq.n	810fe <__adddf3+0x24e>
   810aa:	ea94 0f05 	teq	r4, r5
   810ae:	bf08      	it	eq
   810b0:	ea90 0f02 	teqeq	r0, r2
   810b4:	d005      	beq.n	810c2 <__adddf3+0x212>
   810b6:	ea54 0c00 	orrs.w	ip, r4, r0
   810ba:	bf04      	itt	eq
   810bc:	4619      	moveq	r1, r3
   810be:	4610      	moveq	r0, r2
   810c0:	bd30      	pop	{r4, r5, pc}
   810c2:	ea91 0f03 	teq	r1, r3
   810c6:	bf1e      	ittt	ne
   810c8:	2100      	movne	r1, #0
   810ca:	2000      	movne	r0, #0
   810cc:	bd30      	popne	{r4, r5, pc}
   810ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   810d2:	d105      	bne.n	810e0 <__adddf3+0x230>
   810d4:	0040      	lsls	r0, r0, #1
   810d6:	4149      	adcs	r1, r1
   810d8:	bf28      	it	cs
   810da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   810de:	bd30      	pop	{r4, r5, pc}
   810e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   810e4:	bf3c      	itt	cc
   810e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   810ea:	bd30      	popcc	{r4, r5, pc}
   810ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   810f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   810f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   810f8:	f04f 0000 	mov.w	r0, #0
   810fc:	bd30      	pop	{r4, r5, pc}
   810fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81102:	bf1a      	itte	ne
   81104:	4619      	movne	r1, r3
   81106:	4610      	movne	r0, r2
   81108:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   8110c:	bf1c      	itt	ne
   8110e:	460b      	movne	r3, r1
   81110:	4602      	movne	r2, r0
   81112:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81116:	bf06      	itte	eq
   81118:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   8111c:	ea91 0f03 	teqeq	r1, r3
   81120:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81124:	bd30      	pop	{r4, r5, pc}
   81126:	bf00      	nop

00081128 <__aeabi_ui2d>:
   81128:	f090 0f00 	teq	r0, #0
   8112c:	bf04      	itt	eq
   8112e:	2100      	moveq	r1, #0
   81130:	4770      	bxeq	lr
   81132:	b530      	push	{r4, r5, lr}
   81134:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81138:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8113c:	f04f 0500 	mov.w	r5, #0
   81140:	f04f 0100 	mov.w	r1, #0
   81144:	e750      	b.n	80fe8 <__adddf3+0x138>
   81146:	bf00      	nop

00081148 <__aeabi_i2d>:
   81148:	f090 0f00 	teq	r0, #0
   8114c:	bf04      	itt	eq
   8114e:	2100      	moveq	r1, #0
   81150:	4770      	bxeq	lr
   81152:	b530      	push	{r4, r5, lr}
   81154:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81158:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8115c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81160:	bf48      	it	mi
   81162:	4240      	negmi	r0, r0
   81164:	f04f 0100 	mov.w	r1, #0
   81168:	e73e      	b.n	80fe8 <__adddf3+0x138>
   8116a:	bf00      	nop

0008116c <__aeabi_f2d>:
   8116c:	0042      	lsls	r2, r0, #1
   8116e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81172:	ea4f 0131 	mov.w	r1, r1, rrx
   81176:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8117a:	bf1f      	itttt	ne
   8117c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81180:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81184:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81188:	4770      	bxne	lr
   8118a:	f092 0f00 	teq	r2, #0
   8118e:	bf14      	ite	ne
   81190:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81194:	4770      	bxeq	lr
   81196:	b530      	push	{r4, r5, lr}
   81198:	f44f 7460 	mov.w	r4, #896	; 0x380
   8119c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   811a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   811a4:	e720      	b.n	80fe8 <__adddf3+0x138>
   811a6:	bf00      	nop

000811a8 <__aeabi_ul2d>:
   811a8:	ea50 0201 	orrs.w	r2, r0, r1
   811ac:	bf08      	it	eq
   811ae:	4770      	bxeq	lr
   811b0:	b530      	push	{r4, r5, lr}
   811b2:	f04f 0500 	mov.w	r5, #0
   811b6:	e00a      	b.n	811ce <__aeabi_l2d+0x16>

000811b8 <__aeabi_l2d>:
   811b8:	ea50 0201 	orrs.w	r2, r0, r1
   811bc:	bf08      	it	eq
   811be:	4770      	bxeq	lr
   811c0:	b530      	push	{r4, r5, lr}
   811c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   811c6:	d502      	bpl.n	811ce <__aeabi_l2d+0x16>
   811c8:	4240      	negs	r0, r0
   811ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   811ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
   811d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   811d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   811da:	f43f aedc 	beq.w	80f96 <__adddf3+0xe6>
   811de:	f04f 0203 	mov.w	r2, #3
   811e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   811e6:	bf18      	it	ne
   811e8:	3203      	addne	r2, #3
   811ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   811ee:	bf18      	it	ne
   811f0:	3203      	addne	r2, #3
   811f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   811f6:	f1c2 0320 	rsb	r3, r2, #32
   811fa:	fa00 fc03 	lsl.w	ip, r0, r3
   811fe:	fa20 f002 	lsr.w	r0, r0, r2
   81202:	fa01 fe03 	lsl.w	lr, r1, r3
   81206:	ea40 000e 	orr.w	r0, r0, lr
   8120a:	fa21 f102 	lsr.w	r1, r1, r2
   8120e:	4414      	add	r4, r2
   81210:	e6c1      	b.n	80f96 <__adddf3+0xe6>
   81212:	bf00      	nop

00081214 <__aeabi_dmul>:
   81214:	b570      	push	{r4, r5, r6, lr}
   81216:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8121a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8121e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81222:	bf1d      	ittte	ne
   81224:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81228:	ea94 0f0c 	teqne	r4, ip
   8122c:	ea95 0f0c 	teqne	r5, ip
   81230:	f000 f8de 	bleq	813f0 <__aeabi_dmul+0x1dc>
   81234:	442c      	add	r4, r5
   81236:	ea81 0603 	eor.w	r6, r1, r3
   8123a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   8123e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81242:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81246:	bf18      	it	ne
   81248:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   8124c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81250:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81254:	d038      	beq.n	812c8 <__aeabi_dmul+0xb4>
   81256:	fba0 ce02 	umull	ip, lr, r0, r2
   8125a:	f04f 0500 	mov.w	r5, #0
   8125e:	fbe1 e502 	umlal	lr, r5, r1, r2
   81262:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81266:	fbe0 e503 	umlal	lr, r5, r0, r3
   8126a:	f04f 0600 	mov.w	r6, #0
   8126e:	fbe1 5603 	umlal	r5, r6, r1, r3
   81272:	f09c 0f00 	teq	ip, #0
   81276:	bf18      	it	ne
   81278:	f04e 0e01 	orrne.w	lr, lr, #1
   8127c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81280:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81284:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81288:	d204      	bcs.n	81294 <__aeabi_dmul+0x80>
   8128a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8128e:	416d      	adcs	r5, r5
   81290:	eb46 0606 	adc.w	r6, r6, r6
   81294:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81298:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   8129c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   812a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   812a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   812a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   812ac:	bf88      	it	hi
   812ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   812b2:	d81e      	bhi.n	812f2 <__aeabi_dmul+0xde>
   812b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   812b8:	bf08      	it	eq
   812ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   812be:	f150 0000 	adcs.w	r0, r0, #0
   812c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   812c6:	bd70      	pop	{r4, r5, r6, pc}
   812c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   812cc:	ea46 0101 	orr.w	r1, r6, r1
   812d0:	ea40 0002 	orr.w	r0, r0, r2
   812d4:	ea81 0103 	eor.w	r1, r1, r3
   812d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   812dc:	bfc2      	ittt	gt
   812de:	ebd4 050c 	rsbsgt	r5, r4, ip
   812e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   812e6:	bd70      	popgt	{r4, r5, r6, pc}
   812e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   812ec:	f04f 0e00 	mov.w	lr, #0
   812f0:	3c01      	subs	r4, #1
   812f2:	f300 80ab 	bgt.w	8144c <__aeabi_dmul+0x238>
   812f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
   812fa:	bfde      	ittt	le
   812fc:	2000      	movle	r0, #0
   812fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81302:	bd70      	pople	{r4, r5, r6, pc}
   81304:	f1c4 0400 	rsb	r4, r4, #0
   81308:	3c20      	subs	r4, #32
   8130a:	da35      	bge.n	81378 <__aeabi_dmul+0x164>
   8130c:	340c      	adds	r4, #12
   8130e:	dc1b      	bgt.n	81348 <__aeabi_dmul+0x134>
   81310:	f104 0414 	add.w	r4, r4, #20
   81314:	f1c4 0520 	rsb	r5, r4, #32
   81318:	fa00 f305 	lsl.w	r3, r0, r5
   8131c:	fa20 f004 	lsr.w	r0, r0, r4
   81320:	fa01 f205 	lsl.w	r2, r1, r5
   81324:	ea40 0002 	orr.w	r0, r0, r2
   81328:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8132c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81330:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81334:	fa21 f604 	lsr.w	r6, r1, r4
   81338:	eb42 0106 	adc.w	r1, r2, r6
   8133c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81340:	bf08      	it	eq
   81342:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81346:	bd70      	pop	{r4, r5, r6, pc}
   81348:	f1c4 040c 	rsb	r4, r4, #12
   8134c:	f1c4 0520 	rsb	r5, r4, #32
   81350:	fa00 f304 	lsl.w	r3, r0, r4
   81354:	fa20 f005 	lsr.w	r0, r0, r5
   81358:	fa01 f204 	lsl.w	r2, r1, r4
   8135c:	ea40 0002 	orr.w	r0, r0, r2
   81360:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81364:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81368:	f141 0100 	adc.w	r1, r1, #0
   8136c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81370:	bf08      	it	eq
   81372:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81376:	bd70      	pop	{r4, r5, r6, pc}
   81378:	f1c4 0520 	rsb	r5, r4, #32
   8137c:	fa00 f205 	lsl.w	r2, r0, r5
   81380:	ea4e 0e02 	orr.w	lr, lr, r2
   81384:	fa20 f304 	lsr.w	r3, r0, r4
   81388:	fa01 f205 	lsl.w	r2, r1, r5
   8138c:	ea43 0302 	orr.w	r3, r3, r2
   81390:	fa21 f004 	lsr.w	r0, r1, r4
   81394:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81398:	fa21 f204 	lsr.w	r2, r1, r4
   8139c:	ea20 0002 	bic.w	r0, r0, r2
   813a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   813a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   813a8:	bf08      	it	eq
   813aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   813ae:	bd70      	pop	{r4, r5, r6, pc}
   813b0:	f094 0f00 	teq	r4, #0
   813b4:	d10f      	bne.n	813d6 <__aeabi_dmul+0x1c2>
   813b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   813ba:	0040      	lsls	r0, r0, #1
   813bc:	eb41 0101 	adc.w	r1, r1, r1
   813c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   813c4:	bf08      	it	eq
   813c6:	3c01      	subeq	r4, #1
   813c8:	d0f7      	beq.n	813ba <__aeabi_dmul+0x1a6>
   813ca:	ea41 0106 	orr.w	r1, r1, r6
   813ce:	f095 0f00 	teq	r5, #0
   813d2:	bf18      	it	ne
   813d4:	4770      	bxne	lr
   813d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   813da:	0052      	lsls	r2, r2, #1
   813dc:	eb43 0303 	adc.w	r3, r3, r3
   813e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   813e4:	bf08      	it	eq
   813e6:	3d01      	subeq	r5, #1
   813e8:	d0f7      	beq.n	813da <__aeabi_dmul+0x1c6>
   813ea:	ea43 0306 	orr.w	r3, r3, r6
   813ee:	4770      	bx	lr
   813f0:	ea94 0f0c 	teq	r4, ip
   813f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   813f8:	bf18      	it	ne
   813fa:	ea95 0f0c 	teqne	r5, ip
   813fe:	d00c      	beq.n	8141a <__aeabi_dmul+0x206>
   81400:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81404:	bf18      	it	ne
   81406:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8140a:	d1d1      	bne.n	813b0 <__aeabi_dmul+0x19c>
   8140c:	ea81 0103 	eor.w	r1, r1, r3
   81410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81414:	f04f 0000 	mov.w	r0, #0
   81418:	bd70      	pop	{r4, r5, r6, pc}
   8141a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8141e:	bf06      	itte	eq
   81420:	4610      	moveq	r0, r2
   81422:	4619      	moveq	r1, r3
   81424:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81428:	d019      	beq.n	8145e <__aeabi_dmul+0x24a>
   8142a:	ea94 0f0c 	teq	r4, ip
   8142e:	d102      	bne.n	81436 <__aeabi_dmul+0x222>
   81430:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81434:	d113      	bne.n	8145e <__aeabi_dmul+0x24a>
   81436:	ea95 0f0c 	teq	r5, ip
   8143a:	d105      	bne.n	81448 <__aeabi_dmul+0x234>
   8143c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81440:	bf1c      	itt	ne
   81442:	4610      	movne	r0, r2
   81444:	4619      	movne	r1, r3
   81446:	d10a      	bne.n	8145e <__aeabi_dmul+0x24a>
   81448:	ea81 0103 	eor.w	r1, r1, r3
   8144c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81450:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81454:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81458:	f04f 0000 	mov.w	r0, #0
   8145c:	bd70      	pop	{r4, r5, r6, pc}
   8145e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81462:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81466:	bd70      	pop	{r4, r5, r6, pc}

00081468 <__aeabi_ddiv>:
   81468:	b570      	push	{r4, r5, r6, lr}
   8146a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8146e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81476:	bf1d      	ittte	ne
   81478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8147c:	ea94 0f0c 	teqne	r4, ip
   81480:	ea95 0f0c 	teqne	r5, ip
   81484:	f000 f8a7 	bleq	815d6 <__aeabi_ddiv+0x16e>
   81488:	eba4 0405 	sub.w	r4, r4, r5
   8148c:	ea81 0e03 	eor.w	lr, r1, r3
   81490:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81494:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81498:	f000 8088 	beq.w	815ac <__aeabi_ddiv+0x144>
   8149c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   814a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   814a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   814a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   814ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
   814b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   814b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   814b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   814bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   814c0:	429d      	cmp	r5, r3
   814c2:	bf08      	it	eq
   814c4:	4296      	cmpeq	r6, r2
   814c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   814ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
   814ce:	d202      	bcs.n	814d6 <__aeabi_ddiv+0x6e>
   814d0:	085b      	lsrs	r3, r3, #1
   814d2:	ea4f 0232 	mov.w	r2, r2, rrx
   814d6:	1ab6      	subs	r6, r6, r2
   814d8:	eb65 0503 	sbc.w	r5, r5, r3
   814dc:	085b      	lsrs	r3, r3, #1
   814de:	ea4f 0232 	mov.w	r2, r2, rrx
   814e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   814e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   814ea:	ebb6 0e02 	subs.w	lr, r6, r2
   814ee:	eb75 0e03 	sbcs.w	lr, r5, r3
   814f2:	bf22      	ittt	cs
   814f4:	1ab6      	subcs	r6, r6, r2
   814f6:	4675      	movcs	r5, lr
   814f8:	ea40 000c 	orrcs.w	r0, r0, ip
   814fc:	085b      	lsrs	r3, r3, #1
   814fe:	ea4f 0232 	mov.w	r2, r2, rrx
   81502:	ebb6 0e02 	subs.w	lr, r6, r2
   81506:	eb75 0e03 	sbcs.w	lr, r5, r3
   8150a:	bf22      	ittt	cs
   8150c:	1ab6      	subcs	r6, r6, r2
   8150e:	4675      	movcs	r5, lr
   81510:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81514:	085b      	lsrs	r3, r3, #1
   81516:	ea4f 0232 	mov.w	r2, r2, rrx
   8151a:	ebb6 0e02 	subs.w	lr, r6, r2
   8151e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81522:	bf22      	ittt	cs
   81524:	1ab6      	subcs	r6, r6, r2
   81526:	4675      	movcs	r5, lr
   81528:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8152c:	085b      	lsrs	r3, r3, #1
   8152e:	ea4f 0232 	mov.w	r2, r2, rrx
   81532:	ebb6 0e02 	subs.w	lr, r6, r2
   81536:	eb75 0e03 	sbcs.w	lr, r5, r3
   8153a:	bf22      	ittt	cs
   8153c:	1ab6      	subcs	r6, r6, r2
   8153e:	4675      	movcs	r5, lr
   81540:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81544:	ea55 0e06 	orrs.w	lr, r5, r6
   81548:	d018      	beq.n	8157c <__aeabi_ddiv+0x114>
   8154a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8154e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81552:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81556:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8155a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8155e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81562:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81566:	d1c0      	bne.n	814ea <__aeabi_ddiv+0x82>
   81568:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8156c:	d10b      	bne.n	81586 <__aeabi_ddiv+0x11e>
   8156e:	ea41 0100 	orr.w	r1, r1, r0
   81572:	f04f 0000 	mov.w	r0, #0
   81576:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8157a:	e7b6      	b.n	814ea <__aeabi_ddiv+0x82>
   8157c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81580:	bf04      	itt	eq
   81582:	4301      	orreq	r1, r0
   81584:	2000      	moveq	r0, #0
   81586:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8158a:	bf88      	it	hi
   8158c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81590:	f63f aeaf 	bhi.w	812f2 <__aeabi_dmul+0xde>
   81594:	ebb5 0c03 	subs.w	ip, r5, r3
   81598:	bf04      	itt	eq
   8159a:	ebb6 0c02 	subseq.w	ip, r6, r2
   8159e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   815a2:	f150 0000 	adcs.w	r0, r0, #0
   815a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   815aa:	bd70      	pop	{r4, r5, r6, pc}
   815ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   815b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   815b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   815b8:	bfc2      	ittt	gt
   815ba:	ebd4 050c 	rsbsgt	r5, r4, ip
   815be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   815c2:	bd70      	popgt	{r4, r5, r6, pc}
   815c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   815c8:	f04f 0e00 	mov.w	lr, #0
   815cc:	3c01      	subs	r4, #1
   815ce:	e690      	b.n	812f2 <__aeabi_dmul+0xde>
   815d0:	ea45 0e06 	orr.w	lr, r5, r6
   815d4:	e68d      	b.n	812f2 <__aeabi_dmul+0xde>
   815d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   815da:	ea94 0f0c 	teq	r4, ip
   815de:	bf08      	it	eq
   815e0:	ea95 0f0c 	teqeq	r5, ip
   815e4:	f43f af3b 	beq.w	8145e <__aeabi_dmul+0x24a>
   815e8:	ea94 0f0c 	teq	r4, ip
   815ec:	d10a      	bne.n	81604 <__aeabi_ddiv+0x19c>
   815ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   815f2:	f47f af34 	bne.w	8145e <__aeabi_dmul+0x24a>
   815f6:	ea95 0f0c 	teq	r5, ip
   815fa:	f47f af25 	bne.w	81448 <__aeabi_dmul+0x234>
   815fe:	4610      	mov	r0, r2
   81600:	4619      	mov	r1, r3
   81602:	e72c      	b.n	8145e <__aeabi_dmul+0x24a>
   81604:	ea95 0f0c 	teq	r5, ip
   81608:	d106      	bne.n	81618 <__aeabi_ddiv+0x1b0>
   8160a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8160e:	f43f aefd 	beq.w	8140c <__aeabi_dmul+0x1f8>
   81612:	4610      	mov	r0, r2
   81614:	4619      	mov	r1, r3
   81616:	e722      	b.n	8145e <__aeabi_dmul+0x24a>
   81618:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8161c:	bf18      	it	ne
   8161e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81622:	f47f aec5 	bne.w	813b0 <__aeabi_dmul+0x19c>
   81626:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8162a:	f47f af0d 	bne.w	81448 <__aeabi_dmul+0x234>
   8162e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81632:	f47f aeeb 	bne.w	8140c <__aeabi_dmul+0x1f8>
   81636:	e712      	b.n	8145e <__aeabi_dmul+0x24a>

00081638 <__gedf2>:
   81638:	f04f 3cff 	mov.w	ip, #4294967295
   8163c:	e006      	b.n	8164c <__cmpdf2+0x4>
   8163e:	bf00      	nop

00081640 <__ledf2>:
   81640:	f04f 0c01 	mov.w	ip, #1
   81644:	e002      	b.n	8164c <__cmpdf2+0x4>
   81646:	bf00      	nop

00081648 <__cmpdf2>:
   81648:	f04f 0c01 	mov.w	ip, #1
   8164c:	f84d cd04 	str.w	ip, [sp, #-4]!
   81650:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   81654:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81658:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8165c:	bf18      	it	ne
   8165e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   81662:	d01b      	beq.n	8169c <__cmpdf2+0x54>
   81664:	b001      	add	sp, #4
   81666:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   8166a:	bf0c      	ite	eq
   8166c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   81670:	ea91 0f03 	teqne	r1, r3
   81674:	bf02      	ittt	eq
   81676:	ea90 0f02 	teqeq	r0, r2
   8167a:	2000      	moveq	r0, #0
   8167c:	4770      	bxeq	lr
   8167e:	f110 0f00 	cmn.w	r0, #0
   81682:	ea91 0f03 	teq	r1, r3
   81686:	bf58      	it	pl
   81688:	4299      	cmppl	r1, r3
   8168a:	bf08      	it	eq
   8168c:	4290      	cmpeq	r0, r2
   8168e:	bf2c      	ite	cs
   81690:	17d8      	asrcs	r0, r3, #31
   81692:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   81696:	f040 0001 	orr.w	r0, r0, #1
   8169a:	4770      	bx	lr
   8169c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   816a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   816a4:	d102      	bne.n	816ac <__cmpdf2+0x64>
   816a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   816aa:	d107      	bne.n	816bc <__cmpdf2+0x74>
   816ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   816b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   816b4:	d1d6      	bne.n	81664 <__cmpdf2+0x1c>
   816b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   816ba:	d0d3      	beq.n	81664 <__cmpdf2+0x1c>
   816bc:	f85d 0b04 	ldr.w	r0, [sp], #4
   816c0:	4770      	bx	lr
   816c2:	bf00      	nop

000816c4 <__aeabi_cdrcmple>:
   816c4:	4684      	mov	ip, r0
   816c6:	4610      	mov	r0, r2
   816c8:	4662      	mov	r2, ip
   816ca:	468c      	mov	ip, r1
   816cc:	4619      	mov	r1, r3
   816ce:	4663      	mov	r3, ip
   816d0:	e000      	b.n	816d4 <__aeabi_cdcmpeq>
   816d2:	bf00      	nop

000816d4 <__aeabi_cdcmpeq>:
   816d4:	b501      	push	{r0, lr}
   816d6:	f7ff ffb7 	bl	81648 <__cmpdf2>
   816da:	2800      	cmp	r0, #0
   816dc:	bf48      	it	mi
   816de:	f110 0f00 	cmnmi.w	r0, #0
   816e2:	bd01      	pop	{r0, pc}

000816e4 <__aeabi_dcmpeq>:
   816e4:	f84d ed08 	str.w	lr, [sp, #-8]!
   816e8:	f7ff fff4 	bl	816d4 <__aeabi_cdcmpeq>
   816ec:	bf0c      	ite	eq
   816ee:	2001      	moveq	r0, #1
   816f0:	2000      	movne	r0, #0
   816f2:	f85d fb08 	ldr.w	pc, [sp], #8
   816f6:	bf00      	nop

000816f8 <__aeabi_dcmplt>:
   816f8:	f84d ed08 	str.w	lr, [sp, #-8]!
   816fc:	f7ff ffea 	bl	816d4 <__aeabi_cdcmpeq>
   81700:	bf34      	ite	cc
   81702:	2001      	movcc	r0, #1
   81704:	2000      	movcs	r0, #0
   81706:	f85d fb08 	ldr.w	pc, [sp], #8
   8170a:	bf00      	nop

0008170c <__aeabi_dcmple>:
   8170c:	f84d ed08 	str.w	lr, [sp, #-8]!
   81710:	f7ff ffe0 	bl	816d4 <__aeabi_cdcmpeq>
   81714:	bf94      	ite	ls
   81716:	2001      	movls	r0, #1
   81718:	2000      	movhi	r0, #0
   8171a:	f85d fb08 	ldr.w	pc, [sp], #8
   8171e:	bf00      	nop

00081720 <__aeabi_dcmpge>:
   81720:	f84d ed08 	str.w	lr, [sp, #-8]!
   81724:	f7ff ffce 	bl	816c4 <__aeabi_cdrcmple>
   81728:	bf94      	ite	ls
   8172a:	2001      	movls	r0, #1
   8172c:	2000      	movhi	r0, #0
   8172e:	f85d fb08 	ldr.w	pc, [sp], #8
   81732:	bf00      	nop

00081734 <__aeabi_dcmpgt>:
   81734:	f84d ed08 	str.w	lr, [sp, #-8]!
   81738:	f7ff ffc4 	bl	816c4 <__aeabi_cdrcmple>
   8173c:	bf34      	ite	cc
   8173e:	2001      	movcc	r0, #1
   81740:	2000      	movcs	r0, #0
   81742:	f85d fb08 	ldr.w	pc, [sp], #8
   81746:	bf00      	nop

00081748 <__aeabi_uldivmod>:
   81748:	b94b      	cbnz	r3, 8175e <__aeabi_uldivmod+0x16>
   8174a:	b942      	cbnz	r2, 8175e <__aeabi_uldivmod+0x16>
   8174c:	2900      	cmp	r1, #0
   8174e:	bf08      	it	eq
   81750:	2800      	cmpeq	r0, #0
   81752:	d002      	beq.n	8175a <__aeabi_uldivmod+0x12>
   81754:	f04f 31ff 	mov.w	r1, #4294967295
   81758:	4608      	mov	r0, r1
   8175a:	f000 b83b 	b.w	817d4 <__aeabi_idiv0>
   8175e:	b082      	sub	sp, #8
   81760:	46ec      	mov	ip, sp
   81762:	e92d 5000 	stmdb	sp!, {ip, lr}
   81766:	f000 f81d 	bl	817a4 <__gnu_uldivmod_helper>
   8176a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8176e:	b002      	add	sp, #8
   81770:	bc0c      	pop	{r2, r3}
   81772:	4770      	bx	lr

00081774 <__gnu_ldivmod_helper>:
   81774:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   81778:	9e08      	ldr	r6, [sp, #32]
   8177a:	4614      	mov	r4, r2
   8177c:	461d      	mov	r5, r3
   8177e:	4680      	mov	r8, r0
   81780:	4689      	mov	r9, r1
   81782:	f000 f829 	bl	817d8 <__divdi3>
   81786:	fb04 f301 	mul.w	r3, r4, r1
   8178a:	fba4 ab00 	umull	sl, fp, r4, r0
   8178e:	fb00 3205 	mla	r2, r0, r5, r3
   81792:	4493      	add	fp, r2
   81794:	ebb8 080a 	subs.w	r8, r8, sl
   81798:	eb69 090b 	sbc.w	r9, r9, fp
   8179c:	e9c6 8900 	strd	r8, r9, [r6]
   817a0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000817a4 <__gnu_uldivmod_helper>:
   817a4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   817a8:	9e08      	ldr	r6, [sp, #32]
   817aa:	4614      	mov	r4, r2
   817ac:	461d      	mov	r5, r3
   817ae:	4680      	mov	r8, r0
   817b0:	4689      	mov	r9, r1
   817b2:	f000 f961 	bl	81a78 <__udivdi3>
   817b6:	fb00 f505 	mul.w	r5, r0, r5
   817ba:	fba0 ab04 	umull	sl, fp, r0, r4
   817be:	fb04 5401 	mla	r4, r4, r1, r5
   817c2:	44a3      	add	fp, r4
   817c4:	ebb8 080a 	subs.w	r8, r8, sl
   817c8:	eb69 090b 	sbc.w	r9, r9, fp
   817cc:	e9c6 8900 	strd	r8, r9, [r6]
   817d0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

000817d4 <__aeabi_idiv0>:
   817d4:	4770      	bx	lr
   817d6:	bf00      	nop

000817d8 <__divdi3>:
   817d8:	2900      	cmp	r1, #0
   817da:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   817de:	f2c0 80a1 	blt.w	81924 <__divdi3+0x14c>
   817e2:	2400      	movs	r4, #0
   817e4:	2b00      	cmp	r3, #0
   817e6:	f2c0 8098 	blt.w	8191a <__divdi3+0x142>
   817ea:	4615      	mov	r5, r2
   817ec:	4606      	mov	r6, r0
   817ee:	460f      	mov	r7, r1
   817f0:	2b00      	cmp	r3, #0
   817f2:	d13f      	bne.n	81874 <__divdi3+0x9c>
   817f4:	428a      	cmp	r2, r1
   817f6:	d958      	bls.n	818aa <__divdi3+0xd2>
   817f8:	fab2 f382 	clz	r3, r2
   817fc:	b14b      	cbz	r3, 81812 <__divdi3+0x3a>
   817fe:	f1c3 0220 	rsb	r2, r3, #32
   81802:	fa01 f703 	lsl.w	r7, r1, r3
   81806:	fa20 f202 	lsr.w	r2, r0, r2
   8180a:	409d      	lsls	r5, r3
   8180c:	fa00 f603 	lsl.w	r6, r0, r3
   81810:	4317      	orrs	r7, r2
   81812:	0c29      	lsrs	r1, r5, #16
   81814:	fbb7 f2f1 	udiv	r2, r7, r1
   81818:	fb01 7712 	mls	r7, r1, r2, r7
   8181c:	b2a8      	uxth	r0, r5
   8181e:	fb00 f302 	mul.w	r3, r0, r2
   81822:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   81826:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   8182a:	42bb      	cmp	r3, r7
   8182c:	d909      	bls.n	81842 <__divdi3+0x6a>
   8182e:	197f      	adds	r7, r7, r5
   81830:	f102 3cff 	add.w	ip, r2, #4294967295
   81834:	f080 8105 	bcs.w	81a42 <__divdi3+0x26a>
   81838:	42bb      	cmp	r3, r7
   8183a:	f240 8102 	bls.w	81a42 <__divdi3+0x26a>
   8183e:	3a02      	subs	r2, #2
   81840:	442f      	add	r7, r5
   81842:	1aff      	subs	r7, r7, r3
   81844:	fbb7 f3f1 	udiv	r3, r7, r1
   81848:	fb01 7113 	mls	r1, r1, r3, r7
   8184c:	fb00 f003 	mul.w	r0, r0, r3
   81850:	b2b6      	uxth	r6, r6
   81852:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   81856:	4288      	cmp	r0, r1
   81858:	d908      	bls.n	8186c <__divdi3+0x94>
   8185a:	1949      	adds	r1, r1, r5
   8185c:	f103 37ff 	add.w	r7, r3, #4294967295
   81860:	f080 80f1 	bcs.w	81a46 <__divdi3+0x26e>
   81864:	4288      	cmp	r0, r1
   81866:	f240 80ee 	bls.w	81a46 <__divdi3+0x26e>
   8186a:	3b02      	subs	r3, #2
   8186c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   81870:	2300      	movs	r3, #0
   81872:	e003      	b.n	8187c <__divdi3+0xa4>
   81874:	428b      	cmp	r3, r1
   81876:	d90a      	bls.n	8188e <__divdi3+0xb6>
   81878:	2300      	movs	r3, #0
   8187a:	461a      	mov	r2, r3
   8187c:	4610      	mov	r0, r2
   8187e:	4619      	mov	r1, r3
   81880:	b114      	cbz	r4, 81888 <__divdi3+0xb0>
   81882:	4240      	negs	r0, r0
   81884:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81888:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8188c:	4770      	bx	lr
   8188e:	fab3 f883 	clz	r8, r3
   81892:	f1b8 0f00 	cmp.w	r8, #0
   81896:	f040 8088 	bne.w	819aa <__divdi3+0x1d2>
   8189a:	428b      	cmp	r3, r1
   8189c:	d302      	bcc.n	818a4 <__divdi3+0xcc>
   8189e:	4282      	cmp	r2, r0
   818a0:	f200 80e2 	bhi.w	81a68 <__divdi3+0x290>
   818a4:	2300      	movs	r3, #0
   818a6:	2201      	movs	r2, #1
   818a8:	e7e8      	b.n	8187c <__divdi3+0xa4>
   818aa:	b912      	cbnz	r2, 818b2 <__divdi3+0xda>
   818ac:	2301      	movs	r3, #1
   818ae:	fbb3 f5f2 	udiv	r5, r3, r2
   818b2:	fab5 f285 	clz	r2, r5
   818b6:	2a00      	cmp	r2, #0
   818b8:	d13a      	bne.n	81930 <__divdi3+0x158>
   818ba:	1b7f      	subs	r7, r7, r5
   818bc:	0c28      	lsrs	r0, r5, #16
   818be:	fa1f fc85 	uxth.w	ip, r5
   818c2:	2301      	movs	r3, #1
   818c4:	fbb7 f1f0 	udiv	r1, r7, r0
   818c8:	fb00 7711 	mls	r7, r0, r1, r7
   818cc:	fb0c f201 	mul.w	r2, ip, r1
   818d0:	ea4f 4816 	mov.w	r8, r6, lsr #16
   818d4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   818d8:	42ba      	cmp	r2, r7
   818da:	d907      	bls.n	818ec <__divdi3+0x114>
   818dc:	197f      	adds	r7, r7, r5
   818de:	f101 38ff 	add.w	r8, r1, #4294967295
   818e2:	d202      	bcs.n	818ea <__divdi3+0x112>
   818e4:	42ba      	cmp	r2, r7
   818e6:	f200 80c4 	bhi.w	81a72 <__divdi3+0x29a>
   818ea:	4641      	mov	r1, r8
   818ec:	1abf      	subs	r7, r7, r2
   818ee:	fbb7 f2f0 	udiv	r2, r7, r0
   818f2:	fb00 7012 	mls	r0, r0, r2, r7
   818f6:	fb0c fc02 	mul.w	ip, ip, r2
   818fa:	b2b6      	uxth	r6, r6
   818fc:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   81900:	4584      	cmp	ip, r0
   81902:	d907      	bls.n	81914 <__divdi3+0x13c>
   81904:	1940      	adds	r0, r0, r5
   81906:	f102 37ff 	add.w	r7, r2, #4294967295
   8190a:	d202      	bcs.n	81912 <__divdi3+0x13a>
   8190c:	4584      	cmp	ip, r0
   8190e:	f200 80ae 	bhi.w	81a6e <__divdi3+0x296>
   81912:	463a      	mov	r2, r7
   81914:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   81918:	e7b0      	b.n	8187c <__divdi3+0xa4>
   8191a:	43e4      	mvns	r4, r4
   8191c:	4252      	negs	r2, r2
   8191e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81922:	e762      	b.n	817ea <__divdi3+0x12>
   81924:	4240      	negs	r0, r0
   81926:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8192a:	f04f 34ff 	mov.w	r4, #4294967295
   8192e:	e759      	b.n	817e4 <__divdi3+0xc>
   81930:	4095      	lsls	r5, r2
   81932:	f1c2 0920 	rsb	r9, r2, #32
   81936:	fa27 f109 	lsr.w	r1, r7, r9
   8193a:	fa26 f909 	lsr.w	r9, r6, r9
   8193e:	4097      	lsls	r7, r2
   81940:	0c28      	lsrs	r0, r5, #16
   81942:	fbb1 f8f0 	udiv	r8, r1, r0
   81946:	fb00 1118 	mls	r1, r0, r8, r1
   8194a:	fa1f fc85 	uxth.w	ip, r5
   8194e:	fb0c f308 	mul.w	r3, ip, r8
   81952:	ea49 0907 	orr.w	r9, r9, r7
   81956:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8195a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   8195e:	428b      	cmp	r3, r1
   81960:	fa06 f602 	lsl.w	r6, r6, r2
   81964:	d908      	bls.n	81978 <__divdi3+0x1a0>
   81966:	1949      	adds	r1, r1, r5
   81968:	f108 32ff 	add.w	r2, r8, #4294967295
   8196c:	d27a      	bcs.n	81a64 <__divdi3+0x28c>
   8196e:	428b      	cmp	r3, r1
   81970:	d978      	bls.n	81a64 <__divdi3+0x28c>
   81972:	f1a8 0802 	sub.w	r8, r8, #2
   81976:	4429      	add	r1, r5
   81978:	1ac9      	subs	r1, r1, r3
   8197a:	fbb1 f3f0 	udiv	r3, r1, r0
   8197e:	fb00 1713 	mls	r7, r0, r3, r1
   81982:	fb0c f203 	mul.w	r2, ip, r3
   81986:	fa1f f989 	uxth.w	r9, r9
   8198a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8198e:	42ba      	cmp	r2, r7
   81990:	d907      	bls.n	819a2 <__divdi3+0x1ca>
   81992:	197f      	adds	r7, r7, r5
   81994:	f103 31ff 	add.w	r1, r3, #4294967295
   81998:	d260      	bcs.n	81a5c <__divdi3+0x284>
   8199a:	42ba      	cmp	r2, r7
   8199c:	d95e      	bls.n	81a5c <__divdi3+0x284>
   8199e:	3b02      	subs	r3, #2
   819a0:	442f      	add	r7, r5
   819a2:	1abf      	subs	r7, r7, r2
   819a4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   819a8:	e78c      	b.n	818c4 <__divdi3+0xec>
   819aa:	f1c8 0220 	rsb	r2, r8, #32
   819ae:	fa25 f102 	lsr.w	r1, r5, r2
   819b2:	fa03 fc08 	lsl.w	ip, r3, r8
   819b6:	fa27 f302 	lsr.w	r3, r7, r2
   819ba:	fa20 f202 	lsr.w	r2, r0, r2
   819be:	fa07 f708 	lsl.w	r7, r7, r8
   819c2:	ea41 0c0c 	orr.w	ip, r1, ip
   819c6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   819ca:	fbb3 f1f9 	udiv	r1, r3, r9
   819ce:	fb09 3311 	mls	r3, r9, r1, r3
   819d2:	fa1f fa8c 	uxth.w	sl, ip
   819d6:	fb0a fb01 	mul.w	fp, sl, r1
   819da:	4317      	orrs	r7, r2
   819dc:	0c3a      	lsrs	r2, r7, #16
   819de:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   819e2:	459b      	cmp	fp, r3
   819e4:	fa05 f008 	lsl.w	r0, r5, r8
   819e8:	d908      	bls.n	819fc <__divdi3+0x224>
   819ea:	eb13 030c 	adds.w	r3, r3, ip
   819ee:	f101 32ff 	add.w	r2, r1, #4294967295
   819f2:	d235      	bcs.n	81a60 <__divdi3+0x288>
   819f4:	459b      	cmp	fp, r3
   819f6:	d933      	bls.n	81a60 <__divdi3+0x288>
   819f8:	3902      	subs	r1, #2
   819fa:	4463      	add	r3, ip
   819fc:	ebcb 0303 	rsb	r3, fp, r3
   81a00:	fbb3 f2f9 	udiv	r2, r3, r9
   81a04:	fb09 3312 	mls	r3, r9, r2, r3
   81a08:	fb0a fa02 	mul.w	sl, sl, r2
   81a0c:	b2bf      	uxth	r7, r7
   81a0e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   81a12:	45ba      	cmp	sl, r7
   81a14:	d908      	bls.n	81a28 <__divdi3+0x250>
   81a16:	eb17 070c 	adds.w	r7, r7, ip
   81a1a:	f102 33ff 	add.w	r3, r2, #4294967295
   81a1e:	d21b      	bcs.n	81a58 <__divdi3+0x280>
   81a20:	45ba      	cmp	sl, r7
   81a22:	d919      	bls.n	81a58 <__divdi3+0x280>
   81a24:	3a02      	subs	r2, #2
   81a26:	4467      	add	r7, ip
   81a28:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   81a2c:	fba5 0100 	umull	r0, r1, r5, r0
   81a30:	ebca 0707 	rsb	r7, sl, r7
   81a34:	428f      	cmp	r7, r1
   81a36:	f04f 0300 	mov.w	r3, #0
   81a3a:	d30a      	bcc.n	81a52 <__divdi3+0x27a>
   81a3c:	d005      	beq.n	81a4a <__divdi3+0x272>
   81a3e:	462a      	mov	r2, r5
   81a40:	e71c      	b.n	8187c <__divdi3+0xa4>
   81a42:	4662      	mov	r2, ip
   81a44:	e6fd      	b.n	81842 <__divdi3+0x6a>
   81a46:	463b      	mov	r3, r7
   81a48:	e710      	b.n	8186c <__divdi3+0x94>
   81a4a:	fa06 f608 	lsl.w	r6, r6, r8
   81a4e:	4286      	cmp	r6, r0
   81a50:	d2f5      	bcs.n	81a3e <__divdi3+0x266>
   81a52:	1e6a      	subs	r2, r5, #1
   81a54:	2300      	movs	r3, #0
   81a56:	e711      	b.n	8187c <__divdi3+0xa4>
   81a58:	461a      	mov	r2, r3
   81a5a:	e7e5      	b.n	81a28 <__divdi3+0x250>
   81a5c:	460b      	mov	r3, r1
   81a5e:	e7a0      	b.n	819a2 <__divdi3+0x1ca>
   81a60:	4611      	mov	r1, r2
   81a62:	e7cb      	b.n	819fc <__divdi3+0x224>
   81a64:	4690      	mov	r8, r2
   81a66:	e787      	b.n	81978 <__divdi3+0x1a0>
   81a68:	4643      	mov	r3, r8
   81a6a:	4642      	mov	r2, r8
   81a6c:	e706      	b.n	8187c <__divdi3+0xa4>
   81a6e:	3a02      	subs	r2, #2
   81a70:	e750      	b.n	81914 <__divdi3+0x13c>
   81a72:	3902      	subs	r1, #2
   81a74:	442f      	add	r7, r5
   81a76:	e739      	b.n	818ec <__divdi3+0x114>

00081a78 <__udivdi3>:
   81a78:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81a7c:	4614      	mov	r4, r2
   81a7e:	4605      	mov	r5, r0
   81a80:	460e      	mov	r6, r1
   81a82:	2b00      	cmp	r3, #0
   81a84:	d143      	bne.n	81b0e <__udivdi3+0x96>
   81a86:	428a      	cmp	r2, r1
   81a88:	d953      	bls.n	81b32 <__udivdi3+0xba>
   81a8a:	fab2 f782 	clz	r7, r2
   81a8e:	b157      	cbz	r7, 81aa6 <__udivdi3+0x2e>
   81a90:	f1c7 0620 	rsb	r6, r7, #32
   81a94:	fa20 f606 	lsr.w	r6, r0, r6
   81a98:	fa01 f307 	lsl.w	r3, r1, r7
   81a9c:	fa02 f407 	lsl.w	r4, r2, r7
   81aa0:	fa00 f507 	lsl.w	r5, r0, r7
   81aa4:	431e      	orrs	r6, r3
   81aa6:	0c21      	lsrs	r1, r4, #16
   81aa8:	fbb6 f2f1 	udiv	r2, r6, r1
   81aac:	fb01 6612 	mls	r6, r1, r2, r6
   81ab0:	b2a0      	uxth	r0, r4
   81ab2:	fb00 f302 	mul.w	r3, r0, r2
   81ab6:	0c2f      	lsrs	r7, r5, #16
   81ab8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   81abc:	42b3      	cmp	r3, r6
   81abe:	d909      	bls.n	81ad4 <__udivdi3+0x5c>
   81ac0:	1936      	adds	r6, r6, r4
   81ac2:	f102 37ff 	add.w	r7, r2, #4294967295
   81ac6:	f080 80fd 	bcs.w	81cc4 <__udivdi3+0x24c>
   81aca:	42b3      	cmp	r3, r6
   81acc:	f240 80fa 	bls.w	81cc4 <__udivdi3+0x24c>
   81ad0:	3a02      	subs	r2, #2
   81ad2:	4426      	add	r6, r4
   81ad4:	1af6      	subs	r6, r6, r3
   81ad6:	fbb6 f3f1 	udiv	r3, r6, r1
   81ada:	fb01 6113 	mls	r1, r1, r3, r6
   81ade:	fb00 f003 	mul.w	r0, r0, r3
   81ae2:	b2ad      	uxth	r5, r5
   81ae4:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   81ae8:	4288      	cmp	r0, r1
   81aea:	d908      	bls.n	81afe <__udivdi3+0x86>
   81aec:	1909      	adds	r1, r1, r4
   81aee:	f103 36ff 	add.w	r6, r3, #4294967295
   81af2:	f080 80e9 	bcs.w	81cc8 <__udivdi3+0x250>
   81af6:	4288      	cmp	r0, r1
   81af8:	f240 80e6 	bls.w	81cc8 <__udivdi3+0x250>
   81afc:	3b02      	subs	r3, #2
   81afe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   81b02:	2300      	movs	r3, #0
   81b04:	4610      	mov	r0, r2
   81b06:	4619      	mov	r1, r3
   81b08:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b0c:	4770      	bx	lr
   81b0e:	428b      	cmp	r3, r1
   81b10:	d84c      	bhi.n	81bac <__udivdi3+0x134>
   81b12:	fab3 f683 	clz	r6, r3
   81b16:	2e00      	cmp	r6, #0
   81b18:	d14f      	bne.n	81bba <__udivdi3+0x142>
   81b1a:	428b      	cmp	r3, r1
   81b1c:	d302      	bcc.n	81b24 <__udivdi3+0xac>
   81b1e:	4282      	cmp	r2, r0
   81b20:	f200 80dd 	bhi.w	81cde <__udivdi3+0x266>
   81b24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b28:	2300      	movs	r3, #0
   81b2a:	2201      	movs	r2, #1
   81b2c:	4610      	mov	r0, r2
   81b2e:	4619      	mov	r1, r3
   81b30:	4770      	bx	lr
   81b32:	b912      	cbnz	r2, 81b3a <__udivdi3+0xc2>
   81b34:	2401      	movs	r4, #1
   81b36:	fbb4 f4f2 	udiv	r4, r4, r2
   81b3a:	fab4 f284 	clz	r2, r4
   81b3e:	2a00      	cmp	r2, #0
   81b40:	f040 8082 	bne.w	81c48 <__udivdi3+0x1d0>
   81b44:	1b09      	subs	r1, r1, r4
   81b46:	0c26      	lsrs	r6, r4, #16
   81b48:	b2a7      	uxth	r7, r4
   81b4a:	2301      	movs	r3, #1
   81b4c:	fbb1 f0f6 	udiv	r0, r1, r6
   81b50:	fb06 1110 	mls	r1, r6, r0, r1
   81b54:	fb07 f200 	mul.w	r2, r7, r0
   81b58:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   81b5c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   81b60:	428a      	cmp	r2, r1
   81b62:	d907      	bls.n	81b74 <__udivdi3+0xfc>
   81b64:	1909      	adds	r1, r1, r4
   81b66:	f100 3cff 	add.w	ip, r0, #4294967295
   81b6a:	d202      	bcs.n	81b72 <__udivdi3+0xfa>
   81b6c:	428a      	cmp	r2, r1
   81b6e:	f200 80c8 	bhi.w	81d02 <__udivdi3+0x28a>
   81b72:	4660      	mov	r0, ip
   81b74:	1a89      	subs	r1, r1, r2
   81b76:	fbb1 f2f6 	udiv	r2, r1, r6
   81b7a:	fb06 1112 	mls	r1, r6, r2, r1
   81b7e:	fb07 f702 	mul.w	r7, r7, r2
   81b82:	b2ad      	uxth	r5, r5
   81b84:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   81b88:	42af      	cmp	r7, r5
   81b8a:	d908      	bls.n	81b9e <__udivdi3+0x126>
   81b8c:	192c      	adds	r4, r5, r4
   81b8e:	f102 31ff 	add.w	r1, r2, #4294967295
   81b92:	f080 809b 	bcs.w	81ccc <__udivdi3+0x254>
   81b96:	42a7      	cmp	r7, r4
   81b98:	f240 8098 	bls.w	81ccc <__udivdi3+0x254>
   81b9c:	3a02      	subs	r2, #2
   81b9e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   81ba2:	4610      	mov	r0, r2
   81ba4:	4619      	mov	r1, r3
   81ba6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81baa:	4770      	bx	lr
   81bac:	2300      	movs	r3, #0
   81bae:	461a      	mov	r2, r3
   81bb0:	4610      	mov	r0, r2
   81bb2:	4619      	mov	r1, r3
   81bb4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81bb8:	4770      	bx	lr
   81bba:	f1c6 0520 	rsb	r5, r6, #32
   81bbe:	fa22 f705 	lsr.w	r7, r2, r5
   81bc2:	fa03 f406 	lsl.w	r4, r3, r6
   81bc6:	fa21 f305 	lsr.w	r3, r1, r5
   81bca:	fa01 fb06 	lsl.w	fp, r1, r6
   81bce:	fa20 f505 	lsr.w	r5, r0, r5
   81bd2:	433c      	orrs	r4, r7
   81bd4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   81bd8:	fbb3 fcf8 	udiv	ip, r3, r8
   81bdc:	fb08 331c 	mls	r3, r8, ip, r3
   81be0:	fa1f f984 	uxth.w	r9, r4
   81be4:	fb09 fa0c 	mul.w	sl, r9, ip
   81be8:	ea45 0b0b 	orr.w	fp, r5, fp
   81bec:	ea4f 451b 	mov.w	r5, fp, lsr #16
   81bf0:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   81bf4:	459a      	cmp	sl, r3
   81bf6:	fa02 f206 	lsl.w	r2, r2, r6
   81bfa:	d904      	bls.n	81c06 <__udivdi3+0x18e>
   81bfc:	191b      	adds	r3, r3, r4
   81bfe:	f10c 35ff 	add.w	r5, ip, #4294967295
   81c02:	d36f      	bcc.n	81ce4 <__udivdi3+0x26c>
   81c04:	46ac      	mov	ip, r5
   81c06:	ebca 0303 	rsb	r3, sl, r3
   81c0a:	fbb3 f5f8 	udiv	r5, r3, r8
   81c0e:	fb08 3315 	mls	r3, r8, r5, r3
   81c12:	fb09 f905 	mul.w	r9, r9, r5
   81c16:	fa1f fb8b 	uxth.w	fp, fp
   81c1a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   81c1e:	45b9      	cmp	r9, r7
   81c20:	d904      	bls.n	81c2c <__udivdi3+0x1b4>
   81c22:	193f      	adds	r7, r7, r4
   81c24:	f105 33ff 	add.w	r3, r5, #4294967295
   81c28:	d362      	bcc.n	81cf0 <__udivdi3+0x278>
   81c2a:	461d      	mov	r5, r3
   81c2c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   81c30:	fbac 2302 	umull	r2, r3, ip, r2
   81c34:	ebc9 0707 	rsb	r7, r9, r7
   81c38:	429f      	cmp	r7, r3
   81c3a:	f04f 0500 	mov.w	r5, #0
   81c3e:	d34a      	bcc.n	81cd6 <__udivdi3+0x25e>
   81c40:	d046      	beq.n	81cd0 <__udivdi3+0x258>
   81c42:	4662      	mov	r2, ip
   81c44:	462b      	mov	r3, r5
   81c46:	e75d      	b.n	81b04 <__udivdi3+0x8c>
   81c48:	4094      	lsls	r4, r2
   81c4a:	f1c2 0920 	rsb	r9, r2, #32
   81c4e:	fa21 fc09 	lsr.w	ip, r1, r9
   81c52:	4091      	lsls	r1, r2
   81c54:	fa20 f909 	lsr.w	r9, r0, r9
   81c58:	0c26      	lsrs	r6, r4, #16
   81c5a:	fbbc f8f6 	udiv	r8, ip, r6
   81c5e:	fb06 cc18 	mls	ip, r6, r8, ip
   81c62:	b2a7      	uxth	r7, r4
   81c64:	fb07 f308 	mul.w	r3, r7, r8
   81c68:	ea49 0901 	orr.w	r9, r9, r1
   81c6c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   81c70:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   81c74:	4563      	cmp	r3, ip
   81c76:	fa00 f502 	lsl.w	r5, r0, r2
   81c7a:	d909      	bls.n	81c90 <__udivdi3+0x218>
   81c7c:	eb1c 0c04 	adds.w	ip, ip, r4
   81c80:	f108 32ff 	add.w	r2, r8, #4294967295
   81c84:	d23b      	bcs.n	81cfe <__udivdi3+0x286>
   81c86:	4563      	cmp	r3, ip
   81c88:	d939      	bls.n	81cfe <__udivdi3+0x286>
   81c8a:	f1a8 0802 	sub.w	r8, r8, #2
   81c8e:	44a4      	add	ip, r4
   81c90:	ebc3 0c0c 	rsb	ip, r3, ip
   81c94:	fbbc f3f6 	udiv	r3, ip, r6
   81c98:	fb06 c113 	mls	r1, r6, r3, ip
   81c9c:	fb07 f203 	mul.w	r2, r7, r3
   81ca0:	fa1f f989 	uxth.w	r9, r9
   81ca4:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   81ca8:	428a      	cmp	r2, r1
   81caa:	d907      	bls.n	81cbc <__udivdi3+0x244>
   81cac:	1909      	adds	r1, r1, r4
   81cae:	f103 30ff 	add.w	r0, r3, #4294967295
   81cb2:	d222      	bcs.n	81cfa <__udivdi3+0x282>
   81cb4:	428a      	cmp	r2, r1
   81cb6:	d920      	bls.n	81cfa <__udivdi3+0x282>
   81cb8:	3b02      	subs	r3, #2
   81cba:	4421      	add	r1, r4
   81cbc:	1a89      	subs	r1, r1, r2
   81cbe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   81cc2:	e743      	b.n	81b4c <__udivdi3+0xd4>
   81cc4:	463a      	mov	r2, r7
   81cc6:	e705      	b.n	81ad4 <__udivdi3+0x5c>
   81cc8:	4633      	mov	r3, r6
   81cca:	e718      	b.n	81afe <__udivdi3+0x86>
   81ccc:	460a      	mov	r2, r1
   81cce:	e766      	b.n	81b9e <__udivdi3+0x126>
   81cd0:	40b0      	lsls	r0, r6
   81cd2:	4290      	cmp	r0, r2
   81cd4:	d2b5      	bcs.n	81c42 <__udivdi3+0x1ca>
   81cd6:	f10c 32ff 	add.w	r2, ip, #4294967295
   81cda:	2300      	movs	r3, #0
   81cdc:	e712      	b.n	81b04 <__udivdi3+0x8c>
   81cde:	4633      	mov	r3, r6
   81ce0:	4632      	mov	r2, r6
   81ce2:	e70f      	b.n	81b04 <__udivdi3+0x8c>
   81ce4:	459a      	cmp	sl, r3
   81ce6:	d98d      	bls.n	81c04 <__udivdi3+0x18c>
   81ce8:	f1ac 0c02 	sub.w	ip, ip, #2
   81cec:	4423      	add	r3, r4
   81cee:	e78a      	b.n	81c06 <__udivdi3+0x18e>
   81cf0:	45b9      	cmp	r9, r7
   81cf2:	d99a      	bls.n	81c2a <__udivdi3+0x1b2>
   81cf4:	3d02      	subs	r5, #2
   81cf6:	4427      	add	r7, r4
   81cf8:	e798      	b.n	81c2c <__udivdi3+0x1b4>
   81cfa:	4603      	mov	r3, r0
   81cfc:	e7de      	b.n	81cbc <__udivdi3+0x244>
   81cfe:	4690      	mov	r8, r2
   81d00:	e7c6      	b.n	81c90 <__udivdi3+0x218>
   81d02:	3802      	subs	r0, #2
   81d04:	4421      	add	r1, r4
   81d06:	e735      	b.n	81b74 <__udivdi3+0xfc>

00081d08 <__libc_init_array>:
   81d08:	b570      	push	{r4, r5, r6, lr}
   81d0a:	4e0f      	ldr	r6, [pc, #60]	; (81d48 <__libc_init_array+0x40>)
   81d0c:	4d0f      	ldr	r5, [pc, #60]	; (81d4c <__libc_init_array+0x44>)
   81d0e:	1b76      	subs	r6, r6, r5
   81d10:	10b6      	asrs	r6, r6, #2
   81d12:	d007      	beq.n	81d24 <__libc_init_array+0x1c>
   81d14:	3d04      	subs	r5, #4
   81d16:	2400      	movs	r4, #0
   81d18:	3401      	adds	r4, #1
   81d1a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81d1e:	4798      	blx	r3
   81d20:	42a6      	cmp	r6, r4
   81d22:	d1f9      	bne.n	81d18 <__libc_init_array+0x10>
   81d24:	4e0a      	ldr	r6, [pc, #40]	; (81d50 <__libc_init_array+0x48>)
   81d26:	4d0b      	ldr	r5, [pc, #44]	; (81d54 <__libc_init_array+0x4c>)
   81d28:	f002 fd14 	bl	84754 <_init>
   81d2c:	1b76      	subs	r6, r6, r5
   81d2e:	10b6      	asrs	r6, r6, #2
   81d30:	d008      	beq.n	81d44 <__libc_init_array+0x3c>
   81d32:	3d04      	subs	r5, #4
   81d34:	2400      	movs	r4, #0
   81d36:	3401      	adds	r4, #1
   81d38:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81d3c:	4798      	blx	r3
   81d3e:	42a6      	cmp	r6, r4
   81d40:	d1f9      	bne.n	81d36 <__libc_init_array+0x2e>
   81d42:	bd70      	pop	{r4, r5, r6, pc}
   81d44:	bd70      	pop	{r4, r5, r6, pc}
   81d46:	bf00      	nop
   81d48:	00084760 	.word	0x00084760
   81d4c:	00084760 	.word	0x00084760
   81d50:	00084768 	.word	0x00084768
   81d54:	00084760 	.word	0x00084760

00081d58 <iprintf>:
   81d58:	b40f      	push	{r0, r1, r2, r3}
   81d5a:	b510      	push	{r4, lr}
   81d5c:	4b07      	ldr	r3, [pc, #28]	; (81d7c <iprintf+0x24>)
   81d5e:	b082      	sub	sp, #8
   81d60:	ac04      	add	r4, sp, #16
   81d62:	f854 2b04 	ldr.w	r2, [r4], #4
   81d66:	6818      	ldr	r0, [r3, #0]
   81d68:	4623      	mov	r3, r4
   81d6a:	6881      	ldr	r1, [r0, #8]
   81d6c:	9401      	str	r4, [sp, #4]
   81d6e:	f000 f915 	bl	81f9c <_vfiprintf_r>
   81d72:	b002      	add	sp, #8
   81d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81d78:	b004      	add	sp, #16
   81d7a:	4770      	bx	lr
   81d7c:	20070568 	.word	0x20070568

00081d80 <memset>:
   81d80:	b4f0      	push	{r4, r5, r6, r7}
   81d82:	0784      	lsls	r4, r0, #30
   81d84:	d043      	beq.n	81e0e <memset+0x8e>
   81d86:	1e54      	subs	r4, r2, #1
   81d88:	2a00      	cmp	r2, #0
   81d8a:	d03e      	beq.n	81e0a <memset+0x8a>
   81d8c:	b2cd      	uxtb	r5, r1
   81d8e:	4603      	mov	r3, r0
   81d90:	e003      	b.n	81d9a <memset+0x1a>
   81d92:	1e62      	subs	r2, r4, #1
   81d94:	2c00      	cmp	r4, #0
   81d96:	d038      	beq.n	81e0a <memset+0x8a>
   81d98:	4614      	mov	r4, r2
   81d9a:	f803 5b01 	strb.w	r5, [r3], #1
   81d9e:	079a      	lsls	r2, r3, #30
   81da0:	d1f7      	bne.n	81d92 <memset+0x12>
   81da2:	2c03      	cmp	r4, #3
   81da4:	d92a      	bls.n	81dfc <memset+0x7c>
   81da6:	b2cd      	uxtb	r5, r1
   81da8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81dac:	2c0f      	cmp	r4, #15
   81dae:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81db2:	d915      	bls.n	81de0 <memset+0x60>
   81db4:	f1a4 0710 	sub.w	r7, r4, #16
   81db8:	093f      	lsrs	r7, r7, #4
   81dba:	f103 0610 	add.w	r6, r3, #16
   81dbe:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81dc2:	461a      	mov	r2, r3
   81dc4:	6015      	str	r5, [r2, #0]
   81dc6:	6055      	str	r5, [r2, #4]
   81dc8:	6095      	str	r5, [r2, #8]
   81dca:	60d5      	str	r5, [r2, #12]
   81dcc:	3210      	adds	r2, #16
   81dce:	42b2      	cmp	r2, r6
   81dd0:	d1f8      	bne.n	81dc4 <memset+0x44>
   81dd2:	f004 040f 	and.w	r4, r4, #15
   81dd6:	3701      	adds	r7, #1
   81dd8:	2c03      	cmp	r4, #3
   81dda:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81dde:	d90d      	bls.n	81dfc <memset+0x7c>
   81de0:	461e      	mov	r6, r3
   81de2:	4622      	mov	r2, r4
   81de4:	3a04      	subs	r2, #4
   81de6:	2a03      	cmp	r2, #3
   81de8:	f846 5b04 	str.w	r5, [r6], #4
   81dec:	d8fa      	bhi.n	81de4 <memset+0x64>
   81dee:	1f22      	subs	r2, r4, #4
   81df0:	f022 0203 	bic.w	r2, r2, #3
   81df4:	3204      	adds	r2, #4
   81df6:	4413      	add	r3, r2
   81df8:	f004 0403 	and.w	r4, r4, #3
   81dfc:	b12c      	cbz	r4, 81e0a <memset+0x8a>
   81dfe:	b2c9      	uxtb	r1, r1
   81e00:	441c      	add	r4, r3
   81e02:	f803 1b01 	strb.w	r1, [r3], #1
   81e06:	42a3      	cmp	r3, r4
   81e08:	d1fb      	bne.n	81e02 <memset+0x82>
   81e0a:	bcf0      	pop	{r4, r5, r6, r7}
   81e0c:	4770      	bx	lr
   81e0e:	4614      	mov	r4, r2
   81e10:	4603      	mov	r3, r0
   81e12:	e7c6      	b.n	81da2 <memset+0x22>

00081e14 <setbuf>:
   81e14:	2900      	cmp	r1, #0
   81e16:	bf0c      	ite	eq
   81e18:	2202      	moveq	r2, #2
   81e1a:	2200      	movne	r2, #0
   81e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81e20:	f000 b800 	b.w	81e24 <setvbuf>

00081e24 <setvbuf>:
   81e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e28:	4d3c      	ldr	r5, [pc, #240]	; (81f1c <setvbuf+0xf8>)
   81e2a:	4604      	mov	r4, r0
   81e2c:	682d      	ldr	r5, [r5, #0]
   81e2e:	4688      	mov	r8, r1
   81e30:	4616      	mov	r6, r2
   81e32:	461f      	mov	r7, r3
   81e34:	b115      	cbz	r5, 81e3c <setvbuf+0x18>
   81e36:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81e38:	2b00      	cmp	r3, #0
   81e3a:	d04f      	beq.n	81edc <setvbuf+0xb8>
   81e3c:	2e02      	cmp	r6, #2
   81e3e:	d830      	bhi.n	81ea2 <setvbuf+0x7e>
   81e40:	2f00      	cmp	r7, #0
   81e42:	db2e      	blt.n	81ea2 <setvbuf+0x7e>
   81e44:	4628      	mov	r0, r5
   81e46:	4621      	mov	r1, r4
   81e48:	f001 f87a 	bl	82f40 <_fflush_r>
   81e4c:	89a3      	ldrh	r3, [r4, #12]
   81e4e:	2200      	movs	r2, #0
   81e50:	6062      	str	r2, [r4, #4]
   81e52:	61a2      	str	r2, [r4, #24]
   81e54:	061a      	lsls	r2, r3, #24
   81e56:	d428      	bmi.n	81eaa <setvbuf+0x86>
   81e58:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81e5c:	b29b      	uxth	r3, r3
   81e5e:	2e02      	cmp	r6, #2
   81e60:	81a3      	strh	r3, [r4, #12]
   81e62:	d02d      	beq.n	81ec0 <setvbuf+0x9c>
   81e64:	f1b8 0f00 	cmp.w	r8, #0
   81e68:	d03c      	beq.n	81ee4 <setvbuf+0xc0>
   81e6a:	2e01      	cmp	r6, #1
   81e6c:	d013      	beq.n	81e96 <setvbuf+0x72>
   81e6e:	b29b      	uxth	r3, r3
   81e70:	f003 0008 	and.w	r0, r3, #8
   81e74:	4a2a      	ldr	r2, [pc, #168]	; (81f20 <setvbuf+0xfc>)
   81e76:	b280      	uxth	r0, r0
   81e78:	63ea      	str	r2, [r5, #60]	; 0x3c
   81e7a:	f8c4 8000 	str.w	r8, [r4]
   81e7e:	f8c4 8010 	str.w	r8, [r4, #16]
   81e82:	6167      	str	r7, [r4, #20]
   81e84:	b178      	cbz	r0, 81ea6 <setvbuf+0x82>
   81e86:	f013 0f03 	tst.w	r3, #3
   81e8a:	bf18      	it	ne
   81e8c:	2700      	movne	r7, #0
   81e8e:	60a7      	str	r7, [r4, #8]
   81e90:	2000      	movs	r0, #0
   81e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e96:	f043 0301 	orr.w	r3, r3, #1
   81e9a:	427a      	negs	r2, r7
   81e9c:	81a3      	strh	r3, [r4, #12]
   81e9e:	61a2      	str	r2, [r4, #24]
   81ea0:	e7e5      	b.n	81e6e <setvbuf+0x4a>
   81ea2:	f04f 30ff 	mov.w	r0, #4294967295
   81ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81eaa:	4628      	mov	r0, r5
   81eac:	6921      	ldr	r1, [r4, #16]
   81eae:	f001 f9a7 	bl	83200 <_free_r>
   81eb2:	89a3      	ldrh	r3, [r4, #12]
   81eb4:	2e02      	cmp	r6, #2
   81eb6:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81eba:	b29b      	uxth	r3, r3
   81ebc:	81a3      	strh	r3, [r4, #12]
   81ebe:	d1d1      	bne.n	81e64 <setvbuf+0x40>
   81ec0:	2000      	movs	r0, #0
   81ec2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81ec6:	f043 0302 	orr.w	r3, r3, #2
   81eca:	2500      	movs	r5, #0
   81ecc:	2101      	movs	r1, #1
   81ece:	81a3      	strh	r3, [r4, #12]
   81ed0:	60a5      	str	r5, [r4, #8]
   81ed2:	6022      	str	r2, [r4, #0]
   81ed4:	6122      	str	r2, [r4, #16]
   81ed6:	6161      	str	r1, [r4, #20]
   81ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81edc:	4628      	mov	r0, r5
   81ede:	f001 f84b 	bl	82f78 <__sinit>
   81ee2:	e7ab      	b.n	81e3c <setvbuf+0x18>
   81ee4:	2f00      	cmp	r7, #0
   81ee6:	bf08      	it	eq
   81ee8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81eec:	4638      	mov	r0, r7
   81eee:	f001 fc7d 	bl	837ec <malloc>
   81ef2:	4680      	mov	r8, r0
   81ef4:	b128      	cbz	r0, 81f02 <setvbuf+0xde>
   81ef6:	89a3      	ldrh	r3, [r4, #12]
   81ef8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81efc:	b29b      	uxth	r3, r3
   81efe:	81a3      	strh	r3, [r4, #12]
   81f00:	e7b3      	b.n	81e6a <setvbuf+0x46>
   81f02:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81f06:	f001 fc71 	bl	837ec <malloc>
   81f0a:	4680      	mov	r8, r0
   81f0c:	b918      	cbnz	r0, 81f16 <setvbuf+0xf2>
   81f0e:	89a3      	ldrh	r3, [r4, #12]
   81f10:	f04f 30ff 	mov.w	r0, #4294967295
   81f14:	e7d5      	b.n	81ec2 <setvbuf+0x9e>
   81f16:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81f1a:	e7ec      	b.n	81ef6 <setvbuf+0xd2>
   81f1c:	20070568 	.word	0x20070568
   81f20:	00082f6d 	.word	0x00082f6d

00081f24 <__sprint_r.part.0>:
   81f24:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81f26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f2a:	049c      	lsls	r4, r3, #18
   81f2c:	460e      	mov	r6, r1
   81f2e:	4680      	mov	r8, r0
   81f30:	4691      	mov	r9, r2
   81f32:	d52a      	bpl.n	81f8a <__sprint_r.part.0+0x66>
   81f34:	6893      	ldr	r3, [r2, #8]
   81f36:	6812      	ldr	r2, [r2, #0]
   81f38:	f102 0a08 	add.w	sl, r2, #8
   81f3c:	b31b      	cbz	r3, 81f86 <__sprint_r.part.0+0x62>
   81f3e:	e91a 00a0 	ldmdb	sl, {r5, r7}
   81f42:	08bf      	lsrs	r7, r7, #2
   81f44:	d017      	beq.n	81f76 <__sprint_r.part.0+0x52>
   81f46:	3d04      	subs	r5, #4
   81f48:	2400      	movs	r4, #0
   81f4a:	e001      	b.n	81f50 <__sprint_r.part.0+0x2c>
   81f4c:	42a7      	cmp	r7, r4
   81f4e:	d010      	beq.n	81f72 <__sprint_r.part.0+0x4e>
   81f50:	4640      	mov	r0, r8
   81f52:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81f56:	4632      	mov	r2, r6
   81f58:	f001 f8a4 	bl	830a4 <_fputwc_r>
   81f5c:	1c43      	adds	r3, r0, #1
   81f5e:	f104 0401 	add.w	r4, r4, #1
   81f62:	d1f3      	bne.n	81f4c <__sprint_r.part.0+0x28>
   81f64:	2300      	movs	r3, #0
   81f66:	f8c9 3008 	str.w	r3, [r9, #8]
   81f6a:	f8c9 3004 	str.w	r3, [r9, #4]
   81f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81f72:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81f76:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81f7a:	f8c9 3008 	str.w	r3, [r9, #8]
   81f7e:	f10a 0a08 	add.w	sl, sl, #8
   81f82:	2b00      	cmp	r3, #0
   81f84:	d1db      	bne.n	81f3e <__sprint_r.part.0+0x1a>
   81f86:	2000      	movs	r0, #0
   81f88:	e7ec      	b.n	81f64 <__sprint_r.part.0+0x40>
   81f8a:	f001 fa05 	bl	83398 <__sfvwrite_r>
   81f8e:	2300      	movs	r3, #0
   81f90:	f8c9 3008 	str.w	r3, [r9, #8]
   81f94:	f8c9 3004 	str.w	r3, [r9, #4]
   81f98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081f9c <_vfiprintf_r>:
   81f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fa0:	b0b1      	sub	sp, #196	; 0xc4
   81fa2:	461c      	mov	r4, r3
   81fa4:	9102      	str	r1, [sp, #8]
   81fa6:	4690      	mov	r8, r2
   81fa8:	9308      	str	r3, [sp, #32]
   81faa:	9006      	str	r0, [sp, #24]
   81fac:	b118      	cbz	r0, 81fb6 <_vfiprintf_r+0x1a>
   81fae:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81fb0:	2b00      	cmp	r3, #0
   81fb2:	f000 80e8 	beq.w	82186 <_vfiprintf_r+0x1ea>
   81fb6:	9d02      	ldr	r5, [sp, #8]
   81fb8:	89ab      	ldrh	r3, [r5, #12]
   81fba:	b29a      	uxth	r2, r3
   81fbc:	0490      	lsls	r0, r2, #18
   81fbe:	d407      	bmi.n	81fd0 <_vfiprintf_r+0x34>
   81fc0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   81fc2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   81fc6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   81fca:	81ab      	strh	r3, [r5, #12]
   81fcc:	b29a      	uxth	r2, r3
   81fce:	6669      	str	r1, [r5, #100]	; 0x64
   81fd0:	0711      	lsls	r1, r2, #28
   81fd2:	f140 80b7 	bpl.w	82144 <_vfiprintf_r+0x1a8>
   81fd6:	f8dd b008 	ldr.w	fp, [sp, #8]
   81fda:	f8db 3010 	ldr.w	r3, [fp, #16]
   81fde:	2b00      	cmp	r3, #0
   81fe0:	f000 80b0 	beq.w	82144 <_vfiprintf_r+0x1a8>
   81fe4:	f002 021a 	and.w	r2, r2, #26
   81fe8:	2a0a      	cmp	r2, #10
   81fea:	f000 80b7 	beq.w	8215c <_vfiprintf_r+0x1c0>
   81fee:	2300      	movs	r3, #0
   81ff0:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   81ff4:	930a      	str	r3, [sp, #40]	; 0x28
   81ff6:	9315      	str	r3, [sp, #84]	; 0x54
   81ff8:	9314      	str	r3, [sp, #80]	; 0x50
   81ffa:	9309      	str	r3, [sp, #36]	; 0x24
   81ffc:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   82000:	464e      	mov	r6, r9
   82002:	f898 3000 	ldrb.w	r3, [r8]
   82006:	2b00      	cmp	r3, #0
   82008:	f000 84c8 	beq.w	8299c <_vfiprintf_r+0xa00>
   8200c:	2b25      	cmp	r3, #37	; 0x25
   8200e:	f000 84c5 	beq.w	8299c <_vfiprintf_r+0xa00>
   82012:	f108 0201 	add.w	r2, r8, #1
   82016:	e001      	b.n	8201c <_vfiprintf_r+0x80>
   82018:	2b25      	cmp	r3, #37	; 0x25
   8201a:	d004      	beq.n	82026 <_vfiprintf_r+0x8a>
   8201c:	7813      	ldrb	r3, [r2, #0]
   8201e:	4614      	mov	r4, r2
   82020:	3201      	adds	r2, #1
   82022:	2b00      	cmp	r3, #0
   82024:	d1f8      	bne.n	82018 <_vfiprintf_r+0x7c>
   82026:	ebc8 0504 	rsb	r5, r8, r4
   8202a:	b195      	cbz	r5, 82052 <_vfiprintf_r+0xb6>
   8202c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8202e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82030:	3301      	adds	r3, #1
   82032:	442a      	add	r2, r5
   82034:	2b07      	cmp	r3, #7
   82036:	f8c6 8000 	str.w	r8, [r6]
   8203a:	6075      	str	r5, [r6, #4]
   8203c:	9215      	str	r2, [sp, #84]	; 0x54
   8203e:	9314      	str	r3, [sp, #80]	; 0x50
   82040:	dd7b      	ble.n	8213a <_vfiprintf_r+0x19e>
   82042:	2a00      	cmp	r2, #0
   82044:	f040 84d5 	bne.w	829f2 <_vfiprintf_r+0xa56>
   82048:	9809      	ldr	r0, [sp, #36]	; 0x24
   8204a:	9214      	str	r2, [sp, #80]	; 0x50
   8204c:	4428      	add	r0, r5
   8204e:	464e      	mov	r6, r9
   82050:	9009      	str	r0, [sp, #36]	; 0x24
   82052:	7823      	ldrb	r3, [r4, #0]
   82054:	2b00      	cmp	r3, #0
   82056:	f000 83ed 	beq.w	82834 <_vfiprintf_r+0x898>
   8205a:	2100      	movs	r1, #0
   8205c:	f04f 0200 	mov.w	r2, #0
   82060:	f04f 3cff 	mov.w	ip, #4294967295
   82064:	7863      	ldrb	r3, [r4, #1]
   82066:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   8206a:	9104      	str	r1, [sp, #16]
   8206c:	468a      	mov	sl, r1
   8206e:	f104 0801 	add.w	r8, r4, #1
   82072:	4608      	mov	r0, r1
   82074:	4665      	mov	r5, ip
   82076:	f108 0801 	add.w	r8, r8, #1
   8207a:	f1a3 0220 	sub.w	r2, r3, #32
   8207e:	2a58      	cmp	r2, #88	; 0x58
   82080:	f200 82d9 	bhi.w	82636 <_vfiprintf_r+0x69a>
   82084:	e8df f012 	tbh	[pc, r2, lsl #1]
   82088:	02d702cb 	.word	0x02d702cb
   8208c:	02d202d7 	.word	0x02d202d7
   82090:	02d702d7 	.word	0x02d702d7
   82094:	02d702d7 	.word	0x02d702d7
   82098:	02d702d7 	.word	0x02d702d7
   8209c:	028f0282 	.word	0x028f0282
   820a0:	008402d7 	.word	0x008402d7
   820a4:	02d70293 	.word	0x02d70293
   820a8:	0196012b 	.word	0x0196012b
   820ac:	01960196 	.word	0x01960196
   820b0:	01960196 	.word	0x01960196
   820b4:	01960196 	.word	0x01960196
   820b8:	01960196 	.word	0x01960196
   820bc:	02d702d7 	.word	0x02d702d7
   820c0:	02d702d7 	.word	0x02d702d7
   820c4:	02d702d7 	.word	0x02d702d7
   820c8:	02d702d7 	.word	0x02d702d7
   820cc:	02d702d7 	.word	0x02d702d7
   820d0:	02d70130 	.word	0x02d70130
   820d4:	02d702d7 	.word	0x02d702d7
   820d8:	02d702d7 	.word	0x02d702d7
   820dc:	02d702d7 	.word	0x02d702d7
   820e0:	02d702d7 	.word	0x02d702d7
   820e4:	017b02d7 	.word	0x017b02d7
   820e8:	02d702d7 	.word	0x02d702d7
   820ec:	02d702d7 	.word	0x02d702d7
   820f0:	01a402d7 	.word	0x01a402d7
   820f4:	02d702d7 	.word	0x02d702d7
   820f8:	02d701bf 	.word	0x02d701bf
   820fc:	02d702d7 	.word	0x02d702d7
   82100:	02d702d7 	.word	0x02d702d7
   82104:	02d702d7 	.word	0x02d702d7
   82108:	02d702d7 	.word	0x02d702d7
   8210c:	01e402d7 	.word	0x01e402d7
   82110:	02d701fa 	.word	0x02d701fa
   82114:	02d702d7 	.word	0x02d702d7
   82118:	01fa0216 	.word	0x01fa0216
   8211c:	02d702d7 	.word	0x02d702d7
   82120:	02d7021b 	.word	0x02d7021b
   82124:	00890228 	.word	0x00890228
   82128:	027d0266 	.word	0x027d0266
   8212c:	023a02d7 	.word	0x023a02d7
   82130:	011902d7 	.word	0x011902d7
   82134:	02d702d7 	.word	0x02d702d7
   82138:	02af      	.short	0x02af
   8213a:	3608      	adds	r6, #8
   8213c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8213e:	4428      	add	r0, r5
   82140:	9009      	str	r0, [sp, #36]	; 0x24
   82142:	e786      	b.n	82052 <_vfiprintf_r+0xb6>
   82144:	9806      	ldr	r0, [sp, #24]
   82146:	9902      	ldr	r1, [sp, #8]
   82148:	f000 fde4 	bl	82d14 <__swsetup_r>
   8214c:	b9b0      	cbnz	r0, 8217c <_vfiprintf_r+0x1e0>
   8214e:	9d02      	ldr	r5, [sp, #8]
   82150:	89aa      	ldrh	r2, [r5, #12]
   82152:	f002 021a 	and.w	r2, r2, #26
   82156:	2a0a      	cmp	r2, #10
   82158:	f47f af49 	bne.w	81fee <_vfiprintf_r+0x52>
   8215c:	f8dd b008 	ldr.w	fp, [sp, #8]
   82160:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82164:	2b00      	cmp	r3, #0
   82166:	f6ff af42 	blt.w	81fee <_vfiprintf_r+0x52>
   8216a:	9806      	ldr	r0, [sp, #24]
   8216c:	4659      	mov	r1, fp
   8216e:	4642      	mov	r2, r8
   82170:	4623      	mov	r3, r4
   82172:	f000 fd3d 	bl	82bf0 <__sbprintf>
   82176:	b031      	add	sp, #196	; 0xc4
   82178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8217c:	f04f 30ff 	mov.w	r0, #4294967295
   82180:	b031      	add	sp, #196	; 0xc4
   82182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82186:	f000 fef7 	bl	82f78 <__sinit>
   8218a:	e714      	b.n	81fb6 <_vfiprintf_r+0x1a>
   8218c:	4240      	negs	r0, r0
   8218e:	9308      	str	r3, [sp, #32]
   82190:	f04a 0a04 	orr.w	sl, sl, #4
   82194:	f898 3000 	ldrb.w	r3, [r8]
   82198:	e76d      	b.n	82076 <_vfiprintf_r+0xda>
   8219a:	f01a 0320 	ands.w	r3, sl, #32
   8219e:	9004      	str	r0, [sp, #16]
   821a0:	46ac      	mov	ip, r5
   821a2:	f000 80f4 	beq.w	8238e <_vfiprintf_r+0x3f2>
   821a6:	f8dd b020 	ldr.w	fp, [sp, #32]
   821aa:	f10b 0307 	add.w	r3, fp, #7
   821ae:	f023 0307 	bic.w	r3, r3, #7
   821b2:	f103 0408 	add.w	r4, r3, #8
   821b6:	9408      	str	r4, [sp, #32]
   821b8:	e9d3 4500 	ldrd	r4, r5, [r3]
   821bc:	2300      	movs	r3, #0
   821be:	f04f 0000 	mov.w	r0, #0
   821c2:	2100      	movs	r1, #0
   821c4:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   821c8:	f8cd c014 	str.w	ip, [sp, #20]
   821cc:	9107      	str	r1, [sp, #28]
   821ce:	f1bc 0f00 	cmp.w	ip, #0
   821d2:	bfa8      	it	ge
   821d4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   821d8:	ea54 0205 	orrs.w	r2, r4, r5
   821dc:	f040 80ad 	bne.w	8233a <_vfiprintf_r+0x39e>
   821e0:	f1bc 0f00 	cmp.w	ip, #0
   821e4:	f040 80a9 	bne.w	8233a <_vfiprintf_r+0x39e>
   821e8:	2b00      	cmp	r3, #0
   821ea:	f040 83c0 	bne.w	8296e <_vfiprintf_r+0x9d2>
   821ee:	f01a 0f01 	tst.w	sl, #1
   821f2:	f000 83bc 	beq.w	8296e <_vfiprintf_r+0x9d2>
   821f6:	2330      	movs	r3, #48	; 0x30
   821f8:	af30      	add	r7, sp, #192	; 0xc0
   821fa:	f807 3d41 	strb.w	r3, [r7, #-65]!
   821fe:	ebc7 0409 	rsb	r4, r7, r9
   82202:	9405      	str	r4, [sp, #20]
   82204:	f8dd b014 	ldr.w	fp, [sp, #20]
   82208:	9c07      	ldr	r4, [sp, #28]
   8220a:	45e3      	cmp	fp, ip
   8220c:	bfb8      	it	lt
   8220e:	46e3      	movlt	fp, ip
   82210:	f8cd b00c 	str.w	fp, [sp, #12]
   82214:	b11c      	cbz	r4, 8221e <_vfiprintf_r+0x282>
   82216:	f10b 0b01 	add.w	fp, fp, #1
   8221a:	f8cd b00c 	str.w	fp, [sp, #12]
   8221e:	f01a 0502 	ands.w	r5, sl, #2
   82222:	9507      	str	r5, [sp, #28]
   82224:	d005      	beq.n	82232 <_vfiprintf_r+0x296>
   82226:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8222a:	f10b 0b02 	add.w	fp, fp, #2
   8222e:	f8cd b00c 	str.w	fp, [sp, #12]
   82232:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   82236:	930b      	str	r3, [sp, #44]	; 0x2c
   82238:	f040 821b 	bne.w	82672 <_vfiprintf_r+0x6d6>
   8223c:	9d04      	ldr	r5, [sp, #16]
   8223e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82242:	ebcb 0405 	rsb	r4, fp, r5
   82246:	2c00      	cmp	r4, #0
   82248:	f340 8213 	ble.w	82672 <_vfiprintf_r+0x6d6>
   8224c:	2c10      	cmp	r4, #16
   8224e:	f340 8489 	ble.w	82b64 <_vfiprintf_r+0xbc8>
   82252:	4dbe      	ldr	r5, [pc, #760]	; (8254c <_vfiprintf_r+0x5b0>)
   82254:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82256:	462b      	mov	r3, r5
   82258:	9814      	ldr	r0, [sp, #80]	; 0x50
   8225a:	4625      	mov	r5, r4
   8225c:	f04f 0b10 	mov.w	fp, #16
   82260:	4664      	mov	r4, ip
   82262:	46b4      	mov	ip, r6
   82264:	461e      	mov	r6, r3
   82266:	e006      	b.n	82276 <_vfiprintf_r+0x2da>
   82268:	1c83      	adds	r3, r0, #2
   8226a:	f10c 0c08 	add.w	ip, ip, #8
   8226e:	4608      	mov	r0, r1
   82270:	3d10      	subs	r5, #16
   82272:	2d10      	cmp	r5, #16
   82274:	dd11      	ble.n	8229a <_vfiprintf_r+0x2fe>
   82276:	1c41      	adds	r1, r0, #1
   82278:	3210      	adds	r2, #16
   8227a:	2907      	cmp	r1, #7
   8227c:	9215      	str	r2, [sp, #84]	; 0x54
   8227e:	e88c 0840 	stmia.w	ip, {r6, fp}
   82282:	9114      	str	r1, [sp, #80]	; 0x50
   82284:	ddf0      	ble.n	82268 <_vfiprintf_r+0x2cc>
   82286:	2a00      	cmp	r2, #0
   82288:	f040 81e6 	bne.w	82658 <_vfiprintf_r+0x6bc>
   8228c:	3d10      	subs	r5, #16
   8228e:	2d10      	cmp	r5, #16
   82290:	f04f 0301 	mov.w	r3, #1
   82294:	4610      	mov	r0, r2
   82296:	46cc      	mov	ip, r9
   82298:	dced      	bgt.n	82276 <_vfiprintf_r+0x2da>
   8229a:	4631      	mov	r1, r6
   8229c:	4666      	mov	r6, ip
   8229e:	46a4      	mov	ip, r4
   822a0:	462c      	mov	r4, r5
   822a2:	460d      	mov	r5, r1
   822a4:	4422      	add	r2, r4
   822a6:	2b07      	cmp	r3, #7
   822a8:	9215      	str	r2, [sp, #84]	; 0x54
   822aa:	6035      	str	r5, [r6, #0]
   822ac:	6074      	str	r4, [r6, #4]
   822ae:	9314      	str	r3, [sp, #80]	; 0x50
   822b0:	f300 836d 	bgt.w	8298e <_vfiprintf_r+0x9f2>
   822b4:	3608      	adds	r6, #8
   822b6:	1c59      	adds	r1, r3, #1
   822b8:	e1de      	b.n	82678 <_vfiprintf_r+0x6dc>
   822ba:	f01a 0f20 	tst.w	sl, #32
   822be:	9004      	str	r0, [sp, #16]
   822c0:	46ac      	mov	ip, r5
   822c2:	f000 808d 	beq.w	823e0 <_vfiprintf_r+0x444>
   822c6:	9d08      	ldr	r5, [sp, #32]
   822c8:	1deb      	adds	r3, r5, #7
   822ca:	f023 0307 	bic.w	r3, r3, #7
   822ce:	f103 0b08 	add.w	fp, r3, #8
   822d2:	e9d3 4500 	ldrd	r4, r5, [r3]
   822d6:	f8cd b020 	str.w	fp, [sp, #32]
   822da:	2301      	movs	r3, #1
   822dc:	e76f      	b.n	821be <_vfiprintf_r+0x222>
   822de:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   822e2:	f898 3000 	ldrb.w	r3, [r8]
   822e6:	e6c6      	b.n	82076 <_vfiprintf_r+0xda>
   822e8:	f04a 0a10 	orr.w	sl, sl, #16
   822ec:	f01a 0f20 	tst.w	sl, #32
   822f0:	9004      	str	r0, [sp, #16]
   822f2:	46ac      	mov	ip, r5
   822f4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   822f8:	f000 80c8 	beq.w	8248c <_vfiprintf_r+0x4f0>
   822fc:	9c08      	ldr	r4, [sp, #32]
   822fe:	1de1      	adds	r1, r4, #7
   82300:	f021 0107 	bic.w	r1, r1, #7
   82304:	e9d1 2300 	ldrd	r2, r3, [r1]
   82308:	3108      	adds	r1, #8
   8230a:	9108      	str	r1, [sp, #32]
   8230c:	4614      	mov	r4, r2
   8230e:	461d      	mov	r5, r3
   82310:	2a00      	cmp	r2, #0
   82312:	f173 0b00 	sbcs.w	fp, r3, #0
   82316:	f2c0 83ce 	blt.w	82ab6 <_vfiprintf_r+0xb1a>
   8231a:	f1bc 0f00 	cmp.w	ip, #0
   8231e:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   82322:	bfa8      	it	ge
   82324:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82328:	ea54 0205 	orrs.w	r2, r4, r5
   8232c:	9007      	str	r0, [sp, #28]
   8232e:	f8cd c014 	str.w	ip, [sp, #20]
   82332:	f04f 0301 	mov.w	r3, #1
   82336:	f43f af53 	beq.w	821e0 <_vfiprintf_r+0x244>
   8233a:	2b01      	cmp	r3, #1
   8233c:	f000 8319 	beq.w	82972 <_vfiprintf_r+0x9d6>
   82340:	2b02      	cmp	r3, #2
   82342:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   82346:	f040 824c 	bne.w	827e2 <_vfiprintf_r+0x846>
   8234a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8234e:	4619      	mov	r1, r3
   82350:	f004 000f 	and.w	r0, r4, #15
   82354:	0922      	lsrs	r2, r4, #4
   82356:	f81b 0000 	ldrb.w	r0, [fp, r0]
   8235a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8235e:	092b      	lsrs	r3, r5, #4
   82360:	7008      	strb	r0, [r1, #0]
   82362:	ea52 0003 	orrs.w	r0, r2, r3
   82366:	460f      	mov	r7, r1
   82368:	4614      	mov	r4, r2
   8236a:	461d      	mov	r5, r3
   8236c:	f101 31ff 	add.w	r1, r1, #4294967295
   82370:	d1ee      	bne.n	82350 <_vfiprintf_r+0x3b4>
   82372:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   82376:	ebc7 0309 	rsb	r3, r7, r9
   8237a:	9305      	str	r3, [sp, #20]
   8237c:	e742      	b.n	82204 <_vfiprintf_r+0x268>
   8237e:	f04a 0a10 	orr.w	sl, sl, #16
   82382:	f01a 0320 	ands.w	r3, sl, #32
   82386:	9004      	str	r0, [sp, #16]
   82388:	46ac      	mov	ip, r5
   8238a:	f47f af0c 	bne.w	821a6 <_vfiprintf_r+0x20a>
   8238e:	f01a 0210 	ands.w	r2, sl, #16
   82392:	f040 8311 	bne.w	829b8 <_vfiprintf_r+0xa1c>
   82396:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   8239a:	f000 830d 	beq.w	829b8 <_vfiprintf_r+0xa1c>
   8239e:	f8dd b020 	ldr.w	fp, [sp, #32]
   823a2:	4613      	mov	r3, r2
   823a4:	f8bb 4000 	ldrh.w	r4, [fp]
   823a8:	f10b 0b04 	add.w	fp, fp, #4
   823ac:	2500      	movs	r5, #0
   823ae:	f8cd b020 	str.w	fp, [sp, #32]
   823b2:	e704      	b.n	821be <_vfiprintf_r+0x222>
   823b4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   823b8:	2000      	movs	r0, #0
   823ba:	f818 3b01 	ldrb.w	r3, [r8], #1
   823be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   823c2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   823c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   823ca:	2a09      	cmp	r2, #9
   823cc:	d9f5      	bls.n	823ba <_vfiprintf_r+0x41e>
   823ce:	e654      	b.n	8207a <_vfiprintf_r+0xde>
   823d0:	f04a 0a10 	orr.w	sl, sl, #16
   823d4:	f01a 0f20 	tst.w	sl, #32
   823d8:	9004      	str	r0, [sp, #16]
   823da:	46ac      	mov	ip, r5
   823dc:	f47f af73 	bne.w	822c6 <_vfiprintf_r+0x32a>
   823e0:	f01a 0f10 	tst.w	sl, #16
   823e4:	f040 82ef 	bne.w	829c6 <_vfiprintf_r+0xa2a>
   823e8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   823ec:	f000 82eb 	beq.w	829c6 <_vfiprintf_r+0xa2a>
   823f0:	f8dd b020 	ldr.w	fp, [sp, #32]
   823f4:	2500      	movs	r5, #0
   823f6:	f8bb 4000 	ldrh.w	r4, [fp]
   823fa:	f10b 0b04 	add.w	fp, fp, #4
   823fe:	2301      	movs	r3, #1
   82400:	f8cd b020 	str.w	fp, [sp, #32]
   82404:	e6db      	b.n	821be <_vfiprintf_r+0x222>
   82406:	46ac      	mov	ip, r5
   82408:	4d51      	ldr	r5, [pc, #324]	; (82550 <_vfiprintf_r+0x5b4>)
   8240a:	f01a 0f20 	tst.w	sl, #32
   8240e:	9004      	str	r0, [sp, #16]
   82410:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82414:	950a      	str	r5, [sp, #40]	; 0x28
   82416:	f000 80f0 	beq.w	825fa <_vfiprintf_r+0x65e>
   8241a:	9d08      	ldr	r5, [sp, #32]
   8241c:	1dea      	adds	r2, r5, #7
   8241e:	f022 0207 	bic.w	r2, r2, #7
   82422:	f102 0b08 	add.w	fp, r2, #8
   82426:	f8cd b020 	str.w	fp, [sp, #32]
   8242a:	e9d2 4500 	ldrd	r4, r5, [r2]
   8242e:	f01a 0f01 	tst.w	sl, #1
   82432:	f000 82aa 	beq.w	8298a <_vfiprintf_r+0x9ee>
   82436:	ea54 0b05 	orrs.w	fp, r4, r5
   8243a:	f000 82a6 	beq.w	8298a <_vfiprintf_r+0x9ee>
   8243e:	2230      	movs	r2, #48	; 0x30
   82440:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   82444:	f04a 0a02 	orr.w	sl, sl, #2
   82448:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8244c:	2302      	movs	r3, #2
   8244e:	e6b6      	b.n	821be <_vfiprintf_r+0x222>
   82450:	9b08      	ldr	r3, [sp, #32]
   82452:	f8dd b020 	ldr.w	fp, [sp, #32]
   82456:	681b      	ldr	r3, [r3, #0]
   82458:	2401      	movs	r4, #1
   8245a:	f04f 0500 	mov.w	r5, #0
   8245e:	f10b 0b04 	add.w	fp, fp, #4
   82462:	9004      	str	r0, [sp, #16]
   82464:	9403      	str	r4, [sp, #12]
   82466:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8246a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8246e:	f8cd b020 	str.w	fp, [sp, #32]
   82472:	9405      	str	r4, [sp, #20]
   82474:	af16      	add	r7, sp, #88	; 0x58
   82476:	f04f 0c00 	mov.w	ip, #0
   8247a:	e6d0      	b.n	8221e <_vfiprintf_r+0x282>
   8247c:	f01a 0f20 	tst.w	sl, #32
   82480:	9004      	str	r0, [sp, #16]
   82482:	46ac      	mov	ip, r5
   82484:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82488:	f47f af38 	bne.w	822fc <_vfiprintf_r+0x360>
   8248c:	f01a 0f10 	tst.w	sl, #16
   82490:	f040 82a7 	bne.w	829e2 <_vfiprintf_r+0xa46>
   82494:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82498:	f000 82a3 	beq.w	829e2 <_vfiprintf_r+0xa46>
   8249c:	f8dd b020 	ldr.w	fp, [sp, #32]
   824a0:	f9bb 4000 	ldrsh.w	r4, [fp]
   824a4:	f10b 0b04 	add.w	fp, fp, #4
   824a8:	17e5      	asrs	r5, r4, #31
   824aa:	4622      	mov	r2, r4
   824ac:	462b      	mov	r3, r5
   824ae:	f8cd b020 	str.w	fp, [sp, #32]
   824b2:	e72d      	b.n	82310 <_vfiprintf_r+0x374>
   824b4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   824b8:	f898 3000 	ldrb.w	r3, [r8]
   824bc:	e5db      	b.n	82076 <_vfiprintf_r+0xda>
   824be:	f898 3000 	ldrb.w	r3, [r8]
   824c2:	4642      	mov	r2, r8
   824c4:	2b6c      	cmp	r3, #108	; 0x6c
   824c6:	bf03      	ittte	eq
   824c8:	f108 0801 	addeq.w	r8, r8, #1
   824cc:	f04a 0a20 	orreq.w	sl, sl, #32
   824d0:	7853      	ldrbeq	r3, [r2, #1]
   824d2:	f04a 0a10 	orrne.w	sl, sl, #16
   824d6:	e5ce      	b.n	82076 <_vfiprintf_r+0xda>
   824d8:	f01a 0f20 	tst.w	sl, #32
   824dc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   824e0:	f000 82f7 	beq.w	82ad2 <_vfiprintf_r+0xb36>
   824e4:	9c08      	ldr	r4, [sp, #32]
   824e6:	6821      	ldr	r1, [r4, #0]
   824e8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   824ea:	17e5      	asrs	r5, r4, #31
   824ec:	462b      	mov	r3, r5
   824ee:	9d08      	ldr	r5, [sp, #32]
   824f0:	4622      	mov	r2, r4
   824f2:	3504      	adds	r5, #4
   824f4:	9508      	str	r5, [sp, #32]
   824f6:	e9c1 2300 	strd	r2, r3, [r1]
   824fa:	e582      	b.n	82002 <_vfiprintf_r+0x66>
   824fc:	9c08      	ldr	r4, [sp, #32]
   824fe:	46ac      	mov	ip, r5
   82500:	6827      	ldr	r7, [r4, #0]
   82502:	f04f 0500 	mov.w	r5, #0
   82506:	9004      	str	r0, [sp, #16]
   82508:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8250c:	3404      	adds	r4, #4
   8250e:	2f00      	cmp	r7, #0
   82510:	f000 8332 	beq.w	82b78 <_vfiprintf_r+0xbdc>
   82514:	f1bc 0f00 	cmp.w	ip, #0
   82518:	4638      	mov	r0, r7
   8251a:	f2c0 8307 	blt.w	82b2c <_vfiprintf_r+0xb90>
   8251e:	4662      	mov	r2, ip
   82520:	2100      	movs	r1, #0
   82522:	f8cd c004 	str.w	ip, [sp, #4]
   82526:	f001 fc05 	bl	83d34 <memchr>
   8252a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8252e:	2800      	cmp	r0, #0
   82530:	f000 833a 	beq.w	82ba8 <_vfiprintf_r+0xc0c>
   82534:	1bc0      	subs	r0, r0, r7
   82536:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   8253a:	4560      	cmp	r0, ip
   8253c:	bfa8      	it	ge
   8253e:	4660      	movge	r0, ip
   82540:	9005      	str	r0, [sp, #20]
   82542:	9408      	str	r4, [sp, #32]
   82544:	9507      	str	r5, [sp, #28]
   82546:	f04f 0c00 	mov.w	ip, #0
   8254a:	e65b      	b.n	82204 <_vfiprintf_r+0x268>
   8254c:	00084744 	.word	0x00084744
   82550:	00084704 	.word	0x00084704
   82554:	9b08      	ldr	r3, [sp, #32]
   82556:	f8dd b020 	ldr.w	fp, [sp, #32]
   8255a:	9004      	str	r0, [sp, #16]
   8255c:	48b2      	ldr	r0, [pc, #712]	; (82828 <_vfiprintf_r+0x88c>)
   8255e:	681c      	ldr	r4, [r3, #0]
   82560:	2230      	movs	r2, #48	; 0x30
   82562:	2378      	movs	r3, #120	; 0x78
   82564:	f10b 0b04 	add.w	fp, fp, #4
   82568:	46ac      	mov	ip, r5
   8256a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8256e:	f04a 0a02 	orr.w	sl, sl, #2
   82572:	f8cd b020 	str.w	fp, [sp, #32]
   82576:	2500      	movs	r5, #0
   82578:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8257c:	900a      	str	r0, [sp, #40]	; 0x28
   8257e:	2302      	movs	r3, #2
   82580:	e61d      	b.n	821be <_vfiprintf_r+0x222>
   82582:	f04a 0a20 	orr.w	sl, sl, #32
   82586:	f898 3000 	ldrb.w	r3, [r8]
   8258a:	e574      	b.n	82076 <_vfiprintf_r+0xda>
   8258c:	f8dd b020 	ldr.w	fp, [sp, #32]
   82590:	f8db 0000 	ldr.w	r0, [fp]
   82594:	f10b 0304 	add.w	r3, fp, #4
   82598:	2800      	cmp	r0, #0
   8259a:	f6ff adf7 	blt.w	8218c <_vfiprintf_r+0x1f0>
   8259e:	9308      	str	r3, [sp, #32]
   825a0:	f898 3000 	ldrb.w	r3, [r8]
   825a4:	e567      	b.n	82076 <_vfiprintf_r+0xda>
   825a6:	f898 3000 	ldrb.w	r3, [r8]
   825aa:	212b      	movs	r1, #43	; 0x2b
   825ac:	e563      	b.n	82076 <_vfiprintf_r+0xda>
   825ae:	f898 3000 	ldrb.w	r3, [r8]
   825b2:	f108 0401 	add.w	r4, r8, #1
   825b6:	2b2a      	cmp	r3, #42	; 0x2a
   825b8:	f000 8305 	beq.w	82bc6 <_vfiprintf_r+0xc2a>
   825bc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   825c0:	2a09      	cmp	r2, #9
   825c2:	bf98      	it	ls
   825c4:	2500      	movls	r5, #0
   825c6:	f200 82fa 	bhi.w	82bbe <_vfiprintf_r+0xc22>
   825ca:	f814 3b01 	ldrb.w	r3, [r4], #1
   825ce:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   825d2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   825d6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   825da:	2a09      	cmp	r2, #9
   825dc:	d9f5      	bls.n	825ca <_vfiprintf_r+0x62e>
   825de:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   825e2:	46a0      	mov	r8, r4
   825e4:	e549      	b.n	8207a <_vfiprintf_r+0xde>
   825e6:	4c90      	ldr	r4, [pc, #576]	; (82828 <_vfiprintf_r+0x88c>)
   825e8:	f01a 0f20 	tst.w	sl, #32
   825ec:	9004      	str	r0, [sp, #16]
   825ee:	46ac      	mov	ip, r5
   825f0:	940a      	str	r4, [sp, #40]	; 0x28
   825f2:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   825f6:	f47f af10 	bne.w	8241a <_vfiprintf_r+0x47e>
   825fa:	f01a 0f10 	tst.w	sl, #16
   825fe:	f040 81ea 	bne.w	829d6 <_vfiprintf_r+0xa3a>
   82602:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82606:	f000 81e6 	beq.w	829d6 <_vfiprintf_r+0xa3a>
   8260a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8260e:	2500      	movs	r5, #0
   82610:	f8bb 4000 	ldrh.w	r4, [fp]
   82614:	f10b 0b04 	add.w	fp, fp, #4
   82618:	f8cd b020 	str.w	fp, [sp, #32]
   8261c:	e707      	b.n	8242e <_vfiprintf_r+0x492>
   8261e:	f898 3000 	ldrb.w	r3, [r8]
   82622:	2900      	cmp	r1, #0
   82624:	f47f ad27 	bne.w	82076 <_vfiprintf_r+0xda>
   82628:	2120      	movs	r1, #32
   8262a:	e524      	b.n	82076 <_vfiprintf_r+0xda>
   8262c:	f04a 0a01 	orr.w	sl, sl, #1
   82630:	f898 3000 	ldrb.w	r3, [r8]
   82634:	e51f      	b.n	82076 <_vfiprintf_r+0xda>
   82636:	9004      	str	r0, [sp, #16]
   82638:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8263c:	2b00      	cmp	r3, #0
   8263e:	f000 80f9 	beq.w	82834 <_vfiprintf_r+0x898>
   82642:	2501      	movs	r5, #1
   82644:	f04f 0b00 	mov.w	fp, #0
   82648:	9503      	str	r5, [sp, #12]
   8264a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8264e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82652:	9505      	str	r5, [sp, #20]
   82654:	af16      	add	r7, sp, #88	; 0x58
   82656:	e70e      	b.n	82476 <_vfiprintf_r+0x4da>
   82658:	9806      	ldr	r0, [sp, #24]
   8265a:	9902      	ldr	r1, [sp, #8]
   8265c:	aa13      	add	r2, sp, #76	; 0x4c
   8265e:	f7ff fc61 	bl	81f24 <__sprint_r.part.0>
   82662:	2800      	cmp	r0, #0
   82664:	f040 80ed 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82668:	9814      	ldr	r0, [sp, #80]	; 0x50
   8266a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8266c:	1c43      	adds	r3, r0, #1
   8266e:	46cc      	mov	ip, r9
   82670:	e5fe      	b.n	82270 <_vfiprintf_r+0x2d4>
   82672:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82674:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82676:	1c59      	adds	r1, r3, #1
   82678:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8267c:	b168      	cbz	r0, 8269a <_vfiprintf_r+0x6fe>
   8267e:	3201      	adds	r2, #1
   82680:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   82684:	2301      	movs	r3, #1
   82686:	2907      	cmp	r1, #7
   82688:	9215      	str	r2, [sp, #84]	; 0x54
   8268a:	9114      	str	r1, [sp, #80]	; 0x50
   8268c:	e886 0009 	stmia.w	r6, {r0, r3}
   82690:	f300 8160 	bgt.w	82954 <_vfiprintf_r+0x9b8>
   82694:	460b      	mov	r3, r1
   82696:	3608      	adds	r6, #8
   82698:	3101      	adds	r1, #1
   8269a:	9c07      	ldr	r4, [sp, #28]
   8269c:	b164      	cbz	r4, 826b8 <_vfiprintf_r+0x71c>
   8269e:	3202      	adds	r2, #2
   826a0:	a812      	add	r0, sp, #72	; 0x48
   826a2:	2302      	movs	r3, #2
   826a4:	2907      	cmp	r1, #7
   826a6:	9215      	str	r2, [sp, #84]	; 0x54
   826a8:	9114      	str	r1, [sp, #80]	; 0x50
   826aa:	e886 0009 	stmia.w	r6, {r0, r3}
   826ae:	f300 8157 	bgt.w	82960 <_vfiprintf_r+0x9c4>
   826b2:	460b      	mov	r3, r1
   826b4:	3608      	adds	r6, #8
   826b6:	3101      	adds	r1, #1
   826b8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   826ba:	2d80      	cmp	r5, #128	; 0x80
   826bc:	f000 8101 	beq.w	828c2 <_vfiprintf_r+0x926>
   826c0:	9d05      	ldr	r5, [sp, #20]
   826c2:	ebc5 040c 	rsb	r4, r5, ip
   826c6:	2c00      	cmp	r4, #0
   826c8:	dd2f      	ble.n	8272a <_vfiprintf_r+0x78e>
   826ca:	2c10      	cmp	r4, #16
   826cc:	4d57      	ldr	r5, [pc, #348]	; (8282c <_vfiprintf_r+0x890>)
   826ce:	dd22      	ble.n	82716 <_vfiprintf_r+0x77a>
   826d0:	4630      	mov	r0, r6
   826d2:	f04f 0b10 	mov.w	fp, #16
   826d6:	462e      	mov	r6, r5
   826d8:	4625      	mov	r5, r4
   826da:	9c06      	ldr	r4, [sp, #24]
   826dc:	e006      	b.n	826ec <_vfiprintf_r+0x750>
   826de:	f103 0c02 	add.w	ip, r3, #2
   826e2:	3008      	adds	r0, #8
   826e4:	460b      	mov	r3, r1
   826e6:	3d10      	subs	r5, #16
   826e8:	2d10      	cmp	r5, #16
   826ea:	dd10      	ble.n	8270e <_vfiprintf_r+0x772>
   826ec:	1c59      	adds	r1, r3, #1
   826ee:	3210      	adds	r2, #16
   826f0:	2907      	cmp	r1, #7
   826f2:	9215      	str	r2, [sp, #84]	; 0x54
   826f4:	e880 0840 	stmia.w	r0, {r6, fp}
   826f8:	9114      	str	r1, [sp, #80]	; 0x50
   826fa:	ddf0      	ble.n	826de <_vfiprintf_r+0x742>
   826fc:	2a00      	cmp	r2, #0
   826fe:	d163      	bne.n	827c8 <_vfiprintf_r+0x82c>
   82700:	3d10      	subs	r5, #16
   82702:	2d10      	cmp	r5, #16
   82704:	f04f 0c01 	mov.w	ip, #1
   82708:	4613      	mov	r3, r2
   8270a:	4648      	mov	r0, r9
   8270c:	dcee      	bgt.n	826ec <_vfiprintf_r+0x750>
   8270e:	462c      	mov	r4, r5
   82710:	4661      	mov	r1, ip
   82712:	4635      	mov	r5, r6
   82714:	4606      	mov	r6, r0
   82716:	4422      	add	r2, r4
   82718:	2907      	cmp	r1, #7
   8271a:	9215      	str	r2, [sp, #84]	; 0x54
   8271c:	6035      	str	r5, [r6, #0]
   8271e:	6074      	str	r4, [r6, #4]
   82720:	9114      	str	r1, [sp, #80]	; 0x50
   82722:	f300 80c1 	bgt.w	828a8 <_vfiprintf_r+0x90c>
   82726:	3608      	adds	r6, #8
   82728:	3101      	adds	r1, #1
   8272a:	9d05      	ldr	r5, [sp, #20]
   8272c:	2907      	cmp	r1, #7
   8272e:	442a      	add	r2, r5
   82730:	9215      	str	r2, [sp, #84]	; 0x54
   82732:	6037      	str	r7, [r6, #0]
   82734:	6075      	str	r5, [r6, #4]
   82736:	9114      	str	r1, [sp, #80]	; 0x50
   82738:	f340 80c1 	ble.w	828be <_vfiprintf_r+0x922>
   8273c:	2a00      	cmp	r2, #0
   8273e:	f040 8130 	bne.w	829a2 <_vfiprintf_r+0xa06>
   82742:	9214      	str	r2, [sp, #80]	; 0x50
   82744:	464e      	mov	r6, r9
   82746:	f01a 0f04 	tst.w	sl, #4
   8274a:	f000 808b 	beq.w	82864 <_vfiprintf_r+0x8c8>
   8274e:	9d04      	ldr	r5, [sp, #16]
   82750:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82754:	ebcb 0405 	rsb	r4, fp, r5
   82758:	2c00      	cmp	r4, #0
   8275a:	f340 8083 	ble.w	82864 <_vfiprintf_r+0x8c8>
   8275e:	2c10      	cmp	r4, #16
   82760:	f340 821e 	ble.w	82ba0 <_vfiprintf_r+0xc04>
   82764:	9914      	ldr	r1, [sp, #80]	; 0x50
   82766:	4d32      	ldr	r5, [pc, #200]	; (82830 <_vfiprintf_r+0x894>)
   82768:	2710      	movs	r7, #16
   8276a:	f8dd a018 	ldr.w	sl, [sp, #24]
   8276e:	f8dd b008 	ldr.w	fp, [sp, #8]
   82772:	e005      	b.n	82780 <_vfiprintf_r+0x7e4>
   82774:	1c88      	adds	r0, r1, #2
   82776:	3608      	adds	r6, #8
   82778:	4619      	mov	r1, r3
   8277a:	3c10      	subs	r4, #16
   8277c:	2c10      	cmp	r4, #16
   8277e:	dd10      	ble.n	827a2 <_vfiprintf_r+0x806>
   82780:	1c4b      	adds	r3, r1, #1
   82782:	3210      	adds	r2, #16
   82784:	2b07      	cmp	r3, #7
   82786:	9215      	str	r2, [sp, #84]	; 0x54
   82788:	e886 00a0 	stmia.w	r6, {r5, r7}
   8278c:	9314      	str	r3, [sp, #80]	; 0x50
   8278e:	ddf1      	ble.n	82774 <_vfiprintf_r+0x7d8>
   82790:	2a00      	cmp	r2, #0
   82792:	d17d      	bne.n	82890 <_vfiprintf_r+0x8f4>
   82794:	3c10      	subs	r4, #16
   82796:	2c10      	cmp	r4, #16
   82798:	f04f 0001 	mov.w	r0, #1
   8279c:	4611      	mov	r1, r2
   8279e:	464e      	mov	r6, r9
   827a0:	dcee      	bgt.n	82780 <_vfiprintf_r+0x7e4>
   827a2:	4422      	add	r2, r4
   827a4:	2807      	cmp	r0, #7
   827a6:	9215      	str	r2, [sp, #84]	; 0x54
   827a8:	6035      	str	r5, [r6, #0]
   827aa:	6074      	str	r4, [r6, #4]
   827ac:	9014      	str	r0, [sp, #80]	; 0x50
   827ae:	dd59      	ble.n	82864 <_vfiprintf_r+0x8c8>
   827b0:	2a00      	cmp	r2, #0
   827b2:	d14f      	bne.n	82854 <_vfiprintf_r+0x8b8>
   827b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   827b6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   827ba:	9d04      	ldr	r5, [sp, #16]
   827bc:	45ab      	cmp	fp, r5
   827be:	bfac      	ite	ge
   827c0:	445c      	addge	r4, fp
   827c2:	1964      	addlt	r4, r4, r5
   827c4:	9409      	str	r4, [sp, #36]	; 0x24
   827c6:	e05e      	b.n	82886 <_vfiprintf_r+0x8ea>
   827c8:	4620      	mov	r0, r4
   827ca:	9902      	ldr	r1, [sp, #8]
   827cc:	aa13      	add	r2, sp, #76	; 0x4c
   827ce:	f7ff fba9 	bl	81f24 <__sprint_r.part.0>
   827d2:	2800      	cmp	r0, #0
   827d4:	d135      	bne.n	82842 <_vfiprintf_r+0x8a6>
   827d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   827d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   827da:	f103 0c01 	add.w	ip, r3, #1
   827de:	4648      	mov	r0, r9
   827e0:	e781      	b.n	826e6 <_vfiprintf_r+0x74a>
   827e2:	08e0      	lsrs	r0, r4, #3
   827e4:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   827e8:	f004 0207 	and.w	r2, r4, #7
   827ec:	08e9      	lsrs	r1, r5, #3
   827ee:	3230      	adds	r2, #48	; 0x30
   827f0:	ea50 0b01 	orrs.w	fp, r0, r1
   827f4:	461f      	mov	r7, r3
   827f6:	701a      	strb	r2, [r3, #0]
   827f8:	4604      	mov	r4, r0
   827fa:	460d      	mov	r5, r1
   827fc:	f103 33ff 	add.w	r3, r3, #4294967295
   82800:	d1ef      	bne.n	827e2 <_vfiprintf_r+0x846>
   82802:	f01a 0f01 	tst.w	sl, #1
   82806:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8280a:	4639      	mov	r1, r7
   8280c:	f000 80b9 	beq.w	82982 <_vfiprintf_r+0x9e6>
   82810:	2a30      	cmp	r2, #48	; 0x30
   82812:	f43f acf4 	beq.w	821fe <_vfiprintf_r+0x262>
   82816:	461f      	mov	r7, r3
   82818:	ebc7 0509 	rsb	r5, r7, r9
   8281c:	2330      	movs	r3, #48	; 0x30
   8281e:	9505      	str	r5, [sp, #20]
   82820:	f801 3c01 	strb.w	r3, [r1, #-1]
   82824:	e4ee      	b.n	82204 <_vfiprintf_r+0x268>
   82826:	bf00      	nop
   82828:	00084718 	.word	0x00084718
   8282c:	00084734 	.word	0x00084734
   82830:	00084744 	.word	0x00084744
   82834:	9b15      	ldr	r3, [sp, #84]	; 0x54
   82836:	b123      	cbz	r3, 82842 <_vfiprintf_r+0x8a6>
   82838:	9806      	ldr	r0, [sp, #24]
   8283a:	9902      	ldr	r1, [sp, #8]
   8283c:	aa13      	add	r2, sp, #76	; 0x4c
   8283e:	f7ff fb71 	bl	81f24 <__sprint_r.part.0>
   82842:	9c02      	ldr	r4, [sp, #8]
   82844:	89a3      	ldrh	r3, [r4, #12]
   82846:	065b      	lsls	r3, r3, #25
   82848:	f53f ac98 	bmi.w	8217c <_vfiprintf_r+0x1e0>
   8284c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8284e:	b031      	add	sp, #196	; 0xc4
   82850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82854:	9806      	ldr	r0, [sp, #24]
   82856:	9902      	ldr	r1, [sp, #8]
   82858:	aa13      	add	r2, sp, #76	; 0x4c
   8285a:	f7ff fb63 	bl	81f24 <__sprint_r.part.0>
   8285e:	2800      	cmp	r0, #0
   82860:	d1ef      	bne.n	82842 <_vfiprintf_r+0x8a6>
   82862:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82864:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82866:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8286a:	9d04      	ldr	r5, [sp, #16]
   8286c:	45ab      	cmp	fp, r5
   8286e:	bfac      	ite	ge
   82870:	445c      	addge	r4, fp
   82872:	1964      	addlt	r4, r4, r5
   82874:	9409      	str	r4, [sp, #36]	; 0x24
   82876:	b132      	cbz	r2, 82886 <_vfiprintf_r+0x8ea>
   82878:	9806      	ldr	r0, [sp, #24]
   8287a:	9902      	ldr	r1, [sp, #8]
   8287c:	aa13      	add	r2, sp, #76	; 0x4c
   8287e:	f7ff fb51 	bl	81f24 <__sprint_r.part.0>
   82882:	2800      	cmp	r0, #0
   82884:	d1dd      	bne.n	82842 <_vfiprintf_r+0x8a6>
   82886:	2000      	movs	r0, #0
   82888:	9014      	str	r0, [sp, #80]	; 0x50
   8288a:	464e      	mov	r6, r9
   8288c:	f7ff bbb9 	b.w	82002 <_vfiprintf_r+0x66>
   82890:	4650      	mov	r0, sl
   82892:	4659      	mov	r1, fp
   82894:	aa13      	add	r2, sp, #76	; 0x4c
   82896:	f7ff fb45 	bl	81f24 <__sprint_r.part.0>
   8289a:	2800      	cmp	r0, #0
   8289c:	d1d1      	bne.n	82842 <_vfiprintf_r+0x8a6>
   8289e:	9914      	ldr	r1, [sp, #80]	; 0x50
   828a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828a2:	1c48      	adds	r0, r1, #1
   828a4:	464e      	mov	r6, r9
   828a6:	e768      	b.n	8277a <_vfiprintf_r+0x7de>
   828a8:	2a00      	cmp	r2, #0
   828aa:	f040 80f7 	bne.w	82a9c <_vfiprintf_r+0xb00>
   828ae:	9c05      	ldr	r4, [sp, #20]
   828b0:	2301      	movs	r3, #1
   828b2:	9720      	str	r7, [sp, #128]	; 0x80
   828b4:	9421      	str	r4, [sp, #132]	; 0x84
   828b6:	9415      	str	r4, [sp, #84]	; 0x54
   828b8:	4622      	mov	r2, r4
   828ba:	9314      	str	r3, [sp, #80]	; 0x50
   828bc:	464e      	mov	r6, r9
   828be:	3608      	adds	r6, #8
   828c0:	e741      	b.n	82746 <_vfiprintf_r+0x7aa>
   828c2:	9d04      	ldr	r5, [sp, #16]
   828c4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   828c8:	ebcb 0405 	rsb	r4, fp, r5
   828cc:	2c00      	cmp	r4, #0
   828ce:	f77f aef7 	ble.w	826c0 <_vfiprintf_r+0x724>
   828d2:	2c10      	cmp	r4, #16
   828d4:	4da6      	ldr	r5, [pc, #664]	; (82b70 <_vfiprintf_r+0xbd4>)
   828d6:	f340 8170 	ble.w	82bba <_vfiprintf_r+0xc1e>
   828da:	4629      	mov	r1, r5
   828dc:	f04f 0b10 	mov.w	fp, #16
   828e0:	4625      	mov	r5, r4
   828e2:	4664      	mov	r4, ip
   828e4:	46b4      	mov	ip, r6
   828e6:	460e      	mov	r6, r1
   828e8:	e006      	b.n	828f8 <_vfiprintf_r+0x95c>
   828ea:	1c98      	adds	r0, r3, #2
   828ec:	f10c 0c08 	add.w	ip, ip, #8
   828f0:	460b      	mov	r3, r1
   828f2:	3d10      	subs	r5, #16
   828f4:	2d10      	cmp	r5, #16
   828f6:	dd0f      	ble.n	82918 <_vfiprintf_r+0x97c>
   828f8:	1c59      	adds	r1, r3, #1
   828fa:	3210      	adds	r2, #16
   828fc:	2907      	cmp	r1, #7
   828fe:	9215      	str	r2, [sp, #84]	; 0x54
   82900:	e88c 0840 	stmia.w	ip, {r6, fp}
   82904:	9114      	str	r1, [sp, #80]	; 0x50
   82906:	ddf0      	ble.n	828ea <_vfiprintf_r+0x94e>
   82908:	b9ba      	cbnz	r2, 8293a <_vfiprintf_r+0x99e>
   8290a:	3d10      	subs	r5, #16
   8290c:	2d10      	cmp	r5, #16
   8290e:	f04f 0001 	mov.w	r0, #1
   82912:	4613      	mov	r3, r2
   82914:	46cc      	mov	ip, r9
   82916:	dcef      	bgt.n	828f8 <_vfiprintf_r+0x95c>
   82918:	4633      	mov	r3, r6
   8291a:	4666      	mov	r6, ip
   8291c:	46a4      	mov	ip, r4
   8291e:	462c      	mov	r4, r5
   82920:	461d      	mov	r5, r3
   82922:	4422      	add	r2, r4
   82924:	2807      	cmp	r0, #7
   82926:	9215      	str	r2, [sp, #84]	; 0x54
   82928:	6035      	str	r5, [r6, #0]
   8292a:	6074      	str	r4, [r6, #4]
   8292c:	9014      	str	r0, [sp, #80]	; 0x50
   8292e:	f300 80af 	bgt.w	82a90 <_vfiprintf_r+0xaf4>
   82932:	3608      	adds	r6, #8
   82934:	1c41      	adds	r1, r0, #1
   82936:	4603      	mov	r3, r0
   82938:	e6c2      	b.n	826c0 <_vfiprintf_r+0x724>
   8293a:	9806      	ldr	r0, [sp, #24]
   8293c:	9902      	ldr	r1, [sp, #8]
   8293e:	aa13      	add	r2, sp, #76	; 0x4c
   82940:	f7ff faf0 	bl	81f24 <__sprint_r.part.0>
   82944:	2800      	cmp	r0, #0
   82946:	f47f af7c 	bne.w	82842 <_vfiprintf_r+0x8a6>
   8294a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8294c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8294e:	1c58      	adds	r0, r3, #1
   82950:	46cc      	mov	ip, r9
   82952:	e7ce      	b.n	828f2 <_vfiprintf_r+0x956>
   82954:	2a00      	cmp	r2, #0
   82956:	d179      	bne.n	82a4c <_vfiprintf_r+0xab0>
   82958:	4619      	mov	r1, r3
   8295a:	464e      	mov	r6, r9
   8295c:	4613      	mov	r3, r2
   8295e:	e69c      	b.n	8269a <_vfiprintf_r+0x6fe>
   82960:	2a00      	cmp	r2, #0
   82962:	f040 8084 	bne.w	82a6e <_vfiprintf_r+0xad2>
   82966:	2101      	movs	r1, #1
   82968:	4613      	mov	r3, r2
   8296a:	464e      	mov	r6, r9
   8296c:	e6a4      	b.n	826b8 <_vfiprintf_r+0x71c>
   8296e:	464f      	mov	r7, r9
   82970:	e448      	b.n	82204 <_vfiprintf_r+0x268>
   82972:	2d00      	cmp	r5, #0
   82974:	bf08      	it	eq
   82976:	2c0a      	cmpeq	r4, #10
   82978:	d246      	bcs.n	82a08 <_vfiprintf_r+0xa6c>
   8297a:	3430      	adds	r4, #48	; 0x30
   8297c:	af30      	add	r7, sp, #192	; 0xc0
   8297e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82982:	ebc7 0309 	rsb	r3, r7, r9
   82986:	9305      	str	r3, [sp, #20]
   82988:	e43c      	b.n	82204 <_vfiprintf_r+0x268>
   8298a:	2302      	movs	r3, #2
   8298c:	e417      	b.n	821be <_vfiprintf_r+0x222>
   8298e:	2a00      	cmp	r2, #0
   82990:	f040 80af 	bne.w	82af2 <_vfiprintf_r+0xb56>
   82994:	4613      	mov	r3, r2
   82996:	2101      	movs	r1, #1
   82998:	464e      	mov	r6, r9
   8299a:	e66d      	b.n	82678 <_vfiprintf_r+0x6dc>
   8299c:	4644      	mov	r4, r8
   8299e:	f7ff bb58 	b.w	82052 <_vfiprintf_r+0xb6>
   829a2:	9806      	ldr	r0, [sp, #24]
   829a4:	9902      	ldr	r1, [sp, #8]
   829a6:	aa13      	add	r2, sp, #76	; 0x4c
   829a8:	f7ff fabc 	bl	81f24 <__sprint_r.part.0>
   829ac:	2800      	cmp	r0, #0
   829ae:	f47f af48 	bne.w	82842 <_vfiprintf_r+0x8a6>
   829b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   829b4:	464e      	mov	r6, r9
   829b6:	e6c6      	b.n	82746 <_vfiprintf_r+0x7aa>
   829b8:	9d08      	ldr	r5, [sp, #32]
   829ba:	682c      	ldr	r4, [r5, #0]
   829bc:	3504      	adds	r5, #4
   829be:	9508      	str	r5, [sp, #32]
   829c0:	2500      	movs	r5, #0
   829c2:	f7ff bbfc 	b.w	821be <_vfiprintf_r+0x222>
   829c6:	9d08      	ldr	r5, [sp, #32]
   829c8:	2301      	movs	r3, #1
   829ca:	682c      	ldr	r4, [r5, #0]
   829cc:	3504      	adds	r5, #4
   829ce:	9508      	str	r5, [sp, #32]
   829d0:	2500      	movs	r5, #0
   829d2:	f7ff bbf4 	b.w	821be <_vfiprintf_r+0x222>
   829d6:	9d08      	ldr	r5, [sp, #32]
   829d8:	682c      	ldr	r4, [r5, #0]
   829da:	3504      	adds	r5, #4
   829dc:	9508      	str	r5, [sp, #32]
   829de:	2500      	movs	r5, #0
   829e0:	e525      	b.n	8242e <_vfiprintf_r+0x492>
   829e2:	9d08      	ldr	r5, [sp, #32]
   829e4:	682c      	ldr	r4, [r5, #0]
   829e6:	3504      	adds	r5, #4
   829e8:	9508      	str	r5, [sp, #32]
   829ea:	17e5      	asrs	r5, r4, #31
   829ec:	4622      	mov	r2, r4
   829ee:	462b      	mov	r3, r5
   829f0:	e48e      	b.n	82310 <_vfiprintf_r+0x374>
   829f2:	9806      	ldr	r0, [sp, #24]
   829f4:	9902      	ldr	r1, [sp, #8]
   829f6:	aa13      	add	r2, sp, #76	; 0x4c
   829f8:	f7ff fa94 	bl	81f24 <__sprint_r.part.0>
   829fc:	2800      	cmp	r0, #0
   829fe:	f47f af20 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82a02:	464e      	mov	r6, r9
   82a04:	f7ff bb9a 	b.w	8213c <_vfiprintf_r+0x1a0>
   82a08:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   82a0c:	9603      	str	r6, [sp, #12]
   82a0e:	465e      	mov	r6, fp
   82a10:	46e3      	mov	fp, ip
   82a12:	4620      	mov	r0, r4
   82a14:	4629      	mov	r1, r5
   82a16:	220a      	movs	r2, #10
   82a18:	2300      	movs	r3, #0
   82a1a:	f7fe fe95 	bl	81748 <__aeabi_uldivmod>
   82a1e:	3230      	adds	r2, #48	; 0x30
   82a20:	7032      	strb	r2, [r6, #0]
   82a22:	4620      	mov	r0, r4
   82a24:	4629      	mov	r1, r5
   82a26:	220a      	movs	r2, #10
   82a28:	2300      	movs	r3, #0
   82a2a:	f7fe fe8d 	bl	81748 <__aeabi_uldivmod>
   82a2e:	4604      	mov	r4, r0
   82a30:	460d      	mov	r5, r1
   82a32:	ea54 0005 	orrs.w	r0, r4, r5
   82a36:	4637      	mov	r7, r6
   82a38:	f106 36ff 	add.w	r6, r6, #4294967295
   82a3c:	d1e9      	bne.n	82a12 <_vfiprintf_r+0xa76>
   82a3e:	ebc7 0309 	rsb	r3, r7, r9
   82a42:	46dc      	mov	ip, fp
   82a44:	9e03      	ldr	r6, [sp, #12]
   82a46:	9305      	str	r3, [sp, #20]
   82a48:	f7ff bbdc 	b.w	82204 <_vfiprintf_r+0x268>
   82a4c:	9806      	ldr	r0, [sp, #24]
   82a4e:	9902      	ldr	r1, [sp, #8]
   82a50:	aa13      	add	r2, sp, #76	; 0x4c
   82a52:	f8cd c004 	str.w	ip, [sp, #4]
   82a56:	f7ff fa65 	bl	81f24 <__sprint_r.part.0>
   82a5a:	f8dd c004 	ldr.w	ip, [sp, #4]
   82a5e:	2800      	cmp	r0, #0
   82a60:	f47f aeef 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82a64:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82a66:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a68:	1c59      	adds	r1, r3, #1
   82a6a:	464e      	mov	r6, r9
   82a6c:	e615      	b.n	8269a <_vfiprintf_r+0x6fe>
   82a6e:	9806      	ldr	r0, [sp, #24]
   82a70:	9902      	ldr	r1, [sp, #8]
   82a72:	aa13      	add	r2, sp, #76	; 0x4c
   82a74:	f8cd c004 	str.w	ip, [sp, #4]
   82a78:	f7ff fa54 	bl	81f24 <__sprint_r.part.0>
   82a7c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82a80:	2800      	cmp	r0, #0
   82a82:	f47f aede 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82a86:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82a88:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a8a:	1c59      	adds	r1, r3, #1
   82a8c:	464e      	mov	r6, r9
   82a8e:	e613      	b.n	826b8 <_vfiprintf_r+0x71c>
   82a90:	2a00      	cmp	r2, #0
   82a92:	d156      	bne.n	82b42 <_vfiprintf_r+0xba6>
   82a94:	2101      	movs	r1, #1
   82a96:	4613      	mov	r3, r2
   82a98:	464e      	mov	r6, r9
   82a9a:	e611      	b.n	826c0 <_vfiprintf_r+0x724>
   82a9c:	9806      	ldr	r0, [sp, #24]
   82a9e:	9902      	ldr	r1, [sp, #8]
   82aa0:	aa13      	add	r2, sp, #76	; 0x4c
   82aa2:	f7ff fa3f 	bl	81f24 <__sprint_r.part.0>
   82aa6:	2800      	cmp	r0, #0
   82aa8:	f47f aecb 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82aac:	9914      	ldr	r1, [sp, #80]	; 0x50
   82aae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82ab0:	3101      	adds	r1, #1
   82ab2:	464e      	mov	r6, r9
   82ab4:	e639      	b.n	8272a <_vfiprintf_r+0x78e>
   82ab6:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   82aba:	4264      	negs	r4, r4
   82abc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   82ac0:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82ac4:	f8cd b01c 	str.w	fp, [sp, #28]
   82ac8:	f8cd c014 	str.w	ip, [sp, #20]
   82acc:	2301      	movs	r3, #1
   82ace:	f7ff bb7e 	b.w	821ce <_vfiprintf_r+0x232>
   82ad2:	f01a 0f10 	tst.w	sl, #16
   82ad6:	d11d      	bne.n	82b14 <_vfiprintf_r+0xb78>
   82ad8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82adc:	d058      	beq.n	82b90 <_vfiprintf_r+0xbf4>
   82ade:	9d08      	ldr	r5, [sp, #32]
   82ae0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82ae4:	682b      	ldr	r3, [r5, #0]
   82ae6:	3504      	adds	r5, #4
   82ae8:	9508      	str	r5, [sp, #32]
   82aea:	f8a3 b000 	strh.w	fp, [r3]
   82aee:	f7ff ba88 	b.w	82002 <_vfiprintf_r+0x66>
   82af2:	9806      	ldr	r0, [sp, #24]
   82af4:	9902      	ldr	r1, [sp, #8]
   82af6:	aa13      	add	r2, sp, #76	; 0x4c
   82af8:	f8cd c004 	str.w	ip, [sp, #4]
   82afc:	f7ff fa12 	bl	81f24 <__sprint_r.part.0>
   82b00:	f8dd c004 	ldr.w	ip, [sp, #4]
   82b04:	2800      	cmp	r0, #0
   82b06:	f47f ae9c 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82b0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82b0c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82b0e:	1c59      	adds	r1, r3, #1
   82b10:	464e      	mov	r6, r9
   82b12:	e5b1      	b.n	82678 <_vfiprintf_r+0x6dc>
   82b14:	f8dd b020 	ldr.w	fp, [sp, #32]
   82b18:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82b1a:	f8db 3000 	ldr.w	r3, [fp]
   82b1e:	f10b 0b04 	add.w	fp, fp, #4
   82b22:	f8cd b020 	str.w	fp, [sp, #32]
   82b26:	601c      	str	r4, [r3, #0]
   82b28:	f7ff ba6b 	b.w	82002 <_vfiprintf_r+0x66>
   82b2c:	9408      	str	r4, [sp, #32]
   82b2e:	f001 fc5f 	bl	843f0 <strlen>
   82b32:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82b36:	9005      	str	r0, [sp, #20]
   82b38:	9407      	str	r4, [sp, #28]
   82b3a:	f04f 0c00 	mov.w	ip, #0
   82b3e:	f7ff bb61 	b.w	82204 <_vfiprintf_r+0x268>
   82b42:	9806      	ldr	r0, [sp, #24]
   82b44:	9902      	ldr	r1, [sp, #8]
   82b46:	aa13      	add	r2, sp, #76	; 0x4c
   82b48:	f8cd c004 	str.w	ip, [sp, #4]
   82b4c:	f7ff f9ea 	bl	81f24 <__sprint_r.part.0>
   82b50:	f8dd c004 	ldr.w	ip, [sp, #4]
   82b54:	2800      	cmp	r0, #0
   82b56:	f47f ae74 	bne.w	82842 <_vfiprintf_r+0x8a6>
   82b5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82b5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82b5e:	1c59      	adds	r1, r3, #1
   82b60:	464e      	mov	r6, r9
   82b62:	e5ad      	b.n	826c0 <_vfiprintf_r+0x724>
   82b64:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82b66:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82b68:	3301      	adds	r3, #1
   82b6a:	4d02      	ldr	r5, [pc, #8]	; (82b74 <_vfiprintf_r+0xbd8>)
   82b6c:	f7ff bb9a 	b.w	822a4 <_vfiprintf_r+0x308>
   82b70:	00084734 	.word	0x00084734
   82b74:	00084744 	.word	0x00084744
   82b78:	f1bc 0f06 	cmp.w	ip, #6
   82b7c:	bf34      	ite	cc
   82b7e:	4663      	movcc	r3, ip
   82b80:	2306      	movcs	r3, #6
   82b82:	9408      	str	r4, [sp, #32]
   82b84:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   82b88:	9305      	str	r3, [sp, #20]
   82b8a:	9403      	str	r4, [sp, #12]
   82b8c:	4f16      	ldr	r7, [pc, #88]	; (82be8 <_vfiprintf_r+0xc4c>)
   82b8e:	e472      	b.n	82476 <_vfiprintf_r+0x4da>
   82b90:	9c08      	ldr	r4, [sp, #32]
   82b92:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82b94:	6823      	ldr	r3, [r4, #0]
   82b96:	3404      	adds	r4, #4
   82b98:	9408      	str	r4, [sp, #32]
   82b9a:	601d      	str	r5, [r3, #0]
   82b9c:	f7ff ba31 	b.w	82002 <_vfiprintf_r+0x66>
   82ba0:	9814      	ldr	r0, [sp, #80]	; 0x50
   82ba2:	4d12      	ldr	r5, [pc, #72]	; (82bec <_vfiprintf_r+0xc50>)
   82ba4:	3001      	adds	r0, #1
   82ba6:	e5fc      	b.n	827a2 <_vfiprintf_r+0x806>
   82ba8:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82bac:	f8cd c014 	str.w	ip, [sp, #20]
   82bb0:	9507      	str	r5, [sp, #28]
   82bb2:	9408      	str	r4, [sp, #32]
   82bb4:	4684      	mov	ip, r0
   82bb6:	f7ff bb25 	b.w	82204 <_vfiprintf_r+0x268>
   82bba:	4608      	mov	r0, r1
   82bbc:	e6b1      	b.n	82922 <_vfiprintf_r+0x986>
   82bbe:	46a0      	mov	r8, r4
   82bc0:	2500      	movs	r5, #0
   82bc2:	f7ff ba5a 	b.w	8207a <_vfiprintf_r+0xde>
   82bc6:	f8dd b020 	ldr.w	fp, [sp, #32]
   82bca:	f898 3001 	ldrb.w	r3, [r8, #1]
   82bce:	f8db 5000 	ldr.w	r5, [fp]
   82bd2:	f10b 0204 	add.w	r2, fp, #4
   82bd6:	2d00      	cmp	r5, #0
   82bd8:	9208      	str	r2, [sp, #32]
   82bda:	46a0      	mov	r8, r4
   82bdc:	f6bf aa4b 	bge.w	82076 <_vfiprintf_r+0xda>
   82be0:	f04f 35ff 	mov.w	r5, #4294967295
   82be4:	f7ff ba47 	b.w	82076 <_vfiprintf_r+0xda>
   82be8:	0008472c 	.word	0x0008472c
   82bec:	00084744 	.word	0x00084744

00082bf0 <__sbprintf>:
   82bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82bf4:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82bf6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82bfa:	4688      	mov	r8, r1
   82bfc:	9719      	str	r7, [sp, #100]	; 0x64
   82bfe:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82c02:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82c06:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82c0a:	9707      	str	r7, [sp, #28]
   82c0c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82c10:	ac1a      	add	r4, sp, #104	; 0x68
   82c12:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82c16:	f02a 0a02 	bic.w	sl, sl, #2
   82c1a:	2600      	movs	r6, #0
   82c1c:	4669      	mov	r1, sp
   82c1e:	9400      	str	r4, [sp, #0]
   82c20:	9404      	str	r4, [sp, #16]
   82c22:	9502      	str	r5, [sp, #8]
   82c24:	9505      	str	r5, [sp, #20]
   82c26:	f8ad a00c 	strh.w	sl, [sp, #12]
   82c2a:	f8ad 900e 	strh.w	r9, [sp, #14]
   82c2e:	9709      	str	r7, [sp, #36]	; 0x24
   82c30:	9606      	str	r6, [sp, #24]
   82c32:	4605      	mov	r5, r0
   82c34:	f7ff f9b2 	bl	81f9c <_vfiprintf_r>
   82c38:	1e04      	subs	r4, r0, #0
   82c3a:	db07      	blt.n	82c4c <__sbprintf+0x5c>
   82c3c:	4628      	mov	r0, r5
   82c3e:	4669      	mov	r1, sp
   82c40:	f000 f97e 	bl	82f40 <_fflush_r>
   82c44:	42b0      	cmp	r0, r6
   82c46:	bf18      	it	ne
   82c48:	f04f 34ff 	movne.w	r4, #4294967295
   82c4c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82c50:	065b      	lsls	r3, r3, #25
   82c52:	d505      	bpl.n	82c60 <__sbprintf+0x70>
   82c54:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82c5c:	f8a8 300c 	strh.w	r3, [r8, #12]
   82c60:	4620      	mov	r0, r4
   82c62:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82c6a:	bf00      	nop

00082c6c <__swbuf_r>:
   82c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82c6e:	460d      	mov	r5, r1
   82c70:	4614      	mov	r4, r2
   82c72:	4607      	mov	r7, r0
   82c74:	b110      	cbz	r0, 82c7c <__swbuf_r+0x10>
   82c76:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82c78:	2b00      	cmp	r3, #0
   82c7a:	d048      	beq.n	82d0e <__swbuf_r+0xa2>
   82c7c:	89a2      	ldrh	r2, [r4, #12]
   82c7e:	69a0      	ldr	r0, [r4, #24]
   82c80:	b293      	uxth	r3, r2
   82c82:	60a0      	str	r0, [r4, #8]
   82c84:	0718      	lsls	r0, r3, #28
   82c86:	d538      	bpl.n	82cfa <__swbuf_r+0x8e>
   82c88:	6926      	ldr	r6, [r4, #16]
   82c8a:	2e00      	cmp	r6, #0
   82c8c:	d035      	beq.n	82cfa <__swbuf_r+0x8e>
   82c8e:	0499      	lsls	r1, r3, #18
   82c90:	b2ed      	uxtb	r5, r5
   82c92:	d515      	bpl.n	82cc0 <__swbuf_r+0x54>
   82c94:	6823      	ldr	r3, [r4, #0]
   82c96:	6962      	ldr	r2, [r4, #20]
   82c98:	1b9e      	subs	r6, r3, r6
   82c9a:	4296      	cmp	r6, r2
   82c9c:	da1c      	bge.n	82cd8 <__swbuf_r+0x6c>
   82c9e:	3601      	adds	r6, #1
   82ca0:	68a2      	ldr	r2, [r4, #8]
   82ca2:	1c59      	adds	r1, r3, #1
   82ca4:	3a01      	subs	r2, #1
   82ca6:	60a2      	str	r2, [r4, #8]
   82ca8:	6021      	str	r1, [r4, #0]
   82caa:	701d      	strb	r5, [r3, #0]
   82cac:	6963      	ldr	r3, [r4, #20]
   82cae:	42b3      	cmp	r3, r6
   82cb0:	d01a      	beq.n	82ce8 <__swbuf_r+0x7c>
   82cb2:	89a3      	ldrh	r3, [r4, #12]
   82cb4:	07db      	lsls	r3, r3, #31
   82cb6:	d501      	bpl.n	82cbc <__swbuf_r+0x50>
   82cb8:	2d0a      	cmp	r5, #10
   82cba:	d015      	beq.n	82ce8 <__swbuf_r+0x7c>
   82cbc:	4628      	mov	r0, r5
   82cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cc0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   82cc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   82cc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   82cca:	6663      	str	r3, [r4, #100]	; 0x64
   82ccc:	6823      	ldr	r3, [r4, #0]
   82cce:	81a2      	strh	r2, [r4, #12]
   82cd0:	6962      	ldr	r2, [r4, #20]
   82cd2:	1b9e      	subs	r6, r3, r6
   82cd4:	4296      	cmp	r6, r2
   82cd6:	dbe2      	blt.n	82c9e <__swbuf_r+0x32>
   82cd8:	4638      	mov	r0, r7
   82cda:	4621      	mov	r1, r4
   82cdc:	f000 f930 	bl	82f40 <_fflush_r>
   82ce0:	b940      	cbnz	r0, 82cf4 <__swbuf_r+0x88>
   82ce2:	6823      	ldr	r3, [r4, #0]
   82ce4:	2601      	movs	r6, #1
   82ce6:	e7db      	b.n	82ca0 <__swbuf_r+0x34>
   82ce8:	4638      	mov	r0, r7
   82cea:	4621      	mov	r1, r4
   82cec:	f000 f928 	bl	82f40 <_fflush_r>
   82cf0:	2800      	cmp	r0, #0
   82cf2:	d0e3      	beq.n	82cbc <__swbuf_r+0x50>
   82cf4:	f04f 30ff 	mov.w	r0, #4294967295
   82cf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cfa:	4638      	mov	r0, r7
   82cfc:	4621      	mov	r1, r4
   82cfe:	f000 f809 	bl	82d14 <__swsetup_r>
   82d02:	2800      	cmp	r0, #0
   82d04:	d1f6      	bne.n	82cf4 <__swbuf_r+0x88>
   82d06:	89a2      	ldrh	r2, [r4, #12]
   82d08:	6926      	ldr	r6, [r4, #16]
   82d0a:	b293      	uxth	r3, r2
   82d0c:	e7bf      	b.n	82c8e <__swbuf_r+0x22>
   82d0e:	f000 f933 	bl	82f78 <__sinit>
   82d12:	e7b3      	b.n	82c7c <__swbuf_r+0x10>

00082d14 <__swsetup_r>:
   82d14:	4b2f      	ldr	r3, [pc, #188]	; (82dd4 <__swsetup_r+0xc0>)
   82d16:	b570      	push	{r4, r5, r6, lr}
   82d18:	4606      	mov	r6, r0
   82d1a:	6818      	ldr	r0, [r3, #0]
   82d1c:	460c      	mov	r4, r1
   82d1e:	b110      	cbz	r0, 82d26 <__swsetup_r+0x12>
   82d20:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82d22:	2a00      	cmp	r2, #0
   82d24:	d036      	beq.n	82d94 <__swsetup_r+0x80>
   82d26:	89a5      	ldrh	r5, [r4, #12]
   82d28:	b2ab      	uxth	r3, r5
   82d2a:	0719      	lsls	r1, r3, #28
   82d2c:	d50c      	bpl.n	82d48 <__swsetup_r+0x34>
   82d2e:	6922      	ldr	r2, [r4, #16]
   82d30:	b1aa      	cbz	r2, 82d5e <__swsetup_r+0x4a>
   82d32:	f013 0101 	ands.w	r1, r3, #1
   82d36:	d01e      	beq.n	82d76 <__swsetup_r+0x62>
   82d38:	6963      	ldr	r3, [r4, #20]
   82d3a:	2100      	movs	r1, #0
   82d3c:	425b      	negs	r3, r3
   82d3e:	61a3      	str	r3, [r4, #24]
   82d40:	60a1      	str	r1, [r4, #8]
   82d42:	b1f2      	cbz	r2, 82d82 <__swsetup_r+0x6e>
   82d44:	2000      	movs	r0, #0
   82d46:	bd70      	pop	{r4, r5, r6, pc}
   82d48:	06da      	lsls	r2, r3, #27
   82d4a:	d53a      	bpl.n	82dc2 <__swsetup_r+0xae>
   82d4c:	075b      	lsls	r3, r3, #29
   82d4e:	d424      	bmi.n	82d9a <__swsetup_r+0x86>
   82d50:	6922      	ldr	r2, [r4, #16]
   82d52:	f045 0308 	orr.w	r3, r5, #8
   82d56:	81a3      	strh	r3, [r4, #12]
   82d58:	b29b      	uxth	r3, r3
   82d5a:	2a00      	cmp	r2, #0
   82d5c:	d1e9      	bne.n	82d32 <__swsetup_r+0x1e>
   82d5e:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82d62:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82d66:	d0e4      	beq.n	82d32 <__swsetup_r+0x1e>
   82d68:	4630      	mov	r0, r6
   82d6a:	4621      	mov	r1, r4
   82d6c:	f000 fcce 	bl	8370c <__smakebuf_r>
   82d70:	89a3      	ldrh	r3, [r4, #12]
   82d72:	6922      	ldr	r2, [r4, #16]
   82d74:	e7dd      	b.n	82d32 <__swsetup_r+0x1e>
   82d76:	0798      	lsls	r0, r3, #30
   82d78:	bf58      	it	pl
   82d7a:	6961      	ldrpl	r1, [r4, #20]
   82d7c:	60a1      	str	r1, [r4, #8]
   82d7e:	2a00      	cmp	r2, #0
   82d80:	d1e0      	bne.n	82d44 <__swsetup_r+0x30>
   82d82:	89a3      	ldrh	r3, [r4, #12]
   82d84:	061a      	lsls	r2, r3, #24
   82d86:	d5dd      	bpl.n	82d44 <__swsetup_r+0x30>
   82d88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d8c:	81a3      	strh	r3, [r4, #12]
   82d8e:	f04f 30ff 	mov.w	r0, #4294967295
   82d92:	bd70      	pop	{r4, r5, r6, pc}
   82d94:	f000 f8f0 	bl	82f78 <__sinit>
   82d98:	e7c5      	b.n	82d26 <__swsetup_r+0x12>
   82d9a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82d9c:	b149      	cbz	r1, 82db2 <__swsetup_r+0x9e>
   82d9e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82da2:	4299      	cmp	r1, r3
   82da4:	d003      	beq.n	82dae <__swsetup_r+0x9a>
   82da6:	4630      	mov	r0, r6
   82da8:	f000 fa2a 	bl	83200 <_free_r>
   82dac:	89a5      	ldrh	r5, [r4, #12]
   82dae:	2300      	movs	r3, #0
   82db0:	6323      	str	r3, [r4, #48]	; 0x30
   82db2:	6922      	ldr	r2, [r4, #16]
   82db4:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   82db8:	2100      	movs	r1, #0
   82dba:	b2ad      	uxth	r5, r5
   82dbc:	6022      	str	r2, [r4, #0]
   82dbe:	6061      	str	r1, [r4, #4]
   82dc0:	e7c7      	b.n	82d52 <__swsetup_r+0x3e>
   82dc2:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   82dc6:	2309      	movs	r3, #9
   82dc8:	6033      	str	r3, [r6, #0]
   82dca:	f04f 30ff 	mov.w	r0, #4294967295
   82dce:	81a5      	strh	r5, [r4, #12]
   82dd0:	bd70      	pop	{r4, r5, r6, pc}
   82dd2:	bf00      	nop
   82dd4:	20070568 	.word	0x20070568

00082dd8 <register_fini>:
   82dd8:	4b02      	ldr	r3, [pc, #8]	; (82de4 <register_fini+0xc>)
   82dda:	b113      	cbz	r3, 82de2 <register_fini+0xa>
   82ddc:	4802      	ldr	r0, [pc, #8]	; (82de8 <register_fini+0x10>)
   82dde:	f000 b805 	b.w	82dec <atexit>
   82de2:	4770      	bx	lr
   82de4:	00000000 	.word	0x00000000
   82de8:	00083075 	.word	0x00083075

00082dec <atexit>:
   82dec:	4601      	mov	r1, r0
   82dee:	2000      	movs	r0, #0
   82df0:	4602      	mov	r2, r0
   82df2:	4603      	mov	r3, r0
   82df4:	f001 bb76 	b.w	844e4 <__register_exitproc>

00082df8 <__sflush_r>:
   82df8:	898b      	ldrh	r3, [r1, #12]
   82dfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82dfe:	b29a      	uxth	r2, r3
   82e00:	460d      	mov	r5, r1
   82e02:	0711      	lsls	r1, r2, #28
   82e04:	4680      	mov	r8, r0
   82e06:	d43c      	bmi.n	82e82 <__sflush_r+0x8a>
   82e08:	686a      	ldr	r2, [r5, #4]
   82e0a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82e0e:	2a00      	cmp	r2, #0
   82e10:	81ab      	strh	r3, [r5, #12]
   82e12:	dd59      	ble.n	82ec8 <__sflush_r+0xd0>
   82e14:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82e16:	2c00      	cmp	r4, #0
   82e18:	d04b      	beq.n	82eb2 <__sflush_r+0xba>
   82e1a:	b29b      	uxth	r3, r3
   82e1c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82e20:	2100      	movs	r1, #0
   82e22:	b292      	uxth	r2, r2
   82e24:	f8d8 6000 	ldr.w	r6, [r8]
   82e28:	f8c8 1000 	str.w	r1, [r8]
   82e2c:	2a00      	cmp	r2, #0
   82e2e:	d04f      	beq.n	82ed0 <__sflush_r+0xd8>
   82e30:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82e32:	075f      	lsls	r7, r3, #29
   82e34:	d505      	bpl.n	82e42 <__sflush_r+0x4a>
   82e36:	6869      	ldr	r1, [r5, #4]
   82e38:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82e3a:	1a52      	subs	r2, r2, r1
   82e3c:	b10b      	cbz	r3, 82e42 <__sflush_r+0x4a>
   82e3e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82e40:	1ad2      	subs	r2, r2, r3
   82e42:	4640      	mov	r0, r8
   82e44:	69e9      	ldr	r1, [r5, #28]
   82e46:	2300      	movs	r3, #0
   82e48:	47a0      	blx	r4
   82e4a:	1c44      	adds	r4, r0, #1
   82e4c:	d04a      	beq.n	82ee4 <__sflush_r+0xec>
   82e4e:	89ab      	ldrh	r3, [r5, #12]
   82e50:	692a      	ldr	r2, [r5, #16]
   82e52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82e56:	b29b      	uxth	r3, r3
   82e58:	2100      	movs	r1, #0
   82e5a:	602a      	str	r2, [r5, #0]
   82e5c:	04da      	lsls	r2, r3, #19
   82e5e:	81ab      	strh	r3, [r5, #12]
   82e60:	6069      	str	r1, [r5, #4]
   82e62:	d44c      	bmi.n	82efe <__sflush_r+0x106>
   82e64:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82e66:	f8c8 6000 	str.w	r6, [r8]
   82e6a:	b311      	cbz	r1, 82eb2 <__sflush_r+0xba>
   82e6c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82e70:	4299      	cmp	r1, r3
   82e72:	d002      	beq.n	82e7a <__sflush_r+0x82>
   82e74:	4640      	mov	r0, r8
   82e76:	f000 f9c3 	bl	83200 <_free_r>
   82e7a:	2000      	movs	r0, #0
   82e7c:	6328      	str	r0, [r5, #48]	; 0x30
   82e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e82:	692e      	ldr	r6, [r5, #16]
   82e84:	b1ae      	cbz	r6, 82eb2 <__sflush_r+0xba>
   82e86:	0791      	lsls	r1, r2, #30
   82e88:	682c      	ldr	r4, [r5, #0]
   82e8a:	bf0c      	ite	eq
   82e8c:	696b      	ldreq	r3, [r5, #20]
   82e8e:	2300      	movne	r3, #0
   82e90:	602e      	str	r6, [r5, #0]
   82e92:	1ba4      	subs	r4, r4, r6
   82e94:	60ab      	str	r3, [r5, #8]
   82e96:	e00a      	b.n	82eae <__sflush_r+0xb6>
   82e98:	4632      	mov	r2, r6
   82e9a:	4623      	mov	r3, r4
   82e9c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82e9e:	4640      	mov	r0, r8
   82ea0:	69e9      	ldr	r1, [r5, #28]
   82ea2:	47b8      	blx	r7
   82ea4:	2800      	cmp	r0, #0
   82ea6:	ebc0 0404 	rsb	r4, r0, r4
   82eaa:	4406      	add	r6, r0
   82eac:	dd04      	ble.n	82eb8 <__sflush_r+0xc0>
   82eae:	2c00      	cmp	r4, #0
   82eb0:	dcf2      	bgt.n	82e98 <__sflush_r+0xa0>
   82eb2:	2000      	movs	r0, #0
   82eb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82eb8:	89ab      	ldrh	r3, [r5, #12]
   82eba:	f04f 30ff 	mov.w	r0, #4294967295
   82ebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ec2:	81ab      	strh	r3, [r5, #12]
   82ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ec8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82eca:	2a00      	cmp	r2, #0
   82ecc:	dca2      	bgt.n	82e14 <__sflush_r+0x1c>
   82ece:	e7f0      	b.n	82eb2 <__sflush_r+0xba>
   82ed0:	2301      	movs	r3, #1
   82ed2:	4640      	mov	r0, r8
   82ed4:	69e9      	ldr	r1, [r5, #28]
   82ed6:	47a0      	blx	r4
   82ed8:	1c43      	adds	r3, r0, #1
   82eda:	4602      	mov	r2, r0
   82edc:	d01e      	beq.n	82f1c <__sflush_r+0x124>
   82ede:	89ab      	ldrh	r3, [r5, #12]
   82ee0:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82ee2:	e7a6      	b.n	82e32 <__sflush_r+0x3a>
   82ee4:	f8d8 3000 	ldr.w	r3, [r8]
   82ee8:	b95b      	cbnz	r3, 82f02 <__sflush_r+0x10a>
   82eea:	89aa      	ldrh	r2, [r5, #12]
   82eec:	6929      	ldr	r1, [r5, #16]
   82eee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82ef2:	b292      	uxth	r2, r2
   82ef4:	606b      	str	r3, [r5, #4]
   82ef6:	04d3      	lsls	r3, r2, #19
   82ef8:	81aa      	strh	r2, [r5, #12]
   82efa:	6029      	str	r1, [r5, #0]
   82efc:	d5b2      	bpl.n	82e64 <__sflush_r+0x6c>
   82efe:	6528      	str	r0, [r5, #80]	; 0x50
   82f00:	e7b0      	b.n	82e64 <__sflush_r+0x6c>
   82f02:	2b1d      	cmp	r3, #29
   82f04:	d001      	beq.n	82f0a <__sflush_r+0x112>
   82f06:	2b16      	cmp	r3, #22
   82f08:	d113      	bne.n	82f32 <__sflush_r+0x13a>
   82f0a:	89a9      	ldrh	r1, [r5, #12]
   82f0c:	692b      	ldr	r3, [r5, #16]
   82f0e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82f12:	2200      	movs	r2, #0
   82f14:	81a9      	strh	r1, [r5, #12]
   82f16:	602b      	str	r3, [r5, #0]
   82f18:	606a      	str	r2, [r5, #4]
   82f1a:	e7a3      	b.n	82e64 <__sflush_r+0x6c>
   82f1c:	f8d8 3000 	ldr.w	r3, [r8]
   82f20:	2b00      	cmp	r3, #0
   82f22:	d0dc      	beq.n	82ede <__sflush_r+0xe6>
   82f24:	2b1d      	cmp	r3, #29
   82f26:	d001      	beq.n	82f2c <__sflush_r+0x134>
   82f28:	2b16      	cmp	r3, #22
   82f2a:	d1c5      	bne.n	82eb8 <__sflush_r+0xc0>
   82f2c:	f8c8 6000 	str.w	r6, [r8]
   82f30:	e7bf      	b.n	82eb2 <__sflush_r+0xba>
   82f32:	89ab      	ldrh	r3, [r5, #12]
   82f34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82f38:	81ab      	strh	r3, [r5, #12]
   82f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82f3e:	bf00      	nop

00082f40 <_fflush_r>:
   82f40:	b510      	push	{r4, lr}
   82f42:	4604      	mov	r4, r0
   82f44:	b082      	sub	sp, #8
   82f46:	b108      	cbz	r0, 82f4c <_fflush_r+0xc>
   82f48:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82f4a:	b153      	cbz	r3, 82f62 <_fflush_r+0x22>
   82f4c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82f50:	b908      	cbnz	r0, 82f56 <_fflush_r+0x16>
   82f52:	b002      	add	sp, #8
   82f54:	bd10      	pop	{r4, pc}
   82f56:	4620      	mov	r0, r4
   82f58:	b002      	add	sp, #8
   82f5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82f5e:	f7ff bf4b 	b.w	82df8 <__sflush_r>
   82f62:	9101      	str	r1, [sp, #4]
   82f64:	f000 f808 	bl	82f78 <__sinit>
   82f68:	9901      	ldr	r1, [sp, #4]
   82f6a:	e7ef      	b.n	82f4c <_fflush_r+0xc>

00082f6c <_cleanup_r>:
   82f6c:	4901      	ldr	r1, [pc, #4]	; (82f74 <_cleanup_r+0x8>)
   82f6e:	f000 bb9f 	b.w	836b0 <_fwalk>
   82f72:	bf00      	nop
   82f74:	00084631 	.word	0x00084631

00082f78 <__sinit>:
   82f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82f7c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82f7e:	b083      	sub	sp, #12
   82f80:	4607      	mov	r7, r0
   82f82:	2c00      	cmp	r4, #0
   82f84:	d165      	bne.n	83052 <__sinit+0xda>
   82f86:	687d      	ldr	r5, [r7, #4]
   82f88:	4833      	ldr	r0, [pc, #204]	; (83058 <__sinit+0xe0>)
   82f8a:	2304      	movs	r3, #4
   82f8c:	2103      	movs	r1, #3
   82f8e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82f92:	63f8      	str	r0, [r7, #60]	; 0x3c
   82f94:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   82f98:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82f9c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82fa0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82fa4:	81ab      	strh	r3, [r5, #12]
   82fa6:	602c      	str	r4, [r5, #0]
   82fa8:	606c      	str	r4, [r5, #4]
   82faa:	60ac      	str	r4, [r5, #8]
   82fac:	666c      	str	r4, [r5, #100]	; 0x64
   82fae:	81ec      	strh	r4, [r5, #14]
   82fb0:	612c      	str	r4, [r5, #16]
   82fb2:	616c      	str	r4, [r5, #20]
   82fb4:	61ac      	str	r4, [r5, #24]
   82fb6:	4621      	mov	r1, r4
   82fb8:	2208      	movs	r2, #8
   82fba:	f7fe fee1 	bl	81d80 <memset>
   82fbe:	f8df b09c 	ldr.w	fp, [pc, #156]	; 8305c <__sinit+0xe4>
   82fc2:	68be      	ldr	r6, [r7, #8]
   82fc4:	f8df a098 	ldr.w	sl, [pc, #152]	; 83060 <__sinit+0xe8>
   82fc8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83064 <__sinit+0xec>
   82fcc:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83068 <__sinit+0xf0>
   82fd0:	2301      	movs	r3, #1
   82fd2:	2209      	movs	r2, #9
   82fd4:	61ed      	str	r5, [r5, #28]
   82fd6:	f8c5 b020 	str.w	fp, [r5, #32]
   82fda:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82fde:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82fe2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82fe6:	4621      	mov	r1, r4
   82fe8:	81f3      	strh	r3, [r6, #14]
   82fea:	81b2      	strh	r2, [r6, #12]
   82fec:	6034      	str	r4, [r6, #0]
   82fee:	6074      	str	r4, [r6, #4]
   82ff0:	60b4      	str	r4, [r6, #8]
   82ff2:	6674      	str	r4, [r6, #100]	; 0x64
   82ff4:	6134      	str	r4, [r6, #16]
   82ff6:	6174      	str	r4, [r6, #20]
   82ff8:	61b4      	str	r4, [r6, #24]
   82ffa:	2208      	movs	r2, #8
   82ffc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83000:	9301      	str	r3, [sp, #4]
   83002:	f7fe febd 	bl	81d80 <memset>
   83006:	68fd      	ldr	r5, [r7, #12]
   83008:	2012      	movs	r0, #18
   8300a:	2202      	movs	r2, #2
   8300c:	61f6      	str	r6, [r6, #28]
   8300e:	f8c6 b020 	str.w	fp, [r6, #32]
   83012:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   83016:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   8301a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   8301e:	4621      	mov	r1, r4
   83020:	81a8      	strh	r0, [r5, #12]
   83022:	81ea      	strh	r2, [r5, #14]
   83024:	602c      	str	r4, [r5, #0]
   83026:	606c      	str	r4, [r5, #4]
   83028:	60ac      	str	r4, [r5, #8]
   8302a:	666c      	str	r4, [r5, #100]	; 0x64
   8302c:	612c      	str	r4, [r5, #16]
   8302e:	616c      	str	r4, [r5, #20]
   83030:	61ac      	str	r4, [r5, #24]
   83032:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83036:	2208      	movs	r2, #8
   83038:	f7fe fea2 	bl	81d80 <memset>
   8303c:	9b01      	ldr	r3, [sp, #4]
   8303e:	61ed      	str	r5, [r5, #28]
   83040:	f8c5 b020 	str.w	fp, [r5, #32]
   83044:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83048:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8304c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83050:	63bb      	str	r3, [r7, #56]	; 0x38
   83052:	b003      	add	sp, #12
   83054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83058:	00082f6d 	.word	0x00082f6d
   8305c:	0008436d 	.word	0x0008436d
   83060:	00084391 	.word	0x00084391
   83064:	000843c9 	.word	0x000843c9
   83068:	000843e9 	.word	0x000843e9

0008306c <__sfp_lock_acquire>:
   8306c:	4770      	bx	lr
   8306e:	bf00      	nop

00083070 <__sfp_lock_release>:
   83070:	4770      	bx	lr
   83072:	bf00      	nop

00083074 <__libc_fini_array>:
   83074:	b538      	push	{r3, r4, r5, lr}
   83076:	4d09      	ldr	r5, [pc, #36]	; (8309c <__libc_fini_array+0x28>)
   83078:	4c09      	ldr	r4, [pc, #36]	; (830a0 <__libc_fini_array+0x2c>)
   8307a:	1b64      	subs	r4, r4, r5
   8307c:	10a4      	asrs	r4, r4, #2
   8307e:	bf18      	it	ne
   83080:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83084:	d005      	beq.n	83092 <__libc_fini_array+0x1e>
   83086:	3c01      	subs	r4, #1
   83088:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8308c:	4798      	blx	r3
   8308e:	2c00      	cmp	r4, #0
   83090:	d1f9      	bne.n	83086 <__libc_fini_array+0x12>
   83092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83096:	f001 bb67 	b.w	84768 <_fini>
   8309a:	bf00      	nop
   8309c:	00084774 	.word	0x00084774
   830a0:	00084778 	.word	0x00084778

000830a4 <_fputwc_r>:
   830a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   830a8:	8993      	ldrh	r3, [r2, #12]
   830aa:	460f      	mov	r7, r1
   830ac:	0499      	lsls	r1, r3, #18
   830ae:	b082      	sub	sp, #8
   830b0:	4614      	mov	r4, r2
   830b2:	4680      	mov	r8, r0
   830b4:	d406      	bmi.n	830c4 <_fputwc_r+0x20>
   830b6:	6e52      	ldr	r2, [r2, #100]	; 0x64
   830b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   830bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   830c0:	81a3      	strh	r3, [r4, #12]
   830c2:	6662      	str	r2, [r4, #100]	; 0x64
   830c4:	f000 fb1c 	bl	83700 <__locale_mb_cur_max>
   830c8:	2801      	cmp	r0, #1
   830ca:	d03e      	beq.n	8314a <_fputwc_r+0xa6>
   830cc:	463a      	mov	r2, r7
   830ce:	4640      	mov	r0, r8
   830d0:	a901      	add	r1, sp, #4
   830d2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   830d6:	f001 f9bb 	bl	84450 <_wcrtomb_r>
   830da:	1c42      	adds	r2, r0, #1
   830dc:	4606      	mov	r6, r0
   830de:	d02d      	beq.n	8313c <_fputwc_r+0x98>
   830e0:	2800      	cmp	r0, #0
   830e2:	d03a      	beq.n	8315a <_fputwc_r+0xb6>
   830e4:	f89d 1004 	ldrb.w	r1, [sp, #4]
   830e8:	2500      	movs	r5, #0
   830ea:	e009      	b.n	83100 <_fputwc_r+0x5c>
   830ec:	6823      	ldr	r3, [r4, #0]
   830ee:	7019      	strb	r1, [r3, #0]
   830f0:	6823      	ldr	r3, [r4, #0]
   830f2:	3301      	adds	r3, #1
   830f4:	6023      	str	r3, [r4, #0]
   830f6:	3501      	adds	r5, #1
   830f8:	42b5      	cmp	r5, r6
   830fa:	d22e      	bcs.n	8315a <_fputwc_r+0xb6>
   830fc:	ab01      	add	r3, sp, #4
   830fe:	5ce9      	ldrb	r1, [r5, r3]
   83100:	68a3      	ldr	r3, [r4, #8]
   83102:	3b01      	subs	r3, #1
   83104:	2b00      	cmp	r3, #0
   83106:	60a3      	str	r3, [r4, #8]
   83108:	daf0      	bge.n	830ec <_fputwc_r+0x48>
   8310a:	69a2      	ldr	r2, [r4, #24]
   8310c:	4293      	cmp	r3, r2
   8310e:	db06      	blt.n	8311e <_fputwc_r+0x7a>
   83110:	6823      	ldr	r3, [r4, #0]
   83112:	7019      	strb	r1, [r3, #0]
   83114:	6823      	ldr	r3, [r4, #0]
   83116:	7819      	ldrb	r1, [r3, #0]
   83118:	3301      	adds	r3, #1
   8311a:	290a      	cmp	r1, #10
   8311c:	d1ea      	bne.n	830f4 <_fputwc_r+0x50>
   8311e:	4640      	mov	r0, r8
   83120:	4622      	mov	r2, r4
   83122:	f7ff fda3 	bl	82c6c <__swbuf_r>
   83126:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   8312a:	4258      	negs	r0, r3
   8312c:	4158      	adcs	r0, r3
   8312e:	2800      	cmp	r0, #0
   83130:	d0e1      	beq.n	830f6 <_fputwc_r+0x52>
   83132:	f04f 30ff 	mov.w	r0, #4294967295
   83136:	b002      	add	sp, #8
   83138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8313c:	89a3      	ldrh	r3, [r4, #12]
   8313e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83142:	81a3      	strh	r3, [r4, #12]
   83144:	b002      	add	sp, #8
   83146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8314a:	1e7b      	subs	r3, r7, #1
   8314c:	2bfe      	cmp	r3, #254	; 0xfe
   8314e:	d8bd      	bhi.n	830cc <_fputwc_r+0x28>
   83150:	b2f9      	uxtb	r1, r7
   83152:	4606      	mov	r6, r0
   83154:	f88d 1004 	strb.w	r1, [sp, #4]
   83158:	e7c6      	b.n	830e8 <_fputwc_r+0x44>
   8315a:	4638      	mov	r0, r7
   8315c:	b002      	add	sp, #8
   8315e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83162:	bf00      	nop

00083164 <_malloc_trim_r>:
   83164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83166:	4d23      	ldr	r5, [pc, #140]	; (831f4 <_malloc_trim_r+0x90>)
   83168:	460f      	mov	r7, r1
   8316a:	4604      	mov	r4, r0
   8316c:	f000 ff08 	bl	83f80 <__malloc_lock>
   83170:	68ab      	ldr	r3, [r5, #8]
   83172:	685e      	ldr	r6, [r3, #4]
   83174:	f026 0603 	bic.w	r6, r6, #3
   83178:	1bf1      	subs	r1, r6, r7
   8317a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   8317e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83182:	f021 010f 	bic.w	r1, r1, #15
   83186:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8318a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   8318e:	db07      	blt.n	831a0 <_malloc_trim_r+0x3c>
   83190:	4620      	mov	r0, r4
   83192:	2100      	movs	r1, #0
   83194:	f001 f8d8 	bl	84348 <_sbrk_r>
   83198:	68ab      	ldr	r3, [r5, #8]
   8319a:	4433      	add	r3, r6
   8319c:	4298      	cmp	r0, r3
   8319e:	d004      	beq.n	831aa <_malloc_trim_r+0x46>
   831a0:	4620      	mov	r0, r4
   831a2:	f000 feef 	bl	83f84 <__malloc_unlock>
   831a6:	2000      	movs	r0, #0
   831a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831aa:	4620      	mov	r0, r4
   831ac:	4279      	negs	r1, r7
   831ae:	f001 f8cb 	bl	84348 <_sbrk_r>
   831b2:	3001      	adds	r0, #1
   831b4:	d00d      	beq.n	831d2 <_malloc_trim_r+0x6e>
   831b6:	4b10      	ldr	r3, [pc, #64]	; (831f8 <_malloc_trim_r+0x94>)
   831b8:	68aa      	ldr	r2, [r5, #8]
   831ba:	6819      	ldr	r1, [r3, #0]
   831bc:	1bf6      	subs	r6, r6, r7
   831be:	f046 0601 	orr.w	r6, r6, #1
   831c2:	4620      	mov	r0, r4
   831c4:	1bc9      	subs	r1, r1, r7
   831c6:	6056      	str	r6, [r2, #4]
   831c8:	6019      	str	r1, [r3, #0]
   831ca:	f000 fedb 	bl	83f84 <__malloc_unlock>
   831ce:	2001      	movs	r0, #1
   831d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   831d2:	4620      	mov	r0, r4
   831d4:	2100      	movs	r1, #0
   831d6:	f001 f8b7 	bl	84348 <_sbrk_r>
   831da:	68ab      	ldr	r3, [r5, #8]
   831dc:	1ac2      	subs	r2, r0, r3
   831de:	2a0f      	cmp	r2, #15
   831e0:	ddde      	ble.n	831a0 <_malloc_trim_r+0x3c>
   831e2:	4d06      	ldr	r5, [pc, #24]	; (831fc <_malloc_trim_r+0x98>)
   831e4:	4904      	ldr	r1, [pc, #16]	; (831f8 <_malloc_trim_r+0x94>)
   831e6:	682d      	ldr	r5, [r5, #0]
   831e8:	f042 0201 	orr.w	r2, r2, #1
   831ec:	1b40      	subs	r0, r0, r5
   831ee:	605a      	str	r2, [r3, #4]
   831f0:	6008      	str	r0, [r1, #0]
   831f2:	e7d5      	b.n	831a0 <_malloc_trim_r+0x3c>
   831f4:	20070590 	.word	0x20070590
   831f8:	20070a50 	.word	0x20070a50
   831fc:	2007099c 	.word	0x2007099c

00083200 <_free_r>:
   83200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83204:	460d      	mov	r5, r1
   83206:	4606      	mov	r6, r0
   83208:	2900      	cmp	r1, #0
   8320a:	d055      	beq.n	832b8 <_free_r+0xb8>
   8320c:	f000 feb8 	bl	83f80 <__malloc_lock>
   83210:	f855 1c04 	ldr.w	r1, [r5, #-4]
   83214:	f8df c170 	ldr.w	ip, [pc, #368]	; 83388 <_free_r+0x188>
   83218:	f1a5 0408 	sub.w	r4, r5, #8
   8321c:	f021 0301 	bic.w	r3, r1, #1
   83220:	18e2      	adds	r2, r4, r3
   83222:	f8dc 0008 	ldr.w	r0, [ip, #8]
   83226:	6857      	ldr	r7, [r2, #4]
   83228:	4290      	cmp	r0, r2
   8322a:	f027 0703 	bic.w	r7, r7, #3
   8322e:	d068      	beq.n	83302 <_free_r+0x102>
   83230:	f011 0101 	ands.w	r1, r1, #1
   83234:	6057      	str	r7, [r2, #4]
   83236:	d032      	beq.n	8329e <_free_r+0x9e>
   83238:	2100      	movs	r1, #0
   8323a:	19d0      	adds	r0, r2, r7
   8323c:	6840      	ldr	r0, [r0, #4]
   8323e:	07c0      	lsls	r0, r0, #31
   83240:	d406      	bmi.n	83250 <_free_r+0x50>
   83242:	443b      	add	r3, r7
   83244:	6890      	ldr	r0, [r2, #8]
   83246:	2900      	cmp	r1, #0
   83248:	d04d      	beq.n	832e6 <_free_r+0xe6>
   8324a:	68d2      	ldr	r2, [r2, #12]
   8324c:	60c2      	str	r2, [r0, #12]
   8324e:	6090      	str	r0, [r2, #8]
   83250:	f043 0201 	orr.w	r2, r3, #1
   83254:	6062      	str	r2, [r4, #4]
   83256:	50e3      	str	r3, [r4, r3]
   83258:	b9e1      	cbnz	r1, 83294 <_free_r+0x94>
   8325a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8325e:	d32d      	bcc.n	832bc <_free_r+0xbc>
   83260:	0a5a      	lsrs	r2, r3, #9
   83262:	2a04      	cmp	r2, #4
   83264:	d869      	bhi.n	8333a <_free_r+0x13a>
   83266:	0998      	lsrs	r0, r3, #6
   83268:	3038      	adds	r0, #56	; 0x38
   8326a:	0041      	lsls	r1, r0, #1
   8326c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83270:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83274:	4944      	ldr	r1, [pc, #272]	; (83388 <_free_r+0x188>)
   83276:	4562      	cmp	r2, ip
   83278:	d065      	beq.n	83346 <_free_r+0x146>
   8327a:	6851      	ldr	r1, [r2, #4]
   8327c:	f021 0103 	bic.w	r1, r1, #3
   83280:	428b      	cmp	r3, r1
   83282:	d202      	bcs.n	8328a <_free_r+0x8a>
   83284:	6892      	ldr	r2, [r2, #8]
   83286:	4594      	cmp	ip, r2
   83288:	d1f7      	bne.n	8327a <_free_r+0x7a>
   8328a:	68d3      	ldr	r3, [r2, #12]
   8328c:	60e3      	str	r3, [r4, #12]
   8328e:	60a2      	str	r2, [r4, #8]
   83290:	609c      	str	r4, [r3, #8]
   83292:	60d4      	str	r4, [r2, #12]
   83294:	4630      	mov	r0, r6
   83296:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8329a:	f000 be73 	b.w	83f84 <__malloc_unlock>
   8329e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   832a2:	f10c 0808 	add.w	r8, ip, #8
   832a6:	1b64      	subs	r4, r4, r5
   832a8:	68a0      	ldr	r0, [r4, #8]
   832aa:	442b      	add	r3, r5
   832ac:	4540      	cmp	r0, r8
   832ae:	d042      	beq.n	83336 <_free_r+0x136>
   832b0:	68e5      	ldr	r5, [r4, #12]
   832b2:	60c5      	str	r5, [r0, #12]
   832b4:	60a8      	str	r0, [r5, #8]
   832b6:	e7c0      	b.n	8323a <_free_r+0x3a>
   832b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   832bc:	08db      	lsrs	r3, r3, #3
   832be:	109a      	asrs	r2, r3, #2
   832c0:	2001      	movs	r0, #1
   832c2:	4090      	lsls	r0, r2
   832c4:	f8dc 1004 	ldr.w	r1, [ip, #4]
   832c8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   832cc:	689a      	ldr	r2, [r3, #8]
   832ce:	4301      	orrs	r1, r0
   832d0:	60a2      	str	r2, [r4, #8]
   832d2:	60e3      	str	r3, [r4, #12]
   832d4:	f8cc 1004 	str.w	r1, [ip, #4]
   832d8:	4630      	mov	r0, r6
   832da:	609c      	str	r4, [r3, #8]
   832dc:	60d4      	str	r4, [r2, #12]
   832de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   832e2:	f000 be4f 	b.w	83f84 <__malloc_unlock>
   832e6:	4d29      	ldr	r5, [pc, #164]	; (8338c <_free_r+0x18c>)
   832e8:	42a8      	cmp	r0, r5
   832ea:	d1ae      	bne.n	8324a <_free_r+0x4a>
   832ec:	f043 0201 	orr.w	r2, r3, #1
   832f0:	f8cc 4014 	str.w	r4, [ip, #20]
   832f4:	f8cc 4010 	str.w	r4, [ip, #16]
   832f8:	60e0      	str	r0, [r4, #12]
   832fa:	60a0      	str	r0, [r4, #8]
   832fc:	6062      	str	r2, [r4, #4]
   832fe:	50e3      	str	r3, [r4, r3]
   83300:	e7c8      	b.n	83294 <_free_r+0x94>
   83302:	441f      	add	r7, r3
   83304:	07cb      	lsls	r3, r1, #31
   83306:	d407      	bmi.n	83318 <_free_r+0x118>
   83308:	f855 1c08 	ldr.w	r1, [r5, #-8]
   8330c:	1a64      	subs	r4, r4, r1
   8330e:	68e3      	ldr	r3, [r4, #12]
   83310:	68a2      	ldr	r2, [r4, #8]
   83312:	440f      	add	r7, r1
   83314:	60d3      	str	r3, [r2, #12]
   83316:	609a      	str	r2, [r3, #8]
   83318:	4b1d      	ldr	r3, [pc, #116]	; (83390 <_free_r+0x190>)
   8331a:	f047 0201 	orr.w	r2, r7, #1
   8331e:	681b      	ldr	r3, [r3, #0]
   83320:	6062      	str	r2, [r4, #4]
   83322:	429f      	cmp	r7, r3
   83324:	f8cc 4008 	str.w	r4, [ip, #8]
   83328:	d3b4      	bcc.n	83294 <_free_r+0x94>
   8332a:	4b1a      	ldr	r3, [pc, #104]	; (83394 <_free_r+0x194>)
   8332c:	4630      	mov	r0, r6
   8332e:	6819      	ldr	r1, [r3, #0]
   83330:	f7ff ff18 	bl	83164 <_malloc_trim_r>
   83334:	e7ae      	b.n	83294 <_free_r+0x94>
   83336:	2101      	movs	r1, #1
   83338:	e77f      	b.n	8323a <_free_r+0x3a>
   8333a:	2a14      	cmp	r2, #20
   8333c:	d80b      	bhi.n	83356 <_free_r+0x156>
   8333e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   83342:	0041      	lsls	r1, r0, #1
   83344:	e792      	b.n	8326c <_free_r+0x6c>
   83346:	1080      	asrs	r0, r0, #2
   83348:	2501      	movs	r5, #1
   8334a:	4085      	lsls	r5, r0
   8334c:	6848      	ldr	r0, [r1, #4]
   8334e:	4613      	mov	r3, r2
   83350:	4328      	orrs	r0, r5
   83352:	6048      	str	r0, [r1, #4]
   83354:	e79a      	b.n	8328c <_free_r+0x8c>
   83356:	2a54      	cmp	r2, #84	; 0x54
   83358:	d803      	bhi.n	83362 <_free_r+0x162>
   8335a:	0b18      	lsrs	r0, r3, #12
   8335c:	306e      	adds	r0, #110	; 0x6e
   8335e:	0041      	lsls	r1, r0, #1
   83360:	e784      	b.n	8326c <_free_r+0x6c>
   83362:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83366:	d803      	bhi.n	83370 <_free_r+0x170>
   83368:	0bd8      	lsrs	r0, r3, #15
   8336a:	3077      	adds	r0, #119	; 0x77
   8336c:	0041      	lsls	r1, r0, #1
   8336e:	e77d      	b.n	8326c <_free_r+0x6c>
   83370:	f240 5154 	movw	r1, #1364	; 0x554
   83374:	428a      	cmp	r2, r1
   83376:	d803      	bhi.n	83380 <_free_r+0x180>
   83378:	0c98      	lsrs	r0, r3, #18
   8337a:	307c      	adds	r0, #124	; 0x7c
   8337c:	0041      	lsls	r1, r0, #1
   8337e:	e775      	b.n	8326c <_free_r+0x6c>
   83380:	21fc      	movs	r1, #252	; 0xfc
   83382:	207e      	movs	r0, #126	; 0x7e
   83384:	e772      	b.n	8326c <_free_r+0x6c>
   83386:	bf00      	nop
   83388:	20070590 	.word	0x20070590
   8338c:	20070598 	.word	0x20070598
   83390:	20070998 	.word	0x20070998
   83394:	20070a4c 	.word	0x20070a4c

00083398 <__sfvwrite_r>:
   83398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8339c:	6893      	ldr	r3, [r2, #8]
   8339e:	b083      	sub	sp, #12
   833a0:	4616      	mov	r6, r2
   833a2:	4681      	mov	r9, r0
   833a4:	460c      	mov	r4, r1
   833a6:	b32b      	cbz	r3, 833f4 <__sfvwrite_r+0x5c>
   833a8:	898b      	ldrh	r3, [r1, #12]
   833aa:	0719      	lsls	r1, r3, #28
   833ac:	d526      	bpl.n	833fc <__sfvwrite_r+0x64>
   833ae:	6922      	ldr	r2, [r4, #16]
   833b0:	b322      	cbz	r2, 833fc <__sfvwrite_r+0x64>
   833b2:	f003 0202 	and.w	r2, r3, #2
   833b6:	b292      	uxth	r2, r2
   833b8:	6835      	ldr	r5, [r6, #0]
   833ba:	2a00      	cmp	r2, #0
   833bc:	d02c      	beq.n	83418 <__sfvwrite_r+0x80>
   833be:	f04f 0a00 	mov.w	sl, #0
   833c2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 836ac <__sfvwrite_r+0x314>
   833c6:	46d0      	mov	r8, sl
   833c8:	45d8      	cmp	r8, fp
   833ca:	bf34      	ite	cc
   833cc:	4643      	movcc	r3, r8
   833ce:	465b      	movcs	r3, fp
   833d0:	4652      	mov	r2, sl
   833d2:	4648      	mov	r0, r9
   833d4:	f1b8 0f00 	cmp.w	r8, #0
   833d8:	d04f      	beq.n	8347a <__sfvwrite_r+0xe2>
   833da:	69e1      	ldr	r1, [r4, #28]
   833dc:	6a67      	ldr	r7, [r4, #36]	; 0x24
   833de:	47b8      	blx	r7
   833e0:	2800      	cmp	r0, #0
   833e2:	dd56      	ble.n	83492 <__sfvwrite_r+0xfa>
   833e4:	68b3      	ldr	r3, [r6, #8]
   833e6:	4482      	add	sl, r0
   833e8:	1a1b      	subs	r3, r3, r0
   833ea:	ebc0 0808 	rsb	r8, r0, r8
   833ee:	60b3      	str	r3, [r6, #8]
   833f0:	2b00      	cmp	r3, #0
   833f2:	d1e9      	bne.n	833c8 <__sfvwrite_r+0x30>
   833f4:	2000      	movs	r0, #0
   833f6:	b003      	add	sp, #12
   833f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   833fc:	4648      	mov	r0, r9
   833fe:	4621      	mov	r1, r4
   83400:	f7ff fc88 	bl	82d14 <__swsetup_r>
   83404:	2800      	cmp	r0, #0
   83406:	f040 8148 	bne.w	8369a <__sfvwrite_r+0x302>
   8340a:	89a3      	ldrh	r3, [r4, #12]
   8340c:	6835      	ldr	r5, [r6, #0]
   8340e:	f003 0202 	and.w	r2, r3, #2
   83412:	b292      	uxth	r2, r2
   83414:	2a00      	cmp	r2, #0
   83416:	d1d2      	bne.n	833be <__sfvwrite_r+0x26>
   83418:	f013 0a01 	ands.w	sl, r3, #1
   8341c:	d142      	bne.n	834a4 <__sfvwrite_r+0x10c>
   8341e:	46d0      	mov	r8, sl
   83420:	f1b8 0f00 	cmp.w	r8, #0
   83424:	d023      	beq.n	8346e <__sfvwrite_r+0xd6>
   83426:	059a      	lsls	r2, r3, #22
   83428:	68a7      	ldr	r7, [r4, #8]
   8342a:	d576      	bpl.n	8351a <__sfvwrite_r+0x182>
   8342c:	45b8      	cmp	r8, r7
   8342e:	f0c0 80a4 	bcc.w	8357a <__sfvwrite_r+0x1e2>
   83432:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83436:	f040 80b2 	bne.w	8359e <__sfvwrite_r+0x206>
   8343a:	6820      	ldr	r0, [r4, #0]
   8343c:	46bb      	mov	fp, r7
   8343e:	4651      	mov	r1, sl
   83440:	465a      	mov	r2, fp
   83442:	f000 fd37 	bl	83eb4 <memmove>
   83446:	68a2      	ldr	r2, [r4, #8]
   83448:	6821      	ldr	r1, [r4, #0]
   8344a:	1bd2      	subs	r2, r2, r7
   8344c:	eb01 030b 	add.w	r3, r1, fp
   83450:	60a2      	str	r2, [r4, #8]
   83452:	6023      	str	r3, [r4, #0]
   83454:	4642      	mov	r2, r8
   83456:	68b3      	ldr	r3, [r6, #8]
   83458:	4492      	add	sl, r2
   8345a:	1a9b      	subs	r3, r3, r2
   8345c:	ebc2 0808 	rsb	r8, r2, r8
   83460:	60b3      	str	r3, [r6, #8]
   83462:	2b00      	cmp	r3, #0
   83464:	d0c6      	beq.n	833f4 <__sfvwrite_r+0x5c>
   83466:	89a3      	ldrh	r3, [r4, #12]
   83468:	f1b8 0f00 	cmp.w	r8, #0
   8346c:	d1db      	bne.n	83426 <__sfvwrite_r+0x8e>
   8346e:	f8d5 a000 	ldr.w	sl, [r5]
   83472:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83476:	3508      	adds	r5, #8
   83478:	e7d2      	b.n	83420 <__sfvwrite_r+0x88>
   8347a:	f8d5 a000 	ldr.w	sl, [r5]
   8347e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83482:	3508      	adds	r5, #8
   83484:	e7a0      	b.n	833c8 <__sfvwrite_r+0x30>
   83486:	4648      	mov	r0, r9
   83488:	4621      	mov	r1, r4
   8348a:	f7ff fd59 	bl	82f40 <_fflush_r>
   8348e:	2800      	cmp	r0, #0
   83490:	d059      	beq.n	83546 <__sfvwrite_r+0x1ae>
   83492:	89a3      	ldrh	r3, [r4, #12]
   83494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83498:	f04f 30ff 	mov.w	r0, #4294967295
   8349c:	81a3      	strh	r3, [r4, #12]
   8349e:	b003      	add	sp, #12
   834a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   834a4:	4692      	mov	sl, r2
   834a6:	9201      	str	r2, [sp, #4]
   834a8:	4693      	mov	fp, r2
   834aa:	4690      	mov	r8, r2
   834ac:	f1b8 0f00 	cmp.w	r8, #0
   834b0:	d02b      	beq.n	8350a <__sfvwrite_r+0x172>
   834b2:	9f01      	ldr	r7, [sp, #4]
   834b4:	2f00      	cmp	r7, #0
   834b6:	d064      	beq.n	83582 <__sfvwrite_r+0x1ea>
   834b8:	6820      	ldr	r0, [r4, #0]
   834ba:	6921      	ldr	r1, [r4, #16]
   834bc:	45c2      	cmp	sl, r8
   834be:	bf34      	ite	cc
   834c0:	4653      	movcc	r3, sl
   834c2:	4643      	movcs	r3, r8
   834c4:	4288      	cmp	r0, r1
   834c6:	461f      	mov	r7, r3
   834c8:	f8d4 c008 	ldr.w	ip, [r4, #8]
   834cc:	6962      	ldr	r2, [r4, #20]
   834ce:	d903      	bls.n	834d8 <__sfvwrite_r+0x140>
   834d0:	4494      	add	ip, r2
   834d2:	4563      	cmp	r3, ip
   834d4:	f300 80ae 	bgt.w	83634 <__sfvwrite_r+0x29c>
   834d8:	4293      	cmp	r3, r2
   834da:	db36      	blt.n	8354a <__sfvwrite_r+0x1b2>
   834dc:	4613      	mov	r3, r2
   834de:	6a67      	ldr	r7, [r4, #36]	; 0x24
   834e0:	4648      	mov	r0, r9
   834e2:	69e1      	ldr	r1, [r4, #28]
   834e4:	465a      	mov	r2, fp
   834e6:	47b8      	blx	r7
   834e8:	1e07      	subs	r7, r0, #0
   834ea:	ddd2      	ble.n	83492 <__sfvwrite_r+0xfa>
   834ec:	ebba 0a07 	subs.w	sl, sl, r7
   834f0:	d03a      	beq.n	83568 <__sfvwrite_r+0x1d0>
   834f2:	68b3      	ldr	r3, [r6, #8]
   834f4:	44bb      	add	fp, r7
   834f6:	1bdb      	subs	r3, r3, r7
   834f8:	ebc7 0808 	rsb	r8, r7, r8
   834fc:	60b3      	str	r3, [r6, #8]
   834fe:	2b00      	cmp	r3, #0
   83500:	f43f af78 	beq.w	833f4 <__sfvwrite_r+0x5c>
   83504:	f1b8 0f00 	cmp.w	r8, #0
   83508:	d1d3      	bne.n	834b2 <__sfvwrite_r+0x11a>
   8350a:	2700      	movs	r7, #0
   8350c:	f8d5 b000 	ldr.w	fp, [r5]
   83510:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83514:	9701      	str	r7, [sp, #4]
   83516:	3508      	adds	r5, #8
   83518:	e7c8      	b.n	834ac <__sfvwrite_r+0x114>
   8351a:	6820      	ldr	r0, [r4, #0]
   8351c:	6923      	ldr	r3, [r4, #16]
   8351e:	4298      	cmp	r0, r3
   83520:	d802      	bhi.n	83528 <__sfvwrite_r+0x190>
   83522:	6963      	ldr	r3, [r4, #20]
   83524:	4598      	cmp	r8, r3
   83526:	d272      	bcs.n	8360e <__sfvwrite_r+0x276>
   83528:	45b8      	cmp	r8, r7
   8352a:	bf38      	it	cc
   8352c:	4647      	movcc	r7, r8
   8352e:	463a      	mov	r2, r7
   83530:	4651      	mov	r1, sl
   83532:	f000 fcbf 	bl	83eb4 <memmove>
   83536:	68a3      	ldr	r3, [r4, #8]
   83538:	6822      	ldr	r2, [r4, #0]
   8353a:	1bdb      	subs	r3, r3, r7
   8353c:	443a      	add	r2, r7
   8353e:	60a3      	str	r3, [r4, #8]
   83540:	6022      	str	r2, [r4, #0]
   83542:	2b00      	cmp	r3, #0
   83544:	d09f      	beq.n	83486 <__sfvwrite_r+0xee>
   83546:	463a      	mov	r2, r7
   83548:	e785      	b.n	83456 <__sfvwrite_r+0xbe>
   8354a:	461a      	mov	r2, r3
   8354c:	4659      	mov	r1, fp
   8354e:	9300      	str	r3, [sp, #0]
   83550:	f000 fcb0 	bl	83eb4 <memmove>
   83554:	9b00      	ldr	r3, [sp, #0]
   83556:	68a1      	ldr	r1, [r4, #8]
   83558:	6822      	ldr	r2, [r4, #0]
   8355a:	1ac9      	subs	r1, r1, r3
   8355c:	ebba 0a07 	subs.w	sl, sl, r7
   83560:	4413      	add	r3, r2
   83562:	60a1      	str	r1, [r4, #8]
   83564:	6023      	str	r3, [r4, #0]
   83566:	d1c4      	bne.n	834f2 <__sfvwrite_r+0x15a>
   83568:	4648      	mov	r0, r9
   8356a:	4621      	mov	r1, r4
   8356c:	f7ff fce8 	bl	82f40 <_fflush_r>
   83570:	2800      	cmp	r0, #0
   83572:	d18e      	bne.n	83492 <__sfvwrite_r+0xfa>
   83574:	f8cd a004 	str.w	sl, [sp, #4]
   83578:	e7bb      	b.n	834f2 <__sfvwrite_r+0x15a>
   8357a:	6820      	ldr	r0, [r4, #0]
   8357c:	4647      	mov	r7, r8
   8357e:	46c3      	mov	fp, r8
   83580:	e75d      	b.n	8343e <__sfvwrite_r+0xa6>
   83582:	4658      	mov	r0, fp
   83584:	210a      	movs	r1, #10
   83586:	4642      	mov	r2, r8
   83588:	f000 fbd4 	bl	83d34 <memchr>
   8358c:	2800      	cmp	r0, #0
   8358e:	d07f      	beq.n	83690 <__sfvwrite_r+0x2f8>
   83590:	f100 0a01 	add.w	sl, r0, #1
   83594:	2701      	movs	r7, #1
   83596:	ebcb 0a0a 	rsb	sl, fp, sl
   8359a:	9701      	str	r7, [sp, #4]
   8359c:	e78c      	b.n	834b8 <__sfvwrite_r+0x120>
   8359e:	6822      	ldr	r2, [r4, #0]
   835a0:	6921      	ldr	r1, [r4, #16]
   835a2:	6967      	ldr	r7, [r4, #20]
   835a4:	ebc1 0c02 	rsb	ip, r1, r2
   835a8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   835ac:	f10c 0201 	add.w	r2, ip, #1
   835b0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   835b4:	4442      	add	r2, r8
   835b6:	107f      	asrs	r7, r7, #1
   835b8:	4297      	cmp	r7, r2
   835ba:	bf34      	ite	cc
   835bc:	4617      	movcc	r7, r2
   835be:	463a      	movcs	r2, r7
   835c0:	055b      	lsls	r3, r3, #21
   835c2:	d54f      	bpl.n	83664 <__sfvwrite_r+0x2cc>
   835c4:	4611      	mov	r1, r2
   835c6:	4648      	mov	r0, r9
   835c8:	f8cd c000 	str.w	ip, [sp]
   835cc:	f000 f916 	bl	837fc <_malloc_r>
   835d0:	f8dd c000 	ldr.w	ip, [sp]
   835d4:	4683      	mov	fp, r0
   835d6:	2800      	cmp	r0, #0
   835d8:	d062      	beq.n	836a0 <__sfvwrite_r+0x308>
   835da:	4662      	mov	r2, ip
   835dc:	6921      	ldr	r1, [r4, #16]
   835de:	f8cd c000 	str.w	ip, [sp]
   835e2:	f000 fbf1 	bl	83dc8 <memcpy>
   835e6:	89a2      	ldrh	r2, [r4, #12]
   835e8:	f8dd c000 	ldr.w	ip, [sp]
   835ec:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   835f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   835f4:	81a2      	strh	r2, [r4, #12]
   835f6:	eb0b 000c 	add.w	r0, fp, ip
   835fa:	ebcc 0207 	rsb	r2, ip, r7
   835fe:	f8c4 b010 	str.w	fp, [r4, #16]
   83602:	6167      	str	r7, [r4, #20]
   83604:	6020      	str	r0, [r4, #0]
   83606:	60a2      	str	r2, [r4, #8]
   83608:	4647      	mov	r7, r8
   8360a:	46c3      	mov	fp, r8
   8360c:	e717      	b.n	8343e <__sfvwrite_r+0xa6>
   8360e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   83612:	4590      	cmp	r8, r2
   83614:	bf38      	it	cc
   83616:	4642      	movcc	r2, r8
   83618:	fb92 f2f3 	sdiv	r2, r2, r3
   8361c:	fb02 f303 	mul.w	r3, r2, r3
   83620:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83622:	4648      	mov	r0, r9
   83624:	69e1      	ldr	r1, [r4, #28]
   83626:	4652      	mov	r2, sl
   83628:	47b8      	blx	r7
   8362a:	2800      	cmp	r0, #0
   8362c:	f77f af31 	ble.w	83492 <__sfvwrite_r+0xfa>
   83630:	4602      	mov	r2, r0
   83632:	e710      	b.n	83456 <__sfvwrite_r+0xbe>
   83634:	4662      	mov	r2, ip
   83636:	4659      	mov	r1, fp
   83638:	f8cd c000 	str.w	ip, [sp]
   8363c:	f000 fc3a 	bl	83eb4 <memmove>
   83640:	f8dd c000 	ldr.w	ip, [sp]
   83644:	6823      	ldr	r3, [r4, #0]
   83646:	4648      	mov	r0, r9
   83648:	4463      	add	r3, ip
   8364a:	6023      	str	r3, [r4, #0]
   8364c:	4621      	mov	r1, r4
   8364e:	f8cd c000 	str.w	ip, [sp]
   83652:	f7ff fc75 	bl	82f40 <_fflush_r>
   83656:	f8dd c000 	ldr.w	ip, [sp]
   8365a:	2800      	cmp	r0, #0
   8365c:	f47f af19 	bne.w	83492 <__sfvwrite_r+0xfa>
   83660:	4667      	mov	r7, ip
   83662:	e743      	b.n	834ec <__sfvwrite_r+0x154>
   83664:	4648      	mov	r0, r9
   83666:	f8cd c000 	str.w	ip, [sp]
   8366a:	f000 fc8d 	bl	83f88 <_realloc_r>
   8366e:	f8dd c000 	ldr.w	ip, [sp]
   83672:	4683      	mov	fp, r0
   83674:	2800      	cmp	r0, #0
   83676:	d1be      	bne.n	835f6 <__sfvwrite_r+0x25e>
   83678:	4648      	mov	r0, r9
   8367a:	6921      	ldr	r1, [r4, #16]
   8367c:	f7ff fdc0 	bl	83200 <_free_r>
   83680:	89a3      	ldrh	r3, [r4, #12]
   83682:	220c      	movs	r2, #12
   83684:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   83688:	b29b      	uxth	r3, r3
   8368a:	f8c9 2000 	str.w	r2, [r9]
   8368e:	e701      	b.n	83494 <__sfvwrite_r+0xfc>
   83690:	2701      	movs	r7, #1
   83692:	f108 0a01 	add.w	sl, r8, #1
   83696:	9701      	str	r7, [sp, #4]
   83698:	e70e      	b.n	834b8 <__sfvwrite_r+0x120>
   8369a:	f04f 30ff 	mov.w	r0, #4294967295
   8369e:	e6aa      	b.n	833f6 <__sfvwrite_r+0x5e>
   836a0:	230c      	movs	r3, #12
   836a2:	f8c9 3000 	str.w	r3, [r9]
   836a6:	89a3      	ldrh	r3, [r4, #12]
   836a8:	e6f4      	b.n	83494 <__sfvwrite_r+0xfc>
   836aa:	bf00      	nop
   836ac:	7ffffc00 	.word	0x7ffffc00

000836b0 <_fwalk>:
   836b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   836b4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   836b8:	4688      	mov	r8, r1
   836ba:	d019      	beq.n	836f0 <_fwalk+0x40>
   836bc:	2600      	movs	r6, #0
   836be:	687d      	ldr	r5, [r7, #4]
   836c0:	68bc      	ldr	r4, [r7, #8]
   836c2:	3d01      	subs	r5, #1
   836c4:	d40e      	bmi.n	836e4 <_fwalk+0x34>
   836c6:	89a3      	ldrh	r3, [r4, #12]
   836c8:	3d01      	subs	r5, #1
   836ca:	2b01      	cmp	r3, #1
   836cc:	d906      	bls.n	836dc <_fwalk+0x2c>
   836ce:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   836d2:	4620      	mov	r0, r4
   836d4:	3301      	adds	r3, #1
   836d6:	d001      	beq.n	836dc <_fwalk+0x2c>
   836d8:	47c0      	blx	r8
   836da:	4306      	orrs	r6, r0
   836dc:	1c6b      	adds	r3, r5, #1
   836de:	f104 0468 	add.w	r4, r4, #104	; 0x68
   836e2:	d1f0      	bne.n	836c6 <_fwalk+0x16>
   836e4:	683f      	ldr	r7, [r7, #0]
   836e6:	2f00      	cmp	r7, #0
   836e8:	d1e9      	bne.n	836be <_fwalk+0xe>
   836ea:	4630      	mov	r0, r6
   836ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   836f0:	463e      	mov	r6, r7
   836f2:	4630      	mov	r0, r6
   836f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000836f8 <__locale_charset>:
   836f8:	4800      	ldr	r0, [pc, #0]	; (836fc <__locale_charset+0x4>)
   836fa:	4770      	bx	lr
   836fc:	2007056c 	.word	0x2007056c

00083700 <__locale_mb_cur_max>:
   83700:	4b01      	ldr	r3, [pc, #4]	; (83708 <__locale_mb_cur_max+0x8>)
   83702:	6818      	ldr	r0, [r3, #0]
   83704:	4770      	bx	lr
   83706:	bf00      	nop
   83708:	2007058c 	.word	0x2007058c

0008370c <__smakebuf_r>:
   8370c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8370e:	898b      	ldrh	r3, [r1, #12]
   83710:	b091      	sub	sp, #68	; 0x44
   83712:	b29a      	uxth	r2, r3
   83714:	0796      	lsls	r6, r2, #30
   83716:	460c      	mov	r4, r1
   83718:	4605      	mov	r5, r0
   8371a:	d437      	bmi.n	8378c <__smakebuf_r+0x80>
   8371c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83720:	2900      	cmp	r1, #0
   83722:	db17      	blt.n	83754 <__smakebuf_r+0x48>
   83724:	aa01      	add	r2, sp, #4
   83726:	f000 ff8b 	bl	84640 <_fstat_r>
   8372a:	2800      	cmp	r0, #0
   8372c:	db10      	blt.n	83750 <__smakebuf_r+0x44>
   8372e:	9b02      	ldr	r3, [sp, #8]
   83730:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   83734:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   83738:	424f      	negs	r7, r1
   8373a:	414f      	adcs	r7, r1
   8373c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   83740:	d02c      	beq.n	8379c <__smakebuf_r+0x90>
   83742:	89a3      	ldrh	r3, [r4, #12]
   83744:	f44f 6680 	mov.w	r6, #1024	; 0x400
   83748:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8374c:	81a3      	strh	r3, [r4, #12]
   8374e:	e00b      	b.n	83768 <__smakebuf_r+0x5c>
   83750:	89a3      	ldrh	r3, [r4, #12]
   83752:	b29a      	uxth	r2, r3
   83754:	f012 0f80 	tst.w	r2, #128	; 0x80
   83758:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8375c:	81a3      	strh	r3, [r4, #12]
   8375e:	bf14      	ite	ne
   83760:	2640      	movne	r6, #64	; 0x40
   83762:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   83766:	2700      	movs	r7, #0
   83768:	4628      	mov	r0, r5
   8376a:	4631      	mov	r1, r6
   8376c:	f000 f846 	bl	837fc <_malloc_r>
   83770:	89a3      	ldrh	r3, [r4, #12]
   83772:	2800      	cmp	r0, #0
   83774:	d029      	beq.n	837ca <__smakebuf_r+0xbe>
   83776:	4a1b      	ldr	r2, [pc, #108]	; (837e4 <__smakebuf_r+0xd8>)
   83778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8377c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8377e:	81a3      	strh	r3, [r4, #12]
   83780:	6020      	str	r0, [r4, #0]
   83782:	6120      	str	r0, [r4, #16]
   83784:	6166      	str	r6, [r4, #20]
   83786:	b9a7      	cbnz	r7, 837b2 <__smakebuf_r+0xa6>
   83788:	b011      	add	sp, #68	; 0x44
   8378a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8378c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   83790:	2201      	movs	r2, #1
   83792:	600b      	str	r3, [r1, #0]
   83794:	610b      	str	r3, [r1, #16]
   83796:	614a      	str	r2, [r1, #20]
   83798:	b011      	add	sp, #68	; 0x44
   8379a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8379c:	4a12      	ldr	r2, [pc, #72]	; (837e8 <__smakebuf_r+0xdc>)
   8379e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   837a0:	4293      	cmp	r3, r2
   837a2:	d1ce      	bne.n	83742 <__smakebuf_r+0x36>
   837a4:	89a3      	ldrh	r3, [r4, #12]
   837a6:	f44f 6680 	mov.w	r6, #1024	; 0x400
   837aa:	4333      	orrs	r3, r6
   837ac:	81a3      	strh	r3, [r4, #12]
   837ae:	64e6      	str	r6, [r4, #76]	; 0x4c
   837b0:	e7da      	b.n	83768 <__smakebuf_r+0x5c>
   837b2:	4628      	mov	r0, r5
   837b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   837b8:	f000 ff56 	bl	84668 <_isatty_r>
   837bc:	2800      	cmp	r0, #0
   837be:	d0e3      	beq.n	83788 <__smakebuf_r+0x7c>
   837c0:	89a3      	ldrh	r3, [r4, #12]
   837c2:	f043 0301 	orr.w	r3, r3, #1
   837c6:	81a3      	strh	r3, [r4, #12]
   837c8:	e7de      	b.n	83788 <__smakebuf_r+0x7c>
   837ca:	059a      	lsls	r2, r3, #22
   837cc:	d4dc      	bmi.n	83788 <__smakebuf_r+0x7c>
   837ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
   837d2:	f043 0302 	orr.w	r3, r3, #2
   837d6:	2101      	movs	r1, #1
   837d8:	81a3      	strh	r3, [r4, #12]
   837da:	6022      	str	r2, [r4, #0]
   837dc:	6122      	str	r2, [r4, #16]
   837de:	6161      	str	r1, [r4, #20]
   837e0:	e7d2      	b.n	83788 <__smakebuf_r+0x7c>
   837e2:	bf00      	nop
   837e4:	00082f6d 	.word	0x00082f6d
   837e8:	000843c9 	.word	0x000843c9

000837ec <malloc>:
   837ec:	4b02      	ldr	r3, [pc, #8]	; (837f8 <malloc+0xc>)
   837ee:	4601      	mov	r1, r0
   837f0:	6818      	ldr	r0, [r3, #0]
   837f2:	f000 b803 	b.w	837fc <_malloc_r>
   837f6:	bf00      	nop
   837f8:	20070568 	.word	0x20070568

000837fc <_malloc_r>:
   837fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83800:	f101 050b 	add.w	r5, r1, #11
   83804:	2d16      	cmp	r5, #22
   83806:	b083      	sub	sp, #12
   83808:	4606      	mov	r6, r0
   8380a:	d927      	bls.n	8385c <_malloc_r+0x60>
   8380c:	f035 0507 	bics.w	r5, r5, #7
   83810:	d427      	bmi.n	83862 <_malloc_r+0x66>
   83812:	42a9      	cmp	r1, r5
   83814:	d825      	bhi.n	83862 <_malloc_r+0x66>
   83816:	4630      	mov	r0, r6
   83818:	f000 fbb2 	bl	83f80 <__malloc_lock>
   8381c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   83820:	d226      	bcs.n	83870 <_malloc_r+0x74>
   83822:	4fc1      	ldr	r7, [pc, #772]	; (83b28 <_malloc_r+0x32c>)
   83824:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   83828:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   8382c:	68dc      	ldr	r4, [r3, #12]
   8382e:	429c      	cmp	r4, r3
   83830:	f000 81d2 	beq.w	83bd8 <_malloc_r+0x3dc>
   83834:	6863      	ldr	r3, [r4, #4]
   83836:	68e2      	ldr	r2, [r4, #12]
   83838:	f023 0303 	bic.w	r3, r3, #3
   8383c:	4423      	add	r3, r4
   8383e:	6858      	ldr	r0, [r3, #4]
   83840:	68a1      	ldr	r1, [r4, #8]
   83842:	f040 0501 	orr.w	r5, r0, #1
   83846:	60ca      	str	r2, [r1, #12]
   83848:	4630      	mov	r0, r6
   8384a:	6091      	str	r1, [r2, #8]
   8384c:	605d      	str	r5, [r3, #4]
   8384e:	f000 fb99 	bl	83f84 <__malloc_unlock>
   83852:	3408      	adds	r4, #8
   83854:	4620      	mov	r0, r4
   83856:	b003      	add	sp, #12
   83858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8385c:	2510      	movs	r5, #16
   8385e:	42a9      	cmp	r1, r5
   83860:	d9d9      	bls.n	83816 <_malloc_r+0x1a>
   83862:	2400      	movs	r4, #0
   83864:	230c      	movs	r3, #12
   83866:	4620      	mov	r0, r4
   83868:	6033      	str	r3, [r6, #0]
   8386a:	b003      	add	sp, #12
   8386c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83870:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83874:	f000 8089 	beq.w	8398a <_malloc_r+0x18e>
   83878:	f1bc 0f04 	cmp.w	ip, #4
   8387c:	f200 8160 	bhi.w	83b40 <_malloc_r+0x344>
   83880:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83884:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   83888:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8388c:	4fa6      	ldr	r7, [pc, #664]	; (83b28 <_malloc_r+0x32c>)
   8388e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83892:	68cc      	ldr	r4, [r1, #12]
   83894:	42a1      	cmp	r1, r4
   83896:	d105      	bne.n	838a4 <_malloc_r+0xa8>
   83898:	e00c      	b.n	838b4 <_malloc_r+0xb8>
   8389a:	2b00      	cmp	r3, #0
   8389c:	da79      	bge.n	83992 <_malloc_r+0x196>
   8389e:	68e4      	ldr	r4, [r4, #12]
   838a0:	42a1      	cmp	r1, r4
   838a2:	d007      	beq.n	838b4 <_malloc_r+0xb8>
   838a4:	6862      	ldr	r2, [r4, #4]
   838a6:	f022 0203 	bic.w	r2, r2, #3
   838aa:	1b53      	subs	r3, r2, r5
   838ac:	2b0f      	cmp	r3, #15
   838ae:	ddf4      	ble.n	8389a <_malloc_r+0x9e>
   838b0:	f10c 3cff 	add.w	ip, ip, #4294967295
   838b4:	f10c 0c01 	add.w	ip, ip, #1
   838b8:	4b9b      	ldr	r3, [pc, #620]	; (83b28 <_malloc_r+0x32c>)
   838ba:	693c      	ldr	r4, [r7, #16]
   838bc:	f103 0e08 	add.w	lr, r3, #8
   838c0:	4574      	cmp	r4, lr
   838c2:	f000 817e 	beq.w	83bc2 <_malloc_r+0x3c6>
   838c6:	6861      	ldr	r1, [r4, #4]
   838c8:	f021 0103 	bic.w	r1, r1, #3
   838cc:	1b4a      	subs	r2, r1, r5
   838ce:	2a0f      	cmp	r2, #15
   838d0:	f300 8164 	bgt.w	83b9c <_malloc_r+0x3a0>
   838d4:	2a00      	cmp	r2, #0
   838d6:	f8c3 e014 	str.w	lr, [r3, #20]
   838da:	f8c3 e010 	str.w	lr, [r3, #16]
   838de:	da69      	bge.n	839b4 <_malloc_r+0x1b8>
   838e0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   838e4:	f080 813a 	bcs.w	83b5c <_malloc_r+0x360>
   838e8:	08c9      	lsrs	r1, r1, #3
   838ea:	108a      	asrs	r2, r1, #2
   838ec:	f04f 0801 	mov.w	r8, #1
   838f0:	fa08 f802 	lsl.w	r8, r8, r2
   838f4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   838f8:	685a      	ldr	r2, [r3, #4]
   838fa:	6888      	ldr	r0, [r1, #8]
   838fc:	ea48 0202 	orr.w	r2, r8, r2
   83900:	60a0      	str	r0, [r4, #8]
   83902:	60e1      	str	r1, [r4, #12]
   83904:	605a      	str	r2, [r3, #4]
   83906:	608c      	str	r4, [r1, #8]
   83908:	60c4      	str	r4, [r0, #12]
   8390a:	ea4f 03ac 	mov.w	r3, ip, asr #2
   8390e:	2001      	movs	r0, #1
   83910:	4098      	lsls	r0, r3
   83912:	4290      	cmp	r0, r2
   83914:	d85b      	bhi.n	839ce <_malloc_r+0x1d2>
   83916:	4202      	tst	r2, r0
   83918:	d106      	bne.n	83928 <_malloc_r+0x12c>
   8391a:	f02c 0c03 	bic.w	ip, ip, #3
   8391e:	0040      	lsls	r0, r0, #1
   83920:	4202      	tst	r2, r0
   83922:	f10c 0c04 	add.w	ip, ip, #4
   83926:	d0fa      	beq.n	8391e <_malloc_r+0x122>
   83928:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   8392c:	4644      	mov	r4, r8
   8392e:	46e1      	mov	r9, ip
   83930:	68e3      	ldr	r3, [r4, #12]
   83932:	429c      	cmp	r4, r3
   83934:	d107      	bne.n	83946 <_malloc_r+0x14a>
   83936:	e146      	b.n	83bc6 <_malloc_r+0x3ca>
   83938:	2a00      	cmp	r2, #0
   8393a:	f280 8157 	bge.w	83bec <_malloc_r+0x3f0>
   8393e:	68db      	ldr	r3, [r3, #12]
   83940:	429c      	cmp	r4, r3
   83942:	f000 8140 	beq.w	83bc6 <_malloc_r+0x3ca>
   83946:	6859      	ldr	r1, [r3, #4]
   83948:	f021 0103 	bic.w	r1, r1, #3
   8394c:	1b4a      	subs	r2, r1, r5
   8394e:	2a0f      	cmp	r2, #15
   83950:	ddf2      	ble.n	83938 <_malloc_r+0x13c>
   83952:	461c      	mov	r4, r3
   83954:	f854 cf08 	ldr.w	ip, [r4, #8]!
   83958:	68d9      	ldr	r1, [r3, #12]
   8395a:	f045 0901 	orr.w	r9, r5, #1
   8395e:	f042 0801 	orr.w	r8, r2, #1
   83962:	441d      	add	r5, r3
   83964:	f8c3 9004 	str.w	r9, [r3, #4]
   83968:	4630      	mov	r0, r6
   8396a:	f8cc 100c 	str.w	r1, [ip, #12]
   8396e:	f8c1 c008 	str.w	ip, [r1, #8]
   83972:	617d      	str	r5, [r7, #20]
   83974:	613d      	str	r5, [r7, #16]
   83976:	f8c5 e00c 	str.w	lr, [r5, #12]
   8397a:	f8c5 e008 	str.w	lr, [r5, #8]
   8397e:	f8c5 8004 	str.w	r8, [r5, #4]
   83982:	50aa      	str	r2, [r5, r2]
   83984:	f000 fafe 	bl	83f84 <__malloc_unlock>
   83988:	e764      	b.n	83854 <_malloc_r+0x58>
   8398a:	217e      	movs	r1, #126	; 0x7e
   8398c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83990:	e77c      	b.n	8388c <_malloc_r+0x90>
   83992:	4422      	add	r2, r4
   83994:	6850      	ldr	r0, [r2, #4]
   83996:	68e3      	ldr	r3, [r4, #12]
   83998:	68a1      	ldr	r1, [r4, #8]
   8399a:	f040 0501 	orr.w	r5, r0, #1
   8399e:	60cb      	str	r3, [r1, #12]
   839a0:	4630      	mov	r0, r6
   839a2:	6099      	str	r1, [r3, #8]
   839a4:	6055      	str	r5, [r2, #4]
   839a6:	f000 faed 	bl	83f84 <__malloc_unlock>
   839aa:	3408      	adds	r4, #8
   839ac:	4620      	mov	r0, r4
   839ae:	b003      	add	sp, #12
   839b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   839b4:	4421      	add	r1, r4
   839b6:	684b      	ldr	r3, [r1, #4]
   839b8:	4630      	mov	r0, r6
   839ba:	f043 0301 	orr.w	r3, r3, #1
   839be:	604b      	str	r3, [r1, #4]
   839c0:	f000 fae0 	bl	83f84 <__malloc_unlock>
   839c4:	3408      	adds	r4, #8
   839c6:	4620      	mov	r0, r4
   839c8:	b003      	add	sp, #12
   839ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   839ce:	68bc      	ldr	r4, [r7, #8]
   839d0:	6863      	ldr	r3, [r4, #4]
   839d2:	f023 0903 	bic.w	r9, r3, #3
   839d6:	45a9      	cmp	r9, r5
   839d8:	d304      	bcc.n	839e4 <_malloc_r+0x1e8>
   839da:	ebc5 0309 	rsb	r3, r5, r9
   839de:	2b0f      	cmp	r3, #15
   839e0:	f300 8091 	bgt.w	83b06 <_malloc_r+0x30a>
   839e4:	4b51      	ldr	r3, [pc, #324]	; (83b2c <_malloc_r+0x330>)
   839e6:	4a52      	ldr	r2, [pc, #328]	; (83b30 <_malloc_r+0x334>)
   839e8:	6819      	ldr	r1, [r3, #0]
   839ea:	6813      	ldr	r3, [r2, #0]
   839ec:	eb05 0a01 	add.w	sl, r5, r1
   839f0:	3301      	adds	r3, #1
   839f2:	eb04 0b09 	add.w	fp, r4, r9
   839f6:	f000 8161 	beq.w	83cbc <_malloc_r+0x4c0>
   839fa:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   839fe:	f10a 0a0f 	add.w	sl, sl, #15
   83a02:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   83a06:	f02a 0a0f 	bic.w	sl, sl, #15
   83a0a:	4630      	mov	r0, r6
   83a0c:	4651      	mov	r1, sl
   83a0e:	9201      	str	r2, [sp, #4]
   83a10:	f000 fc9a 	bl	84348 <_sbrk_r>
   83a14:	f1b0 3fff 	cmp.w	r0, #4294967295
   83a18:	4680      	mov	r8, r0
   83a1a:	9a01      	ldr	r2, [sp, #4]
   83a1c:	f000 8101 	beq.w	83c22 <_malloc_r+0x426>
   83a20:	4583      	cmp	fp, r0
   83a22:	f200 80fb 	bhi.w	83c1c <_malloc_r+0x420>
   83a26:	f8df c114 	ldr.w	ip, [pc, #276]	; 83b3c <_malloc_r+0x340>
   83a2a:	45c3      	cmp	fp, r8
   83a2c:	f8dc 3000 	ldr.w	r3, [ip]
   83a30:	4453      	add	r3, sl
   83a32:	f8cc 3000 	str.w	r3, [ip]
   83a36:	f000 814a 	beq.w	83cce <_malloc_r+0x4d2>
   83a3a:	6812      	ldr	r2, [r2, #0]
   83a3c:	493c      	ldr	r1, [pc, #240]	; (83b30 <_malloc_r+0x334>)
   83a3e:	3201      	adds	r2, #1
   83a40:	bf1b      	ittet	ne
   83a42:	ebcb 0b08 	rsbne	fp, fp, r8
   83a46:	445b      	addne	r3, fp
   83a48:	f8c1 8000 	streq.w	r8, [r1]
   83a4c:	f8cc 3000 	strne.w	r3, [ip]
   83a50:	f018 0307 	ands.w	r3, r8, #7
   83a54:	f000 8114 	beq.w	83c80 <_malloc_r+0x484>
   83a58:	f1c3 0208 	rsb	r2, r3, #8
   83a5c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83a60:	4490      	add	r8, r2
   83a62:	3308      	adds	r3, #8
   83a64:	44c2      	add	sl, r8
   83a66:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   83a6a:	ebca 0a03 	rsb	sl, sl, r3
   83a6e:	4651      	mov	r1, sl
   83a70:	4630      	mov	r0, r6
   83a72:	f8cd c004 	str.w	ip, [sp, #4]
   83a76:	f000 fc67 	bl	84348 <_sbrk_r>
   83a7a:	1c43      	adds	r3, r0, #1
   83a7c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83a80:	f000 8135 	beq.w	83cee <_malloc_r+0x4f2>
   83a84:	ebc8 0200 	rsb	r2, r8, r0
   83a88:	4452      	add	r2, sl
   83a8a:	f042 0201 	orr.w	r2, r2, #1
   83a8e:	f8dc 3000 	ldr.w	r3, [ip]
   83a92:	42bc      	cmp	r4, r7
   83a94:	4453      	add	r3, sl
   83a96:	f8c7 8008 	str.w	r8, [r7, #8]
   83a9a:	f8cc 3000 	str.w	r3, [ip]
   83a9e:	f8c8 2004 	str.w	r2, [r8, #4]
   83aa2:	f8df a098 	ldr.w	sl, [pc, #152]	; 83b3c <_malloc_r+0x340>
   83aa6:	d015      	beq.n	83ad4 <_malloc_r+0x2d8>
   83aa8:	f1b9 0f0f 	cmp.w	r9, #15
   83aac:	f240 80eb 	bls.w	83c86 <_malloc_r+0x48a>
   83ab0:	6861      	ldr	r1, [r4, #4]
   83ab2:	f1a9 020c 	sub.w	r2, r9, #12
   83ab6:	f022 0207 	bic.w	r2, r2, #7
   83aba:	f001 0101 	and.w	r1, r1, #1
   83abe:	ea42 0e01 	orr.w	lr, r2, r1
   83ac2:	2005      	movs	r0, #5
   83ac4:	18a1      	adds	r1, r4, r2
   83ac6:	2a0f      	cmp	r2, #15
   83ac8:	f8c4 e004 	str.w	lr, [r4, #4]
   83acc:	6048      	str	r0, [r1, #4]
   83ace:	6088      	str	r0, [r1, #8]
   83ad0:	f200 8111 	bhi.w	83cf6 <_malloc_r+0x4fa>
   83ad4:	4a17      	ldr	r2, [pc, #92]	; (83b34 <_malloc_r+0x338>)
   83ad6:	68bc      	ldr	r4, [r7, #8]
   83ad8:	6811      	ldr	r1, [r2, #0]
   83ada:	428b      	cmp	r3, r1
   83adc:	bf88      	it	hi
   83ade:	6013      	strhi	r3, [r2, #0]
   83ae0:	4a15      	ldr	r2, [pc, #84]	; (83b38 <_malloc_r+0x33c>)
   83ae2:	6811      	ldr	r1, [r2, #0]
   83ae4:	428b      	cmp	r3, r1
   83ae6:	bf88      	it	hi
   83ae8:	6013      	strhi	r3, [r2, #0]
   83aea:	6862      	ldr	r2, [r4, #4]
   83aec:	f022 0203 	bic.w	r2, r2, #3
   83af0:	4295      	cmp	r5, r2
   83af2:	ebc5 0302 	rsb	r3, r5, r2
   83af6:	d801      	bhi.n	83afc <_malloc_r+0x300>
   83af8:	2b0f      	cmp	r3, #15
   83afa:	dc04      	bgt.n	83b06 <_malloc_r+0x30a>
   83afc:	4630      	mov	r0, r6
   83afe:	f000 fa41 	bl	83f84 <__malloc_unlock>
   83b02:	2400      	movs	r4, #0
   83b04:	e6a6      	b.n	83854 <_malloc_r+0x58>
   83b06:	f045 0201 	orr.w	r2, r5, #1
   83b0a:	f043 0301 	orr.w	r3, r3, #1
   83b0e:	4425      	add	r5, r4
   83b10:	6062      	str	r2, [r4, #4]
   83b12:	4630      	mov	r0, r6
   83b14:	60bd      	str	r5, [r7, #8]
   83b16:	606b      	str	r3, [r5, #4]
   83b18:	f000 fa34 	bl	83f84 <__malloc_unlock>
   83b1c:	3408      	adds	r4, #8
   83b1e:	4620      	mov	r0, r4
   83b20:	b003      	add	sp, #12
   83b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b26:	bf00      	nop
   83b28:	20070590 	.word	0x20070590
   83b2c:	20070a4c 	.word	0x20070a4c
   83b30:	2007099c 	.word	0x2007099c
   83b34:	20070a48 	.word	0x20070a48
   83b38:	20070a44 	.word	0x20070a44
   83b3c:	20070a50 	.word	0x20070a50
   83b40:	f1bc 0f14 	cmp.w	ip, #20
   83b44:	d961      	bls.n	83c0a <_malloc_r+0x40e>
   83b46:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   83b4a:	f200 808f 	bhi.w	83c6c <_malloc_r+0x470>
   83b4e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83b52:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   83b56:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83b5a:	e697      	b.n	8388c <_malloc_r+0x90>
   83b5c:	0a4b      	lsrs	r3, r1, #9
   83b5e:	2b04      	cmp	r3, #4
   83b60:	d958      	bls.n	83c14 <_malloc_r+0x418>
   83b62:	2b14      	cmp	r3, #20
   83b64:	f200 80ad 	bhi.w	83cc2 <_malloc_r+0x4c6>
   83b68:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83b6c:	0050      	lsls	r0, r2, #1
   83b6e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83b72:	6883      	ldr	r3, [r0, #8]
   83b74:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83d30 <_malloc_r+0x534>
   83b78:	4283      	cmp	r3, r0
   83b7a:	f000 808a 	beq.w	83c92 <_malloc_r+0x496>
   83b7e:	685a      	ldr	r2, [r3, #4]
   83b80:	f022 0203 	bic.w	r2, r2, #3
   83b84:	4291      	cmp	r1, r2
   83b86:	d202      	bcs.n	83b8e <_malloc_r+0x392>
   83b88:	689b      	ldr	r3, [r3, #8]
   83b8a:	4298      	cmp	r0, r3
   83b8c:	d1f7      	bne.n	83b7e <_malloc_r+0x382>
   83b8e:	68d9      	ldr	r1, [r3, #12]
   83b90:	687a      	ldr	r2, [r7, #4]
   83b92:	60e1      	str	r1, [r4, #12]
   83b94:	60a3      	str	r3, [r4, #8]
   83b96:	608c      	str	r4, [r1, #8]
   83b98:	60dc      	str	r4, [r3, #12]
   83b9a:	e6b6      	b.n	8390a <_malloc_r+0x10e>
   83b9c:	f045 0701 	orr.w	r7, r5, #1
   83ba0:	f042 0101 	orr.w	r1, r2, #1
   83ba4:	4425      	add	r5, r4
   83ba6:	6067      	str	r7, [r4, #4]
   83ba8:	4630      	mov	r0, r6
   83baa:	615d      	str	r5, [r3, #20]
   83bac:	611d      	str	r5, [r3, #16]
   83bae:	f8c5 e00c 	str.w	lr, [r5, #12]
   83bb2:	f8c5 e008 	str.w	lr, [r5, #8]
   83bb6:	6069      	str	r1, [r5, #4]
   83bb8:	50aa      	str	r2, [r5, r2]
   83bba:	3408      	adds	r4, #8
   83bbc:	f000 f9e2 	bl	83f84 <__malloc_unlock>
   83bc0:	e648      	b.n	83854 <_malloc_r+0x58>
   83bc2:	685a      	ldr	r2, [r3, #4]
   83bc4:	e6a1      	b.n	8390a <_malloc_r+0x10e>
   83bc6:	f109 0901 	add.w	r9, r9, #1
   83bca:	f019 0f03 	tst.w	r9, #3
   83bce:	f104 0408 	add.w	r4, r4, #8
   83bd2:	f47f aead 	bne.w	83930 <_malloc_r+0x134>
   83bd6:	e02d      	b.n	83c34 <_malloc_r+0x438>
   83bd8:	f104 0308 	add.w	r3, r4, #8
   83bdc:	6964      	ldr	r4, [r4, #20]
   83bde:	42a3      	cmp	r3, r4
   83be0:	bf08      	it	eq
   83be2:	f10c 0c02 	addeq.w	ip, ip, #2
   83be6:	f43f ae67 	beq.w	838b8 <_malloc_r+0xbc>
   83bea:	e623      	b.n	83834 <_malloc_r+0x38>
   83bec:	4419      	add	r1, r3
   83bee:	6848      	ldr	r0, [r1, #4]
   83bf0:	461c      	mov	r4, r3
   83bf2:	f854 2f08 	ldr.w	r2, [r4, #8]!
   83bf6:	68db      	ldr	r3, [r3, #12]
   83bf8:	f040 0501 	orr.w	r5, r0, #1
   83bfc:	604d      	str	r5, [r1, #4]
   83bfe:	4630      	mov	r0, r6
   83c00:	60d3      	str	r3, [r2, #12]
   83c02:	609a      	str	r2, [r3, #8]
   83c04:	f000 f9be 	bl	83f84 <__malloc_unlock>
   83c08:	e624      	b.n	83854 <_malloc_r+0x58>
   83c0a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   83c0e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83c12:	e63b      	b.n	8388c <_malloc_r+0x90>
   83c14:	098a      	lsrs	r2, r1, #6
   83c16:	3238      	adds	r2, #56	; 0x38
   83c18:	0050      	lsls	r0, r2, #1
   83c1a:	e7a8      	b.n	83b6e <_malloc_r+0x372>
   83c1c:	42bc      	cmp	r4, r7
   83c1e:	f43f af02 	beq.w	83a26 <_malloc_r+0x22a>
   83c22:	68bc      	ldr	r4, [r7, #8]
   83c24:	6862      	ldr	r2, [r4, #4]
   83c26:	f022 0203 	bic.w	r2, r2, #3
   83c2a:	e761      	b.n	83af0 <_malloc_r+0x2f4>
   83c2c:	f8d8 8000 	ldr.w	r8, [r8]
   83c30:	4598      	cmp	r8, r3
   83c32:	d17a      	bne.n	83d2a <_malloc_r+0x52e>
   83c34:	f01c 0f03 	tst.w	ip, #3
   83c38:	f1a8 0308 	sub.w	r3, r8, #8
   83c3c:	f10c 3cff 	add.w	ip, ip, #4294967295
   83c40:	d1f4      	bne.n	83c2c <_malloc_r+0x430>
   83c42:	687b      	ldr	r3, [r7, #4]
   83c44:	ea23 0300 	bic.w	r3, r3, r0
   83c48:	607b      	str	r3, [r7, #4]
   83c4a:	0040      	lsls	r0, r0, #1
   83c4c:	4298      	cmp	r0, r3
   83c4e:	f63f aebe 	bhi.w	839ce <_malloc_r+0x1d2>
   83c52:	2800      	cmp	r0, #0
   83c54:	f43f aebb 	beq.w	839ce <_malloc_r+0x1d2>
   83c58:	4203      	tst	r3, r0
   83c5a:	46cc      	mov	ip, r9
   83c5c:	f47f ae64 	bne.w	83928 <_malloc_r+0x12c>
   83c60:	0040      	lsls	r0, r0, #1
   83c62:	4203      	tst	r3, r0
   83c64:	f10c 0c04 	add.w	ip, ip, #4
   83c68:	d0fa      	beq.n	83c60 <_malloc_r+0x464>
   83c6a:	e65d      	b.n	83928 <_malloc_r+0x12c>
   83c6c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83c70:	d819      	bhi.n	83ca6 <_malloc_r+0x4aa>
   83c72:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83c76:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   83c7a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83c7e:	e605      	b.n	8388c <_malloc_r+0x90>
   83c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83c84:	e6ee      	b.n	83a64 <_malloc_r+0x268>
   83c86:	2301      	movs	r3, #1
   83c88:	f8c8 3004 	str.w	r3, [r8, #4]
   83c8c:	4644      	mov	r4, r8
   83c8e:	2200      	movs	r2, #0
   83c90:	e72e      	b.n	83af0 <_malloc_r+0x2f4>
   83c92:	1092      	asrs	r2, r2, #2
   83c94:	2001      	movs	r0, #1
   83c96:	4090      	lsls	r0, r2
   83c98:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83c9c:	4619      	mov	r1, r3
   83c9e:	4302      	orrs	r2, r0
   83ca0:	f8c8 2004 	str.w	r2, [r8, #4]
   83ca4:	e775      	b.n	83b92 <_malloc_r+0x396>
   83ca6:	f240 5354 	movw	r3, #1364	; 0x554
   83caa:	459c      	cmp	ip, r3
   83cac:	d81b      	bhi.n	83ce6 <_malloc_r+0x4ea>
   83cae:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83cb2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83cb6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83cba:	e5e7      	b.n	8388c <_malloc_r+0x90>
   83cbc:	f10a 0a10 	add.w	sl, sl, #16
   83cc0:	e6a3      	b.n	83a0a <_malloc_r+0x20e>
   83cc2:	2b54      	cmp	r3, #84	; 0x54
   83cc4:	d81f      	bhi.n	83d06 <_malloc_r+0x50a>
   83cc6:	0b0a      	lsrs	r2, r1, #12
   83cc8:	326e      	adds	r2, #110	; 0x6e
   83cca:	0050      	lsls	r0, r2, #1
   83ccc:	e74f      	b.n	83b6e <_malloc_r+0x372>
   83cce:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83cd2:	2900      	cmp	r1, #0
   83cd4:	f47f aeb1 	bne.w	83a3a <_malloc_r+0x23e>
   83cd8:	eb0a 0109 	add.w	r1, sl, r9
   83cdc:	68ba      	ldr	r2, [r7, #8]
   83cde:	f041 0101 	orr.w	r1, r1, #1
   83ce2:	6051      	str	r1, [r2, #4]
   83ce4:	e6f6      	b.n	83ad4 <_malloc_r+0x2d8>
   83ce6:	21fc      	movs	r1, #252	; 0xfc
   83ce8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83cec:	e5ce      	b.n	8388c <_malloc_r+0x90>
   83cee:	2201      	movs	r2, #1
   83cf0:	f04f 0a00 	mov.w	sl, #0
   83cf4:	e6cb      	b.n	83a8e <_malloc_r+0x292>
   83cf6:	f104 0108 	add.w	r1, r4, #8
   83cfa:	4630      	mov	r0, r6
   83cfc:	f7ff fa80 	bl	83200 <_free_r>
   83d00:	f8da 3000 	ldr.w	r3, [sl]
   83d04:	e6e6      	b.n	83ad4 <_malloc_r+0x2d8>
   83d06:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83d0a:	d803      	bhi.n	83d14 <_malloc_r+0x518>
   83d0c:	0bca      	lsrs	r2, r1, #15
   83d0e:	3277      	adds	r2, #119	; 0x77
   83d10:	0050      	lsls	r0, r2, #1
   83d12:	e72c      	b.n	83b6e <_malloc_r+0x372>
   83d14:	f240 5254 	movw	r2, #1364	; 0x554
   83d18:	4293      	cmp	r3, r2
   83d1a:	d803      	bhi.n	83d24 <_malloc_r+0x528>
   83d1c:	0c8a      	lsrs	r2, r1, #18
   83d1e:	327c      	adds	r2, #124	; 0x7c
   83d20:	0050      	lsls	r0, r2, #1
   83d22:	e724      	b.n	83b6e <_malloc_r+0x372>
   83d24:	20fc      	movs	r0, #252	; 0xfc
   83d26:	227e      	movs	r2, #126	; 0x7e
   83d28:	e721      	b.n	83b6e <_malloc_r+0x372>
   83d2a:	687b      	ldr	r3, [r7, #4]
   83d2c:	e78d      	b.n	83c4a <_malloc_r+0x44e>
   83d2e:	bf00      	nop
   83d30:	20070590 	.word	0x20070590

00083d34 <memchr>:
   83d34:	0783      	lsls	r3, r0, #30
   83d36:	b470      	push	{r4, r5, r6}
   83d38:	b2c9      	uxtb	r1, r1
   83d3a:	d040      	beq.n	83dbe <memchr+0x8a>
   83d3c:	1e54      	subs	r4, r2, #1
   83d3e:	b32a      	cbz	r2, 83d8c <memchr+0x58>
   83d40:	7803      	ldrb	r3, [r0, #0]
   83d42:	428b      	cmp	r3, r1
   83d44:	d023      	beq.n	83d8e <memchr+0x5a>
   83d46:	1c43      	adds	r3, r0, #1
   83d48:	e004      	b.n	83d54 <memchr+0x20>
   83d4a:	b1fc      	cbz	r4, 83d8c <memchr+0x58>
   83d4c:	7805      	ldrb	r5, [r0, #0]
   83d4e:	4614      	mov	r4, r2
   83d50:	428d      	cmp	r5, r1
   83d52:	d01c      	beq.n	83d8e <memchr+0x5a>
   83d54:	f013 0f03 	tst.w	r3, #3
   83d58:	4618      	mov	r0, r3
   83d5a:	f104 32ff 	add.w	r2, r4, #4294967295
   83d5e:	f103 0301 	add.w	r3, r3, #1
   83d62:	d1f2      	bne.n	83d4a <memchr+0x16>
   83d64:	2c03      	cmp	r4, #3
   83d66:	d814      	bhi.n	83d92 <memchr+0x5e>
   83d68:	1e65      	subs	r5, r4, #1
   83d6a:	b354      	cbz	r4, 83dc2 <memchr+0x8e>
   83d6c:	7803      	ldrb	r3, [r0, #0]
   83d6e:	428b      	cmp	r3, r1
   83d70:	d00d      	beq.n	83d8e <memchr+0x5a>
   83d72:	1c42      	adds	r2, r0, #1
   83d74:	2300      	movs	r3, #0
   83d76:	e002      	b.n	83d7e <memchr+0x4a>
   83d78:	7804      	ldrb	r4, [r0, #0]
   83d7a:	428c      	cmp	r4, r1
   83d7c:	d007      	beq.n	83d8e <memchr+0x5a>
   83d7e:	42ab      	cmp	r3, r5
   83d80:	4610      	mov	r0, r2
   83d82:	f103 0301 	add.w	r3, r3, #1
   83d86:	f102 0201 	add.w	r2, r2, #1
   83d8a:	d1f5      	bne.n	83d78 <memchr+0x44>
   83d8c:	2000      	movs	r0, #0
   83d8e:	bc70      	pop	{r4, r5, r6}
   83d90:	4770      	bx	lr
   83d92:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83d96:	4603      	mov	r3, r0
   83d98:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83d9c:	681a      	ldr	r2, [r3, #0]
   83d9e:	4618      	mov	r0, r3
   83da0:	4072      	eors	r2, r6
   83da2:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   83da6:	ea25 0202 	bic.w	r2, r5, r2
   83daa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83dae:	f103 0304 	add.w	r3, r3, #4
   83db2:	d1d9      	bne.n	83d68 <memchr+0x34>
   83db4:	3c04      	subs	r4, #4
   83db6:	2c03      	cmp	r4, #3
   83db8:	4618      	mov	r0, r3
   83dba:	d8ef      	bhi.n	83d9c <memchr+0x68>
   83dbc:	e7d4      	b.n	83d68 <memchr+0x34>
   83dbe:	4614      	mov	r4, r2
   83dc0:	e7d0      	b.n	83d64 <memchr+0x30>
   83dc2:	4620      	mov	r0, r4
   83dc4:	e7e3      	b.n	83d8e <memchr+0x5a>
   83dc6:	bf00      	nop

00083dc8 <memcpy>:
   83dc8:	4684      	mov	ip, r0
   83dca:	ea41 0300 	orr.w	r3, r1, r0
   83dce:	f013 0303 	ands.w	r3, r3, #3
   83dd2:	d149      	bne.n	83e68 <memcpy+0xa0>
   83dd4:	3a40      	subs	r2, #64	; 0x40
   83dd6:	d323      	bcc.n	83e20 <memcpy+0x58>
   83dd8:	680b      	ldr	r3, [r1, #0]
   83dda:	6003      	str	r3, [r0, #0]
   83ddc:	684b      	ldr	r3, [r1, #4]
   83dde:	6043      	str	r3, [r0, #4]
   83de0:	688b      	ldr	r3, [r1, #8]
   83de2:	6083      	str	r3, [r0, #8]
   83de4:	68cb      	ldr	r3, [r1, #12]
   83de6:	60c3      	str	r3, [r0, #12]
   83de8:	690b      	ldr	r3, [r1, #16]
   83dea:	6103      	str	r3, [r0, #16]
   83dec:	694b      	ldr	r3, [r1, #20]
   83dee:	6143      	str	r3, [r0, #20]
   83df0:	698b      	ldr	r3, [r1, #24]
   83df2:	6183      	str	r3, [r0, #24]
   83df4:	69cb      	ldr	r3, [r1, #28]
   83df6:	61c3      	str	r3, [r0, #28]
   83df8:	6a0b      	ldr	r3, [r1, #32]
   83dfa:	6203      	str	r3, [r0, #32]
   83dfc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83dfe:	6243      	str	r3, [r0, #36]	; 0x24
   83e00:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83e02:	6283      	str	r3, [r0, #40]	; 0x28
   83e04:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83e06:	62c3      	str	r3, [r0, #44]	; 0x2c
   83e08:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83e0a:	6303      	str	r3, [r0, #48]	; 0x30
   83e0c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83e0e:	6343      	str	r3, [r0, #52]	; 0x34
   83e10:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83e12:	6383      	str	r3, [r0, #56]	; 0x38
   83e14:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83e16:	63c3      	str	r3, [r0, #60]	; 0x3c
   83e18:	3040      	adds	r0, #64	; 0x40
   83e1a:	3140      	adds	r1, #64	; 0x40
   83e1c:	3a40      	subs	r2, #64	; 0x40
   83e1e:	d2db      	bcs.n	83dd8 <memcpy+0x10>
   83e20:	3230      	adds	r2, #48	; 0x30
   83e22:	d30b      	bcc.n	83e3c <memcpy+0x74>
   83e24:	680b      	ldr	r3, [r1, #0]
   83e26:	6003      	str	r3, [r0, #0]
   83e28:	684b      	ldr	r3, [r1, #4]
   83e2a:	6043      	str	r3, [r0, #4]
   83e2c:	688b      	ldr	r3, [r1, #8]
   83e2e:	6083      	str	r3, [r0, #8]
   83e30:	68cb      	ldr	r3, [r1, #12]
   83e32:	60c3      	str	r3, [r0, #12]
   83e34:	3010      	adds	r0, #16
   83e36:	3110      	adds	r1, #16
   83e38:	3a10      	subs	r2, #16
   83e3a:	d2f3      	bcs.n	83e24 <memcpy+0x5c>
   83e3c:	320c      	adds	r2, #12
   83e3e:	d305      	bcc.n	83e4c <memcpy+0x84>
   83e40:	f851 3b04 	ldr.w	r3, [r1], #4
   83e44:	f840 3b04 	str.w	r3, [r0], #4
   83e48:	3a04      	subs	r2, #4
   83e4a:	d2f9      	bcs.n	83e40 <memcpy+0x78>
   83e4c:	3204      	adds	r2, #4
   83e4e:	d008      	beq.n	83e62 <memcpy+0x9a>
   83e50:	07d2      	lsls	r2, r2, #31
   83e52:	bf1c      	itt	ne
   83e54:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83e58:	f800 3b01 	strbne.w	r3, [r0], #1
   83e5c:	d301      	bcc.n	83e62 <memcpy+0x9a>
   83e5e:	880b      	ldrh	r3, [r1, #0]
   83e60:	8003      	strh	r3, [r0, #0]
   83e62:	4660      	mov	r0, ip
   83e64:	4770      	bx	lr
   83e66:	bf00      	nop
   83e68:	2a08      	cmp	r2, #8
   83e6a:	d313      	bcc.n	83e94 <memcpy+0xcc>
   83e6c:	078b      	lsls	r3, r1, #30
   83e6e:	d0b1      	beq.n	83dd4 <memcpy+0xc>
   83e70:	f010 0303 	ands.w	r3, r0, #3
   83e74:	d0ae      	beq.n	83dd4 <memcpy+0xc>
   83e76:	f1c3 0304 	rsb	r3, r3, #4
   83e7a:	1ad2      	subs	r2, r2, r3
   83e7c:	07db      	lsls	r3, r3, #31
   83e7e:	bf1c      	itt	ne
   83e80:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83e84:	f800 3b01 	strbne.w	r3, [r0], #1
   83e88:	d3a4      	bcc.n	83dd4 <memcpy+0xc>
   83e8a:	f831 3b02 	ldrh.w	r3, [r1], #2
   83e8e:	f820 3b02 	strh.w	r3, [r0], #2
   83e92:	e79f      	b.n	83dd4 <memcpy+0xc>
   83e94:	3a04      	subs	r2, #4
   83e96:	d3d9      	bcc.n	83e4c <memcpy+0x84>
   83e98:	3a01      	subs	r2, #1
   83e9a:	f811 3b01 	ldrb.w	r3, [r1], #1
   83e9e:	f800 3b01 	strb.w	r3, [r0], #1
   83ea2:	d2f9      	bcs.n	83e98 <memcpy+0xd0>
   83ea4:	780b      	ldrb	r3, [r1, #0]
   83ea6:	7003      	strb	r3, [r0, #0]
   83ea8:	784b      	ldrb	r3, [r1, #1]
   83eaa:	7043      	strb	r3, [r0, #1]
   83eac:	788b      	ldrb	r3, [r1, #2]
   83eae:	7083      	strb	r3, [r0, #2]
   83eb0:	4660      	mov	r0, ip
   83eb2:	4770      	bx	lr

00083eb4 <memmove>:
   83eb4:	4288      	cmp	r0, r1
   83eb6:	b4f0      	push	{r4, r5, r6, r7}
   83eb8:	d910      	bls.n	83edc <memmove+0x28>
   83eba:	188c      	adds	r4, r1, r2
   83ebc:	42a0      	cmp	r0, r4
   83ebe:	d20d      	bcs.n	83edc <memmove+0x28>
   83ec0:	1885      	adds	r5, r0, r2
   83ec2:	1e53      	subs	r3, r2, #1
   83ec4:	b142      	cbz	r2, 83ed8 <memmove+0x24>
   83ec6:	4621      	mov	r1, r4
   83ec8:	462a      	mov	r2, r5
   83eca:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83ece:	3b01      	subs	r3, #1
   83ed0:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83ed4:	1c5c      	adds	r4, r3, #1
   83ed6:	d1f8      	bne.n	83eca <memmove+0x16>
   83ed8:	bcf0      	pop	{r4, r5, r6, r7}
   83eda:	4770      	bx	lr
   83edc:	2a0f      	cmp	r2, #15
   83ede:	d944      	bls.n	83f6a <memmove+0xb6>
   83ee0:	ea40 0301 	orr.w	r3, r0, r1
   83ee4:	079b      	lsls	r3, r3, #30
   83ee6:	d144      	bne.n	83f72 <memmove+0xbe>
   83ee8:	f1a2 0710 	sub.w	r7, r2, #16
   83eec:	093f      	lsrs	r7, r7, #4
   83eee:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83ef2:	3610      	adds	r6, #16
   83ef4:	460c      	mov	r4, r1
   83ef6:	4603      	mov	r3, r0
   83ef8:	6825      	ldr	r5, [r4, #0]
   83efa:	3310      	adds	r3, #16
   83efc:	f843 5c10 	str.w	r5, [r3, #-16]
   83f00:	6865      	ldr	r5, [r4, #4]
   83f02:	3410      	adds	r4, #16
   83f04:	f843 5c0c 	str.w	r5, [r3, #-12]
   83f08:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83f0c:	f843 5c08 	str.w	r5, [r3, #-8]
   83f10:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83f14:	f843 5c04 	str.w	r5, [r3, #-4]
   83f18:	42b3      	cmp	r3, r6
   83f1a:	d1ed      	bne.n	83ef8 <memmove+0x44>
   83f1c:	1c7b      	adds	r3, r7, #1
   83f1e:	f002 0c0f 	and.w	ip, r2, #15
   83f22:	011b      	lsls	r3, r3, #4
   83f24:	f1bc 0f03 	cmp.w	ip, #3
   83f28:	4419      	add	r1, r3
   83f2a:	4403      	add	r3, r0
   83f2c:	d923      	bls.n	83f76 <memmove+0xc2>
   83f2e:	460e      	mov	r6, r1
   83f30:	461d      	mov	r5, r3
   83f32:	4664      	mov	r4, ip
   83f34:	f856 7b04 	ldr.w	r7, [r6], #4
   83f38:	3c04      	subs	r4, #4
   83f3a:	2c03      	cmp	r4, #3
   83f3c:	f845 7b04 	str.w	r7, [r5], #4
   83f40:	d8f8      	bhi.n	83f34 <memmove+0x80>
   83f42:	f1ac 0404 	sub.w	r4, ip, #4
   83f46:	f024 0403 	bic.w	r4, r4, #3
   83f4a:	3404      	adds	r4, #4
   83f4c:	f002 0203 	and.w	r2, r2, #3
   83f50:	4423      	add	r3, r4
   83f52:	4421      	add	r1, r4
   83f54:	2a00      	cmp	r2, #0
   83f56:	d0bf      	beq.n	83ed8 <memmove+0x24>
   83f58:	441a      	add	r2, r3
   83f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
   83f5e:	f803 4b01 	strb.w	r4, [r3], #1
   83f62:	4293      	cmp	r3, r2
   83f64:	d1f9      	bne.n	83f5a <memmove+0xa6>
   83f66:	bcf0      	pop	{r4, r5, r6, r7}
   83f68:	4770      	bx	lr
   83f6a:	4603      	mov	r3, r0
   83f6c:	2a00      	cmp	r2, #0
   83f6e:	d1f3      	bne.n	83f58 <memmove+0xa4>
   83f70:	e7b2      	b.n	83ed8 <memmove+0x24>
   83f72:	4603      	mov	r3, r0
   83f74:	e7f0      	b.n	83f58 <memmove+0xa4>
   83f76:	4662      	mov	r2, ip
   83f78:	2a00      	cmp	r2, #0
   83f7a:	d1ed      	bne.n	83f58 <memmove+0xa4>
   83f7c:	e7ac      	b.n	83ed8 <memmove+0x24>
   83f7e:	bf00      	nop

00083f80 <__malloc_lock>:
   83f80:	4770      	bx	lr
   83f82:	bf00      	nop

00083f84 <__malloc_unlock>:
   83f84:	4770      	bx	lr
   83f86:	bf00      	nop

00083f88 <_realloc_r>:
   83f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83f8c:	460c      	mov	r4, r1
   83f8e:	b083      	sub	sp, #12
   83f90:	4690      	mov	r8, r2
   83f92:	4681      	mov	r9, r0
   83f94:	2900      	cmp	r1, #0
   83f96:	f000 80ba 	beq.w	8410e <_realloc_r+0x186>
   83f9a:	f7ff fff1 	bl	83f80 <__malloc_lock>
   83f9e:	f108 060b 	add.w	r6, r8, #11
   83fa2:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83fa6:	2e16      	cmp	r6, #22
   83fa8:	f023 0503 	bic.w	r5, r3, #3
   83fac:	f1a4 0708 	sub.w	r7, r4, #8
   83fb0:	d84b      	bhi.n	8404a <_realloc_r+0xc2>
   83fb2:	2110      	movs	r1, #16
   83fb4:	460e      	mov	r6, r1
   83fb6:	45b0      	cmp	r8, r6
   83fb8:	d84c      	bhi.n	84054 <_realloc_r+0xcc>
   83fba:	428d      	cmp	r5, r1
   83fbc:	da51      	bge.n	84062 <_realloc_r+0xda>
   83fbe:	f8df b384 	ldr.w	fp, [pc, #900]	; 84344 <_realloc_r+0x3bc>
   83fc2:	1978      	adds	r0, r7, r5
   83fc4:	f8db e008 	ldr.w	lr, [fp, #8]
   83fc8:	4586      	cmp	lr, r0
   83fca:	f000 80a6 	beq.w	8411a <_realloc_r+0x192>
   83fce:	6842      	ldr	r2, [r0, #4]
   83fd0:	f022 0c01 	bic.w	ip, r2, #1
   83fd4:	4484      	add	ip, r0
   83fd6:	f8dc c004 	ldr.w	ip, [ip, #4]
   83fda:	f01c 0f01 	tst.w	ip, #1
   83fde:	d054      	beq.n	8408a <_realloc_r+0x102>
   83fe0:	2200      	movs	r2, #0
   83fe2:	4610      	mov	r0, r2
   83fe4:	07db      	lsls	r3, r3, #31
   83fe6:	d46f      	bmi.n	840c8 <_realloc_r+0x140>
   83fe8:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83fec:	ebc3 0a07 	rsb	sl, r3, r7
   83ff0:	f8da 3004 	ldr.w	r3, [sl, #4]
   83ff4:	f023 0303 	bic.w	r3, r3, #3
   83ff8:	442b      	add	r3, r5
   83ffa:	2800      	cmp	r0, #0
   83ffc:	d062      	beq.n	840c4 <_realloc_r+0x13c>
   83ffe:	4570      	cmp	r0, lr
   84000:	f000 80e9 	beq.w	841d6 <_realloc_r+0x24e>
   84004:	eb02 0e03 	add.w	lr, r2, r3
   84008:	458e      	cmp	lr, r1
   8400a:	db5b      	blt.n	840c4 <_realloc_r+0x13c>
   8400c:	68c3      	ldr	r3, [r0, #12]
   8400e:	6882      	ldr	r2, [r0, #8]
   84010:	46d0      	mov	r8, sl
   84012:	60d3      	str	r3, [r2, #12]
   84014:	609a      	str	r2, [r3, #8]
   84016:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8401a:	f8da 300c 	ldr.w	r3, [sl, #12]
   8401e:	1f2a      	subs	r2, r5, #4
   84020:	2a24      	cmp	r2, #36	; 0x24
   84022:	60cb      	str	r3, [r1, #12]
   84024:	6099      	str	r1, [r3, #8]
   84026:	f200 8123 	bhi.w	84270 <_realloc_r+0x2e8>
   8402a:	2a13      	cmp	r2, #19
   8402c:	f240 80b0 	bls.w	84190 <_realloc_r+0x208>
   84030:	6823      	ldr	r3, [r4, #0]
   84032:	2a1b      	cmp	r2, #27
   84034:	f8ca 3008 	str.w	r3, [sl, #8]
   84038:	6863      	ldr	r3, [r4, #4]
   8403a:	f8ca 300c 	str.w	r3, [sl, #12]
   8403e:	f200 812b 	bhi.w	84298 <_realloc_r+0x310>
   84042:	3408      	adds	r4, #8
   84044:	f10a 0310 	add.w	r3, sl, #16
   84048:	e0a3      	b.n	84192 <_realloc_r+0x20a>
   8404a:	f026 0607 	bic.w	r6, r6, #7
   8404e:	2e00      	cmp	r6, #0
   84050:	4631      	mov	r1, r6
   84052:	dab0      	bge.n	83fb6 <_realloc_r+0x2e>
   84054:	230c      	movs	r3, #12
   84056:	2000      	movs	r0, #0
   84058:	f8c9 3000 	str.w	r3, [r9]
   8405c:	b003      	add	sp, #12
   8405e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84062:	46a0      	mov	r8, r4
   84064:	1baa      	subs	r2, r5, r6
   84066:	2a0f      	cmp	r2, #15
   84068:	f003 0301 	and.w	r3, r3, #1
   8406c:	d81a      	bhi.n	840a4 <_realloc_r+0x11c>
   8406e:	432b      	orrs	r3, r5
   84070:	607b      	str	r3, [r7, #4]
   84072:	443d      	add	r5, r7
   84074:	686b      	ldr	r3, [r5, #4]
   84076:	f043 0301 	orr.w	r3, r3, #1
   8407a:	606b      	str	r3, [r5, #4]
   8407c:	4648      	mov	r0, r9
   8407e:	f7ff ff81 	bl	83f84 <__malloc_unlock>
   84082:	4640      	mov	r0, r8
   84084:	b003      	add	sp, #12
   84086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8408a:	f022 0203 	bic.w	r2, r2, #3
   8408e:	eb02 0c05 	add.w	ip, r2, r5
   84092:	458c      	cmp	ip, r1
   84094:	dba6      	blt.n	83fe4 <_realloc_r+0x5c>
   84096:	68c2      	ldr	r2, [r0, #12]
   84098:	6881      	ldr	r1, [r0, #8]
   8409a:	46a0      	mov	r8, r4
   8409c:	60ca      	str	r2, [r1, #12]
   8409e:	4665      	mov	r5, ip
   840a0:	6091      	str	r1, [r2, #8]
   840a2:	e7df      	b.n	84064 <_realloc_r+0xdc>
   840a4:	19b9      	adds	r1, r7, r6
   840a6:	4333      	orrs	r3, r6
   840a8:	f042 0001 	orr.w	r0, r2, #1
   840ac:	607b      	str	r3, [r7, #4]
   840ae:	440a      	add	r2, r1
   840b0:	6048      	str	r0, [r1, #4]
   840b2:	6853      	ldr	r3, [r2, #4]
   840b4:	3108      	adds	r1, #8
   840b6:	f043 0301 	orr.w	r3, r3, #1
   840ba:	6053      	str	r3, [r2, #4]
   840bc:	4648      	mov	r0, r9
   840be:	f7ff f89f 	bl	83200 <_free_r>
   840c2:	e7db      	b.n	8407c <_realloc_r+0xf4>
   840c4:	428b      	cmp	r3, r1
   840c6:	da33      	bge.n	84130 <_realloc_r+0x1a8>
   840c8:	4641      	mov	r1, r8
   840ca:	4648      	mov	r0, r9
   840cc:	f7ff fb96 	bl	837fc <_malloc_r>
   840d0:	4680      	mov	r8, r0
   840d2:	2800      	cmp	r0, #0
   840d4:	d0d2      	beq.n	8407c <_realloc_r+0xf4>
   840d6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   840da:	f1a0 0108 	sub.w	r1, r0, #8
   840de:	f023 0201 	bic.w	r2, r3, #1
   840e2:	443a      	add	r2, r7
   840e4:	4291      	cmp	r1, r2
   840e6:	f000 80bc 	beq.w	84262 <_realloc_r+0x2da>
   840ea:	1f2a      	subs	r2, r5, #4
   840ec:	2a24      	cmp	r2, #36	; 0x24
   840ee:	d86e      	bhi.n	841ce <_realloc_r+0x246>
   840f0:	2a13      	cmp	r2, #19
   840f2:	d842      	bhi.n	8417a <_realloc_r+0x1f2>
   840f4:	4603      	mov	r3, r0
   840f6:	4622      	mov	r2, r4
   840f8:	6811      	ldr	r1, [r2, #0]
   840fa:	6019      	str	r1, [r3, #0]
   840fc:	6851      	ldr	r1, [r2, #4]
   840fe:	6059      	str	r1, [r3, #4]
   84100:	6892      	ldr	r2, [r2, #8]
   84102:	609a      	str	r2, [r3, #8]
   84104:	4621      	mov	r1, r4
   84106:	4648      	mov	r0, r9
   84108:	f7ff f87a 	bl	83200 <_free_r>
   8410c:	e7b6      	b.n	8407c <_realloc_r+0xf4>
   8410e:	4611      	mov	r1, r2
   84110:	b003      	add	sp, #12
   84112:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84116:	f7ff bb71 	b.w	837fc <_malloc_r>
   8411a:	f8de 2004 	ldr.w	r2, [lr, #4]
   8411e:	f106 0c10 	add.w	ip, r6, #16
   84122:	f022 0203 	bic.w	r2, r2, #3
   84126:	1950      	adds	r0, r2, r5
   84128:	4560      	cmp	r0, ip
   8412a:	da3d      	bge.n	841a8 <_realloc_r+0x220>
   8412c:	4670      	mov	r0, lr
   8412e:	e759      	b.n	83fe4 <_realloc_r+0x5c>
   84130:	46d0      	mov	r8, sl
   84132:	f858 0f08 	ldr.w	r0, [r8, #8]!
   84136:	f8da 100c 	ldr.w	r1, [sl, #12]
   8413a:	1f2a      	subs	r2, r5, #4
   8413c:	2a24      	cmp	r2, #36	; 0x24
   8413e:	60c1      	str	r1, [r0, #12]
   84140:	6088      	str	r0, [r1, #8]
   84142:	f200 80a0 	bhi.w	84286 <_realloc_r+0x2fe>
   84146:	2a13      	cmp	r2, #19
   84148:	f240 809b 	bls.w	84282 <_realloc_r+0x2fa>
   8414c:	6821      	ldr	r1, [r4, #0]
   8414e:	2a1b      	cmp	r2, #27
   84150:	f8ca 1008 	str.w	r1, [sl, #8]
   84154:	6861      	ldr	r1, [r4, #4]
   84156:	f8ca 100c 	str.w	r1, [sl, #12]
   8415a:	f200 80b2 	bhi.w	842c2 <_realloc_r+0x33a>
   8415e:	3408      	adds	r4, #8
   84160:	f10a 0210 	add.w	r2, sl, #16
   84164:	6821      	ldr	r1, [r4, #0]
   84166:	461d      	mov	r5, r3
   84168:	6011      	str	r1, [r2, #0]
   8416a:	6861      	ldr	r1, [r4, #4]
   8416c:	4657      	mov	r7, sl
   8416e:	6051      	str	r1, [r2, #4]
   84170:	68a3      	ldr	r3, [r4, #8]
   84172:	6093      	str	r3, [r2, #8]
   84174:	f8da 3004 	ldr.w	r3, [sl, #4]
   84178:	e774      	b.n	84064 <_realloc_r+0xdc>
   8417a:	6823      	ldr	r3, [r4, #0]
   8417c:	2a1b      	cmp	r2, #27
   8417e:	6003      	str	r3, [r0, #0]
   84180:	6863      	ldr	r3, [r4, #4]
   84182:	6043      	str	r3, [r0, #4]
   84184:	d862      	bhi.n	8424c <_realloc_r+0x2c4>
   84186:	f100 0308 	add.w	r3, r0, #8
   8418a:	f104 0208 	add.w	r2, r4, #8
   8418e:	e7b3      	b.n	840f8 <_realloc_r+0x170>
   84190:	4643      	mov	r3, r8
   84192:	6822      	ldr	r2, [r4, #0]
   84194:	4675      	mov	r5, lr
   84196:	601a      	str	r2, [r3, #0]
   84198:	6862      	ldr	r2, [r4, #4]
   8419a:	4657      	mov	r7, sl
   8419c:	605a      	str	r2, [r3, #4]
   8419e:	68a2      	ldr	r2, [r4, #8]
   841a0:	609a      	str	r2, [r3, #8]
   841a2:	f8da 3004 	ldr.w	r3, [sl, #4]
   841a6:	e75d      	b.n	84064 <_realloc_r+0xdc>
   841a8:	1b83      	subs	r3, r0, r6
   841aa:	4437      	add	r7, r6
   841ac:	f043 0301 	orr.w	r3, r3, #1
   841b0:	f8cb 7008 	str.w	r7, [fp, #8]
   841b4:	607b      	str	r3, [r7, #4]
   841b6:	f854 3c04 	ldr.w	r3, [r4, #-4]
   841ba:	4648      	mov	r0, r9
   841bc:	f003 0301 	and.w	r3, r3, #1
   841c0:	431e      	orrs	r6, r3
   841c2:	f844 6c04 	str.w	r6, [r4, #-4]
   841c6:	f7ff fedd 	bl	83f84 <__malloc_unlock>
   841ca:	4620      	mov	r0, r4
   841cc:	e75a      	b.n	84084 <_realloc_r+0xfc>
   841ce:	4621      	mov	r1, r4
   841d0:	f7ff fe70 	bl	83eb4 <memmove>
   841d4:	e796      	b.n	84104 <_realloc_r+0x17c>
   841d6:	eb02 0c03 	add.w	ip, r2, r3
   841da:	f106 0210 	add.w	r2, r6, #16
   841de:	4594      	cmp	ip, r2
   841e0:	f6ff af70 	blt.w	840c4 <_realloc_r+0x13c>
   841e4:	4657      	mov	r7, sl
   841e6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   841ea:	f8da 300c 	ldr.w	r3, [sl, #12]
   841ee:	1f2a      	subs	r2, r5, #4
   841f0:	2a24      	cmp	r2, #36	; 0x24
   841f2:	60cb      	str	r3, [r1, #12]
   841f4:	6099      	str	r1, [r3, #8]
   841f6:	f200 8086 	bhi.w	84306 <_realloc_r+0x37e>
   841fa:	2a13      	cmp	r2, #19
   841fc:	d977      	bls.n	842ee <_realloc_r+0x366>
   841fe:	6823      	ldr	r3, [r4, #0]
   84200:	2a1b      	cmp	r2, #27
   84202:	f8ca 3008 	str.w	r3, [sl, #8]
   84206:	6863      	ldr	r3, [r4, #4]
   84208:	f8ca 300c 	str.w	r3, [sl, #12]
   8420c:	f200 8084 	bhi.w	84318 <_realloc_r+0x390>
   84210:	3408      	adds	r4, #8
   84212:	f10a 0310 	add.w	r3, sl, #16
   84216:	6822      	ldr	r2, [r4, #0]
   84218:	601a      	str	r2, [r3, #0]
   8421a:	6862      	ldr	r2, [r4, #4]
   8421c:	605a      	str	r2, [r3, #4]
   8421e:	68a2      	ldr	r2, [r4, #8]
   84220:	609a      	str	r2, [r3, #8]
   84222:	ebc6 020c 	rsb	r2, r6, ip
   84226:	eb0a 0306 	add.w	r3, sl, r6
   8422a:	f042 0201 	orr.w	r2, r2, #1
   8422e:	f8cb 3008 	str.w	r3, [fp, #8]
   84232:	605a      	str	r2, [r3, #4]
   84234:	f8da 3004 	ldr.w	r3, [sl, #4]
   84238:	4648      	mov	r0, r9
   8423a:	f003 0301 	and.w	r3, r3, #1
   8423e:	431e      	orrs	r6, r3
   84240:	f8ca 6004 	str.w	r6, [sl, #4]
   84244:	f7ff fe9e 	bl	83f84 <__malloc_unlock>
   84248:	4638      	mov	r0, r7
   8424a:	e71b      	b.n	84084 <_realloc_r+0xfc>
   8424c:	68a3      	ldr	r3, [r4, #8]
   8424e:	2a24      	cmp	r2, #36	; 0x24
   84250:	6083      	str	r3, [r0, #8]
   84252:	68e3      	ldr	r3, [r4, #12]
   84254:	60c3      	str	r3, [r0, #12]
   84256:	d02b      	beq.n	842b0 <_realloc_r+0x328>
   84258:	f100 0310 	add.w	r3, r0, #16
   8425c:	f104 0210 	add.w	r2, r4, #16
   84260:	e74a      	b.n	840f8 <_realloc_r+0x170>
   84262:	f850 2c04 	ldr.w	r2, [r0, #-4]
   84266:	46a0      	mov	r8, r4
   84268:	f022 0203 	bic.w	r2, r2, #3
   8426c:	4415      	add	r5, r2
   8426e:	e6f9      	b.n	84064 <_realloc_r+0xdc>
   84270:	4621      	mov	r1, r4
   84272:	4640      	mov	r0, r8
   84274:	4675      	mov	r5, lr
   84276:	4657      	mov	r7, sl
   84278:	f7ff fe1c 	bl	83eb4 <memmove>
   8427c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84280:	e6f0      	b.n	84064 <_realloc_r+0xdc>
   84282:	4642      	mov	r2, r8
   84284:	e76e      	b.n	84164 <_realloc_r+0x1dc>
   84286:	4621      	mov	r1, r4
   84288:	4640      	mov	r0, r8
   8428a:	461d      	mov	r5, r3
   8428c:	4657      	mov	r7, sl
   8428e:	f7ff fe11 	bl	83eb4 <memmove>
   84292:	f8da 3004 	ldr.w	r3, [sl, #4]
   84296:	e6e5      	b.n	84064 <_realloc_r+0xdc>
   84298:	68a3      	ldr	r3, [r4, #8]
   8429a:	2a24      	cmp	r2, #36	; 0x24
   8429c:	f8ca 3010 	str.w	r3, [sl, #16]
   842a0:	68e3      	ldr	r3, [r4, #12]
   842a2:	f8ca 3014 	str.w	r3, [sl, #20]
   842a6:	d018      	beq.n	842da <_realloc_r+0x352>
   842a8:	3410      	adds	r4, #16
   842aa:	f10a 0318 	add.w	r3, sl, #24
   842ae:	e770      	b.n	84192 <_realloc_r+0x20a>
   842b0:	6922      	ldr	r2, [r4, #16]
   842b2:	f100 0318 	add.w	r3, r0, #24
   842b6:	6102      	str	r2, [r0, #16]
   842b8:	6961      	ldr	r1, [r4, #20]
   842ba:	f104 0218 	add.w	r2, r4, #24
   842be:	6141      	str	r1, [r0, #20]
   842c0:	e71a      	b.n	840f8 <_realloc_r+0x170>
   842c2:	68a1      	ldr	r1, [r4, #8]
   842c4:	2a24      	cmp	r2, #36	; 0x24
   842c6:	f8ca 1010 	str.w	r1, [sl, #16]
   842ca:	68e1      	ldr	r1, [r4, #12]
   842cc:	f8ca 1014 	str.w	r1, [sl, #20]
   842d0:	d00f      	beq.n	842f2 <_realloc_r+0x36a>
   842d2:	3410      	adds	r4, #16
   842d4:	f10a 0218 	add.w	r2, sl, #24
   842d8:	e744      	b.n	84164 <_realloc_r+0x1dc>
   842da:	6922      	ldr	r2, [r4, #16]
   842dc:	f10a 0320 	add.w	r3, sl, #32
   842e0:	f8ca 2018 	str.w	r2, [sl, #24]
   842e4:	6962      	ldr	r2, [r4, #20]
   842e6:	3418      	adds	r4, #24
   842e8:	f8ca 201c 	str.w	r2, [sl, #28]
   842ec:	e751      	b.n	84192 <_realloc_r+0x20a>
   842ee:	463b      	mov	r3, r7
   842f0:	e791      	b.n	84216 <_realloc_r+0x28e>
   842f2:	6921      	ldr	r1, [r4, #16]
   842f4:	f10a 0220 	add.w	r2, sl, #32
   842f8:	f8ca 1018 	str.w	r1, [sl, #24]
   842fc:	6961      	ldr	r1, [r4, #20]
   842fe:	3418      	adds	r4, #24
   84300:	f8ca 101c 	str.w	r1, [sl, #28]
   84304:	e72e      	b.n	84164 <_realloc_r+0x1dc>
   84306:	4621      	mov	r1, r4
   84308:	4638      	mov	r0, r7
   8430a:	f8cd c004 	str.w	ip, [sp, #4]
   8430e:	f7ff fdd1 	bl	83eb4 <memmove>
   84312:	f8dd c004 	ldr.w	ip, [sp, #4]
   84316:	e784      	b.n	84222 <_realloc_r+0x29a>
   84318:	68a3      	ldr	r3, [r4, #8]
   8431a:	2a24      	cmp	r2, #36	; 0x24
   8431c:	f8ca 3010 	str.w	r3, [sl, #16]
   84320:	68e3      	ldr	r3, [r4, #12]
   84322:	f8ca 3014 	str.w	r3, [sl, #20]
   84326:	d003      	beq.n	84330 <_realloc_r+0x3a8>
   84328:	3410      	adds	r4, #16
   8432a:	f10a 0318 	add.w	r3, sl, #24
   8432e:	e772      	b.n	84216 <_realloc_r+0x28e>
   84330:	6922      	ldr	r2, [r4, #16]
   84332:	f10a 0320 	add.w	r3, sl, #32
   84336:	f8ca 2018 	str.w	r2, [sl, #24]
   8433a:	6962      	ldr	r2, [r4, #20]
   8433c:	3418      	adds	r4, #24
   8433e:	f8ca 201c 	str.w	r2, [sl, #28]
   84342:	e768      	b.n	84216 <_realloc_r+0x28e>
   84344:	20070590 	.word	0x20070590

00084348 <_sbrk_r>:
   84348:	b538      	push	{r3, r4, r5, lr}
   8434a:	4c07      	ldr	r4, [pc, #28]	; (84368 <_sbrk_r+0x20>)
   8434c:	2300      	movs	r3, #0
   8434e:	4605      	mov	r5, r0
   84350:	4608      	mov	r0, r1
   84352:	6023      	str	r3, [r4, #0]
   84354:	f7fc fc92 	bl	80c7c <_sbrk>
   84358:	1c43      	adds	r3, r0, #1
   8435a:	d000      	beq.n	8435e <_sbrk_r+0x16>
   8435c:	bd38      	pop	{r3, r4, r5, pc}
   8435e:	6823      	ldr	r3, [r4, #0]
   84360:	2b00      	cmp	r3, #0
   84362:	d0fb      	beq.n	8435c <_sbrk_r+0x14>
   84364:	602b      	str	r3, [r5, #0]
   84366:	bd38      	pop	{r3, r4, r5, pc}
   84368:	20070a90 	.word	0x20070a90

0008436c <__sread>:
   8436c:	b510      	push	{r4, lr}
   8436e:	460c      	mov	r4, r1
   84370:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84374:	f000 f99e 	bl	846b4 <_read_r>
   84378:	2800      	cmp	r0, #0
   8437a:	db03      	blt.n	84384 <__sread+0x18>
   8437c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8437e:	4403      	add	r3, r0
   84380:	6523      	str	r3, [r4, #80]	; 0x50
   84382:	bd10      	pop	{r4, pc}
   84384:	89a3      	ldrh	r3, [r4, #12]
   84386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8438a:	81a3      	strh	r3, [r4, #12]
   8438c:	bd10      	pop	{r4, pc}
   8438e:	bf00      	nop

00084390 <__swrite>:
   84390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84394:	460c      	mov	r4, r1
   84396:	8989      	ldrh	r1, [r1, #12]
   84398:	461d      	mov	r5, r3
   8439a:	05cb      	lsls	r3, r1, #23
   8439c:	4616      	mov	r6, r2
   8439e:	4607      	mov	r7, r0
   843a0:	d506      	bpl.n	843b0 <__swrite+0x20>
   843a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   843a6:	2200      	movs	r2, #0
   843a8:	2302      	movs	r3, #2
   843aa:	f000 f96f 	bl	8468c <_lseek_r>
   843ae:	89a1      	ldrh	r1, [r4, #12]
   843b0:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   843b4:	81a1      	strh	r1, [r4, #12]
   843b6:	4638      	mov	r0, r7
   843b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   843bc:	4632      	mov	r2, r6
   843be:	462b      	mov	r3, r5
   843c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   843c4:	f000 b87a 	b.w	844bc <_write_r>

000843c8 <__sseek>:
   843c8:	b510      	push	{r4, lr}
   843ca:	460c      	mov	r4, r1
   843cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   843d0:	f000 f95c 	bl	8468c <_lseek_r>
   843d4:	89a3      	ldrh	r3, [r4, #12]
   843d6:	1c42      	adds	r2, r0, #1
   843d8:	bf0e      	itee	eq
   843da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   843de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   843e2:	6520      	strne	r0, [r4, #80]	; 0x50
   843e4:	81a3      	strh	r3, [r4, #12]
   843e6:	bd10      	pop	{r4, pc}

000843e8 <__sclose>:
   843e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   843ec:	f000 b8ce 	b.w	8458c <_close_r>

000843f0 <strlen>:
   843f0:	f020 0103 	bic.w	r1, r0, #3
   843f4:	f010 0003 	ands.w	r0, r0, #3
   843f8:	f1c0 0000 	rsb	r0, r0, #0
   843fc:	f851 3b04 	ldr.w	r3, [r1], #4
   84400:	f100 0c04 	add.w	ip, r0, #4
   84404:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84408:	f06f 0200 	mvn.w	r2, #0
   8440c:	bf1c      	itt	ne
   8440e:	fa22 f20c 	lsrne.w	r2, r2, ip
   84412:	4313      	orrne	r3, r2
   84414:	f04f 0c01 	mov.w	ip, #1
   84418:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8441c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84420:	eba3 020c 	sub.w	r2, r3, ip
   84424:	ea22 0203 	bic.w	r2, r2, r3
   84428:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   8442c:	bf04      	itt	eq
   8442e:	f851 3b04 	ldreq.w	r3, [r1], #4
   84432:	3004      	addeq	r0, #4
   84434:	d0f4      	beq.n	84420 <strlen+0x30>
   84436:	f013 0fff 	tst.w	r3, #255	; 0xff
   8443a:	bf1f      	itttt	ne
   8443c:	3001      	addne	r0, #1
   8443e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84442:	3001      	addne	r0, #1
   84444:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84448:	bf18      	it	ne
   8444a:	3001      	addne	r0, #1
   8444c:	4770      	bx	lr
   8444e:	bf00      	nop

00084450 <_wcrtomb_r>:
   84450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84454:	461e      	mov	r6, r3
   84456:	b086      	sub	sp, #24
   84458:	460c      	mov	r4, r1
   8445a:	4605      	mov	r5, r0
   8445c:	4617      	mov	r7, r2
   8445e:	4b0f      	ldr	r3, [pc, #60]	; (8449c <_wcrtomb_r+0x4c>)
   84460:	b191      	cbz	r1, 84488 <_wcrtomb_r+0x38>
   84462:	f8d3 8000 	ldr.w	r8, [r3]
   84466:	f7ff f947 	bl	836f8 <__locale_charset>
   8446a:	9600      	str	r6, [sp, #0]
   8446c:	4603      	mov	r3, r0
   8446e:	4621      	mov	r1, r4
   84470:	463a      	mov	r2, r7
   84472:	4628      	mov	r0, r5
   84474:	47c0      	blx	r8
   84476:	1c43      	adds	r3, r0, #1
   84478:	d103      	bne.n	84482 <_wcrtomb_r+0x32>
   8447a:	2200      	movs	r2, #0
   8447c:	238a      	movs	r3, #138	; 0x8a
   8447e:	6032      	str	r2, [r6, #0]
   84480:	602b      	str	r3, [r5, #0]
   84482:	b006      	add	sp, #24
   84484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84488:	681f      	ldr	r7, [r3, #0]
   8448a:	f7ff f935 	bl	836f8 <__locale_charset>
   8448e:	9600      	str	r6, [sp, #0]
   84490:	4603      	mov	r3, r0
   84492:	4622      	mov	r2, r4
   84494:	4628      	mov	r0, r5
   84496:	a903      	add	r1, sp, #12
   84498:	47b8      	blx	r7
   8449a:	e7ec      	b.n	84476 <_wcrtomb_r+0x26>
   8449c:	200709a0 	.word	0x200709a0

000844a0 <__ascii_wctomb>:
   844a0:	b121      	cbz	r1, 844ac <__ascii_wctomb+0xc>
   844a2:	2aff      	cmp	r2, #255	; 0xff
   844a4:	d804      	bhi.n	844b0 <__ascii_wctomb+0x10>
   844a6:	700a      	strb	r2, [r1, #0]
   844a8:	2001      	movs	r0, #1
   844aa:	4770      	bx	lr
   844ac:	4608      	mov	r0, r1
   844ae:	4770      	bx	lr
   844b0:	238a      	movs	r3, #138	; 0x8a
   844b2:	6003      	str	r3, [r0, #0]
   844b4:	f04f 30ff 	mov.w	r0, #4294967295
   844b8:	4770      	bx	lr
   844ba:	bf00      	nop

000844bc <_write_r>:
   844bc:	b570      	push	{r4, r5, r6, lr}
   844be:	4c08      	ldr	r4, [pc, #32]	; (844e0 <_write_r+0x24>)
   844c0:	4606      	mov	r6, r0
   844c2:	2500      	movs	r5, #0
   844c4:	4608      	mov	r0, r1
   844c6:	4611      	mov	r1, r2
   844c8:	461a      	mov	r2, r3
   844ca:	6025      	str	r5, [r4, #0]
   844cc:	f7fb ff4e 	bl	8036c <_write>
   844d0:	1c43      	adds	r3, r0, #1
   844d2:	d000      	beq.n	844d6 <_write_r+0x1a>
   844d4:	bd70      	pop	{r4, r5, r6, pc}
   844d6:	6823      	ldr	r3, [r4, #0]
   844d8:	2b00      	cmp	r3, #0
   844da:	d0fb      	beq.n	844d4 <_write_r+0x18>
   844dc:	6033      	str	r3, [r6, #0]
   844de:	bd70      	pop	{r4, r5, r6, pc}
   844e0:	20070a90 	.word	0x20070a90

000844e4 <__register_exitproc>:
   844e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   844e6:	4c27      	ldr	r4, [pc, #156]	; (84584 <__register_exitproc+0xa0>)
   844e8:	b085      	sub	sp, #20
   844ea:	6826      	ldr	r6, [r4, #0]
   844ec:	4607      	mov	r7, r0
   844ee:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   844f2:	2c00      	cmp	r4, #0
   844f4:	d040      	beq.n	84578 <__register_exitproc+0x94>
   844f6:	6865      	ldr	r5, [r4, #4]
   844f8:	2d1f      	cmp	r5, #31
   844fa:	dd1e      	ble.n	8453a <__register_exitproc+0x56>
   844fc:	4822      	ldr	r0, [pc, #136]	; (84588 <__register_exitproc+0xa4>)
   844fe:	b918      	cbnz	r0, 84508 <__register_exitproc+0x24>
   84500:	f04f 30ff 	mov.w	r0, #4294967295
   84504:	b005      	add	sp, #20
   84506:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84508:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8450c:	9103      	str	r1, [sp, #12]
   8450e:	9202      	str	r2, [sp, #8]
   84510:	9301      	str	r3, [sp, #4]
   84512:	f7ff f96b 	bl	837ec <malloc>
   84516:	9903      	ldr	r1, [sp, #12]
   84518:	4604      	mov	r4, r0
   8451a:	9a02      	ldr	r2, [sp, #8]
   8451c:	9b01      	ldr	r3, [sp, #4]
   8451e:	2800      	cmp	r0, #0
   84520:	d0ee      	beq.n	84500 <__register_exitproc+0x1c>
   84522:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84526:	2000      	movs	r0, #0
   84528:	6025      	str	r5, [r4, #0]
   8452a:	6060      	str	r0, [r4, #4]
   8452c:	4605      	mov	r5, r0
   8452e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84532:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84536:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8453a:	b93f      	cbnz	r7, 8454c <__register_exitproc+0x68>
   8453c:	1c6b      	adds	r3, r5, #1
   8453e:	2000      	movs	r0, #0
   84540:	3502      	adds	r5, #2
   84542:	6063      	str	r3, [r4, #4]
   84544:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84548:	b005      	add	sp, #20
   8454a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8454c:	2601      	movs	r6, #1
   8454e:	40ae      	lsls	r6, r5
   84550:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84554:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84558:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8455c:	2f02      	cmp	r7, #2
   8455e:	ea42 0206 	orr.w	r2, r2, r6
   84562:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84566:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8456a:	d1e7      	bne.n	8453c <__register_exitproc+0x58>
   8456c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84570:	431e      	orrs	r6, r3
   84572:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84576:	e7e1      	b.n	8453c <__register_exitproc+0x58>
   84578:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8457c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84580:	e7b9      	b.n	844f6 <__register_exitproc+0x12>
   84582:	bf00      	nop
   84584:	00084700 	.word	0x00084700
   84588:	000837ed 	.word	0x000837ed

0008458c <_close_r>:
   8458c:	b538      	push	{r3, r4, r5, lr}
   8458e:	4c07      	ldr	r4, [pc, #28]	; (845ac <_close_r+0x20>)
   84590:	2300      	movs	r3, #0
   84592:	4605      	mov	r5, r0
   84594:	4608      	mov	r0, r1
   84596:	6023      	str	r3, [r4, #0]
   84598:	f7fc fb8a 	bl	80cb0 <_close>
   8459c:	1c43      	adds	r3, r0, #1
   8459e:	d000      	beq.n	845a2 <_close_r+0x16>
   845a0:	bd38      	pop	{r3, r4, r5, pc}
   845a2:	6823      	ldr	r3, [r4, #0]
   845a4:	2b00      	cmp	r3, #0
   845a6:	d0fb      	beq.n	845a0 <_close_r+0x14>
   845a8:	602b      	str	r3, [r5, #0]
   845aa:	bd38      	pop	{r3, r4, r5, pc}
   845ac:	20070a90 	.word	0x20070a90

000845b0 <_fclose_r>:
   845b0:	b570      	push	{r4, r5, r6, lr}
   845b2:	460c      	mov	r4, r1
   845b4:	4605      	mov	r5, r0
   845b6:	b131      	cbz	r1, 845c6 <_fclose_r+0x16>
   845b8:	b110      	cbz	r0, 845c0 <_fclose_r+0x10>
   845ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   845bc:	2b00      	cmp	r3, #0
   845be:	d02f      	beq.n	84620 <_fclose_r+0x70>
   845c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   845c4:	b90b      	cbnz	r3, 845ca <_fclose_r+0x1a>
   845c6:	2000      	movs	r0, #0
   845c8:	bd70      	pop	{r4, r5, r6, pc}
   845ca:	4628      	mov	r0, r5
   845cc:	4621      	mov	r1, r4
   845ce:	f7fe fcb7 	bl	82f40 <_fflush_r>
   845d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   845d4:	4606      	mov	r6, r0
   845d6:	b133      	cbz	r3, 845e6 <_fclose_r+0x36>
   845d8:	4628      	mov	r0, r5
   845da:	69e1      	ldr	r1, [r4, #28]
   845dc:	4798      	blx	r3
   845de:	2800      	cmp	r0, #0
   845e0:	bfb8      	it	lt
   845e2:	f04f 36ff 	movlt.w	r6, #4294967295
   845e6:	89a3      	ldrh	r3, [r4, #12]
   845e8:	061b      	lsls	r3, r3, #24
   845ea:	d41c      	bmi.n	84626 <_fclose_r+0x76>
   845ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
   845ee:	b141      	cbz	r1, 84602 <_fclose_r+0x52>
   845f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   845f4:	4299      	cmp	r1, r3
   845f6:	d002      	beq.n	845fe <_fclose_r+0x4e>
   845f8:	4628      	mov	r0, r5
   845fa:	f7fe fe01 	bl	83200 <_free_r>
   845fe:	2300      	movs	r3, #0
   84600:	6323      	str	r3, [r4, #48]	; 0x30
   84602:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84604:	b121      	cbz	r1, 84610 <_fclose_r+0x60>
   84606:	4628      	mov	r0, r5
   84608:	f7fe fdfa 	bl	83200 <_free_r>
   8460c:	2300      	movs	r3, #0
   8460e:	6463      	str	r3, [r4, #68]	; 0x44
   84610:	f7fe fd2c 	bl	8306c <__sfp_lock_acquire>
   84614:	2300      	movs	r3, #0
   84616:	81a3      	strh	r3, [r4, #12]
   84618:	f7fe fd2a 	bl	83070 <__sfp_lock_release>
   8461c:	4630      	mov	r0, r6
   8461e:	bd70      	pop	{r4, r5, r6, pc}
   84620:	f7fe fcaa 	bl	82f78 <__sinit>
   84624:	e7cc      	b.n	845c0 <_fclose_r+0x10>
   84626:	4628      	mov	r0, r5
   84628:	6921      	ldr	r1, [r4, #16]
   8462a:	f7fe fde9 	bl	83200 <_free_r>
   8462e:	e7dd      	b.n	845ec <_fclose_r+0x3c>

00084630 <fclose>:
   84630:	4b02      	ldr	r3, [pc, #8]	; (8463c <fclose+0xc>)
   84632:	4601      	mov	r1, r0
   84634:	6818      	ldr	r0, [r3, #0]
   84636:	f7ff bfbb 	b.w	845b0 <_fclose_r>
   8463a:	bf00      	nop
   8463c:	20070568 	.word	0x20070568

00084640 <_fstat_r>:
   84640:	b538      	push	{r3, r4, r5, lr}
   84642:	4c08      	ldr	r4, [pc, #32]	; (84664 <_fstat_r+0x24>)
   84644:	2300      	movs	r3, #0
   84646:	4605      	mov	r5, r0
   84648:	4608      	mov	r0, r1
   8464a:	4611      	mov	r1, r2
   8464c:	6023      	str	r3, [r4, #0]
   8464e:	f7fc fb33 	bl	80cb8 <_fstat>
   84652:	1c43      	adds	r3, r0, #1
   84654:	d000      	beq.n	84658 <_fstat_r+0x18>
   84656:	bd38      	pop	{r3, r4, r5, pc}
   84658:	6823      	ldr	r3, [r4, #0]
   8465a:	2b00      	cmp	r3, #0
   8465c:	d0fb      	beq.n	84656 <_fstat_r+0x16>
   8465e:	602b      	str	r3, [r5, #0]
   84660:	bd38      	pop	{r3, r4, r5, pc}
   84662:	bf00      	nop
   84664:	20070a90 	.word	0x20070a90

00084668 <_isatty_r>:
   84668:	b538      	push	{r3, r4, r5, lr}
   8466a:	4c07      	ldr	r4, [pc, #28]	; (84688 <_isatty_r+0x20>)
   8466c:	2300      	movs	r3, #0
   8466e:	4605      	mov	r5, r0
   84670:	4608      	mov	r0, r1
   84672:	6023      	str	r3, [r4, #0]
   84674:	f7fc fb26 	bl	80cc4 <_isatty>
   84678:	1c43      	adds	r3, r0, #1
   8467a:	d000      	beq.n	8467e <_isatty_r+0x16>
   8467c:	bd38      	pop	{r3, r4, r5, pc}
   8467e:	6823      	ldr	r3, [r4, #0]
   84680:	2b00      	cmp	r3, #0
   84682:	d0fb      	beq.n	8467c <_isatty_r+0x14>
   84684:	602b      	str	r3, [r5, #0]
   84686:	bd38      	pop	{r3, r4, r5, pc}
   84688:	20070a90 	.word	0x20070a90

0008468c <_lseek_r>:
   8468c:	b570      	push	{r4, r5, r6, lr}
   8468e:	4c08      	ldr	r4, [pc, #32]	; (846b0 <_lseek_r+0x24>)
   84690:	4606      	mov	r6, r0
   84692:	2500      	movs	r5, #0
   84694:	4608      	mov	r0, r1
   84696:	4611      	mov	r1, r2
   84698:	461a      	mov	r2, r3
   8469a:	6025      	str	r5, [r4, #0]
   8469c:	f7fc fb14 	bl	80cc8 <_lseek>
   846a0:	1c43      	adds	r3, r0, #1
   846a2:	d000      	beq.n	846a6 <_lseek_r+0x1a>
   846a4:	bd70      	pop	{r4, r5, r6, pc}
   846a6:	6823      	ldr	r3, [r4, #0]
   846a8:	2b00      	cmp	r3, #0
   846aa:	d0fb      	beq.n	846a4 <_lseek_r+0x18>
   846ac:	6033      	str	r3, [r6, #0]
   846ae:	bd70      	pop	{r4, r5, r6, pc}
   846b0:	20070a90 	.word	0x20070a90

000846b4 <_read_r>:
   846b4:	b570      	push	{r4, r5, r6, lr}
   846b6:	4c08      	ldr	r4, [pc, #32]	; (846d8 <_read_r+0x24>)
   846b8:	4606      	mov	r6, r0
   846ba:	2500      	movs	r5, #0
   846bc:	4608      	mov	r0, r1
   846be:	4611      	mov	r1, r2
   846c0:	461a      	mov	r2, r3
   846c2:	6025      	str	r5, [r4, #0]
   846c4:	f7fb fe32 	bl	8032c <_read>
   846c8:	1c43      	adds	r3, r0, #1
   846ca:	d000      	beq.n	846ce <_read_r+0x1a>
   846cc:	bd70      	pop	{r4, r5, r6, pc}
   846ce:	6823      	ldr	r3, [r4, #0]
   846d0:	2b00      	cmp	r3, #0
   846d2:	d0fb      	beq.n	846cc <_read_r+0x18>
   846d4:	6033      	str	r3, [r6, #0]
   846d6:	bd70      	pop	{r4, r5, r6, pc}
   846d8:	20070a90 	.word	0x20070a90
   846dc:	736e6f43 	.word	0x736e6f43
   846e0:	20656c6f 	.word	0x20656c6f
   846e4:	64616572 	.word	0x64616572
   846e8:	00000a79 	.word	0x00000a79
   846ec:	3d3d3d3d 	.word	0x3d3d3d3d
   846f0:	3d3d3d3d 	.word	0x3d3d3d3d
   846f4:	3d3d3d3d 	.word	0x3d3d3d3d
   846f8:	00000a3d 	.word	0x00000a3d
   846fc:	00000043 	.word	0x00000043

00084700 <_global_impure_ptr>:
   84700:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   84710:	46454443 00000000 33323130 37363534     CDEF....01234567
   84720:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84730:	0000296c                                l)..

00084734 <zeroes.6721>:
   84734:	30303030 30303030 30303030 30303030     0000000000000000

00084744 <blanks.6720>:
   84744:	20202020 20202020 20202020 20202020                     

00084754 <_init>:
   84754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84756:	bf00      	nop
   84758:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8475a:	bc08      	pop	{r3}
   8475c:	469e      	mov	lr, r3
   8475e:	4770      	bx	lr

00084760 <__init_array_start>:
   84760:	00082dd9 	.word	0x00082dd9

00084764 <__frame_dummy_init_array_entry>:
   84764:	00080119                                ....

00084768 <_fini>:
   84768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8476a:	bf00      	nop
   8476c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8476e:	bc08      	pop	{r3}
   84770:	469e      	mov	lr, r3
   84772:	4770      	bx	lr

00084774 <__fini_array_start>:
   84774:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070138 	.word	0x20070138

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <SystemCoreClock>:
20070138:	003d0900 00000000                       ..=.....

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	000846fc 00000000 00000000 00000000     .F..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000844a1                                .D..
