verilog xil_defaultlib --include "../../../../zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
