0.6
2018.3
Dec  6 2018
23:39:36
/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.srcs/sim_1/new/NegEdgeDFF_Sim.v,1572649384,verilog,,,,NegEdgeDFF_Sim,,,,,,,,
/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.srcs/sources_1/new/NegEdgeDFF.v,1572649257,verilog,,/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.srcs/sim_1/new/NegEdgeDFF_Sim.v,,NegEdgeDFF,,,,,,,,
