Warning: Design 'rast' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     U-2022.12-SP1
Date:        Thu Nov 30 11:30:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    604
    Multiply driven inputs (LINT-6)                               489
    Unconnected ports (LINT-28)                                   115

Cells                                                             116
    Connected to power or ground (LINT-32)                        115
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Multiply driven net with constant driver (LINT-54)              1

Tristate                                                            1
    A tristate bus has a non tri-state driver (LINT-34)             1
--------------------------------------------------------------------------------

Warning: In design 'rast', input port 'tri_R10S[2][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[2][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[1][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'tri_R10S[0][0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'color_R10U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'validTri_R10H' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'screen_RnnnnS[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'subSample_RnnnnU[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'rast', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'tri_R16S[0][2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[2][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'color_R16U[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[1][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][23]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][22]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][21]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][20]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][19]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][18]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][17]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][16]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][15]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][14]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][13]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][12]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][11]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][10]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][9]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][8]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][7]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][6]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'sample_R16S[0][0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', input port 'rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[2][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][12]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][11]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][10]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][9]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][8]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][7]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][6]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][5]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][4]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][3]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][2]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][1]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][2][0]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[1][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][1][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][23]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][22]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][21]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][20]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][19]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][18]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][17]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][16]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][15]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][14]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'tri_R16S[0][0][13]' is not connected to any nets. (LINT-28)
Warning: In design 'sampletest_SIGFIG24_RADIX10_VERTS3_AXIS3_COLORS3_PIPE_DEPTH2', port 'validSamp_R16H' is not connected to any nets. (LINT-28)
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[2][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][12]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][11]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][10]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][9]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][8]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][7]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][6]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][5]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][4]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][3]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][2]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][1]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][2][0]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[1][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][1][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][23]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][22]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][21]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][20]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][19]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][18]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][17]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][16]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][15]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][14]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'tri_R16S[0][0][13]' is connected to logic 0. 
Warning: In design 'rast', a pin on submodule 'sampletest' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'validSamp_R16H' is connected to logic 0. 
Warning: In design 'rast', the same net is connected to more than one pin on submodule 'sampletest'. (LINT-33)
   Net 'n115' is connected to pins 'tri_R16S[2][2][23]', 'tri_R16S[2][2][22]'', 'tri_R16S[2][2][21]', 'tri_R16S[2][2][20]', 'tri_R16S[2][2][19]', 'tri_R16S[2][2][18]', 'tri_R16S[2][2][17]', 'tri_R16S[2][2][16]', 'tri_R16S[2][2][15]', 'tri_R16S[2][2][14]', 'tri_R16S[2][2][13]', 'tri_R16S[2][2][12]', 'tri_R16S[2][2][11]', 'tri_R16S[2][2][10]', 'tri_R16S[2][2][9]', 'tri_R16S[2][2][8]', 'tri_R16S[2][2][7]', 'tri_R16S[2][2][6]', 'tri_R16S[2][2][5]', 'tri_R16S[2][2][4]', 'tri_R16S[2][2][3]', 'tri_R16S[2][2][2]', 'tri_R16S[2][2][1]', 'tri_R16S[2][2][0]', 'tri_R16S[2][1][23]', 'tri_R16S[2][1][22]', 'tri_R16S[2][1][21]', 'tri_R16S[2][1][20]', 'tri_R16S[2][1][19]', 'tri_R16S[2][1][18]', 'tri_R16S[2][1][17]', 'tri_R16S[2][1][16]', 'tri_R16S[2][1][15]', 'tri_R16S[2][1][14]', 'tri_R16S[2][1][13]', 'tri_R16S[2][0][23]', 'tri_R16S[2][0][22]', 'tri_R16S[2][0][21]', 'tri_R16S[2][0][20]', 'tri_R16S[2][0][19]', 'tri_R16S[2][0][18]', 'tri_R16S[2][0][17]', 'tri_R16S[2][0][16]', 'tri_R16S[2][0][15]', 'tri_R16S[2][0][14]', 'tri_R16S[2][0][13]', 'tri_R16S[1][2][23]', 'tri_R16S[1][2][22]', 'tri_R16S[1][2][21]', 'tri_R16S[1][2][20]', 'tri_R16S[1][2][19]', 'tri_R16S[1][2][18]', 'tri_R16S[1][2][17]', 'tri_R16S[1][2][16]', 'tri_R16S[1][2][15]', 'tri_R16S[1][2][14]', 'tri_R16S[1][2][13]', 'tri_R16S[1][2][12]', 'tri_R16S[1][2][11]', 'tri_R16S[1][2][10]', 'tri_R16S[1][2][9]', 'tri_R16S[1][2][8]', 'tri_R16S[1][2][7]', 'tri_R16S[1][2][6]', 'tri_R16S[1][2][5]', 'tri_R16S[1][2][4]', 'tri_R16S[1][2][3]', 'tri_R16S[1][2][2]', 'tri_R16S[1][2][1]', 'tri_R16S[1][2][0]', 'tri_R16S[1][1][23]', 'tri_R16S[1][1][22]', 'tri_R16S[1][1][21]', 'tri_R16S[1][1][20]', 'tri_R16S[1][1][19]', 'tri_R16S[1][1][18]', 'tri_R16S[1][1][17]', 'tri_R16S[1][1][16]', 'tri_R16S[1][1][15]', 'tri_R16S[1][1][14]', 'tri_R16S[1][1][13]', 'tri_R16S[1][0][23]', 'tri_R16S[1][0][22]', 'tri_R16S[1][0][21]', 'tri_R16S[1][0][20]', 'tri_R16S[1][0][19]', 'tri_R16S[1][0][18]', 'tri_R16S[1][0][17]', 'tri_R16S[1][0][16]', 'tri_R16S[1][0][15]', 'tri_R16S[1][0][14]', 'tri_R16S[1][0][13]', 'tri_R16S[0][1][23]', 'tri_R16S[0][1][22]', 'tri_R16S[0][1][21]', 'tri_R16S[0][1][20]', 'tri_R16S[0][1][19]', 'tri_R16S[0][1][18]', 'tri_R16S[0][1][17]', 'tri_R16S[0][1][16]', 'tri_R16S[0][1][15]', 'tri_R16S[0][1][14]', 'tri_R16S[0][1][13]', 'tri_R16S[0][0][23]', 'tri_R16S[0][0][22]', 'tri_R16S[0][0][21]', 'tri_R16S[0][0][20]', 'tri_R16S[0][0][19]', 'tri_R16S[0][0][18]', 'tri_R16S[0][0][17]', 'tri_R16S[0][0][16]', 'tri_R16S[0][0][15]', 'tri_R16S[0][0][14]', 'tri_R16S[0][0][13]', 'validSamp_R16H'.
Warning: In design 'rast', three-state bus 'sampletest/n4836' has non three-state driver 'sampletest/U1/**logic_1**'. (LINT-34)
Warning: In design 'rast', multiply-driven net 'sampletest/n4836' is driven by constant 1. (LINT-54)
1
