module comp1bit_tb;
    reg a,b;
    wire a_g_b, a_l_b, a_eq_b;
comp1bit comp1bit_tb(
   .a(a),
   .b(b),
   .a_g_b(a_g_b),
   .a_l_b(a_l_b),
   .a_eq_b(a_eq_b));
initial begin
  $monitor("Time=%0t,a=%b,b=%b,a_g_b=%b,a_l_b=%b,a_eq_b=%b",
            $time,a,b,a_g_b,a_l_b,a_eq_b);
     a=0;b=0;#10;
     a=0;b=1;#10;
     a=1;b=0;#10;
     a=1;b=1;#10;
     $finish;
 end
endmodule
