{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4797, "design__instance__area": 33095.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0022508949041366577, "power__switching__total": 0.001153436372987926, "power__leakage__total": 3.8383895173410565e-08, "power__total": 0.0034043698105961084, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28310080081499256, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28790856624795347, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.307827883007803, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.888345422367154, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.307828, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.882044, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.30159361972573273, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.30569733720771575, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8433006753819917, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.623789260124041, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.843301, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.623789, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2751338401649614, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27852684835763036, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10990680898690036, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.742385063325457, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.109907, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 44, "design__max_fanout_violation__count": 48, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.272943425586578, "clock__skew__worst_setup": 0.27415440138493663, "timing__hold__ws": 0.10758072515107082, "timing__setup__ws": 2.4605331801817636, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.107581, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.460533, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 298.95 309.67", "design__core__bbox": "5.52 10.88 293.02 296.48", "design__io": 77, "design__die__area": 92575.8, "design__core__area": 82110, "design__instance__count__stdcell": 4797, "design__instance__area__stdcell": 33095.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.403063, "design__instance__utilization__stdcell": 0.403063, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 92, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2250, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5937, "design__instance__count__class:tap_cell": 1177, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8125276, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 86680.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 744, "design__instance__count__class:clock_buffer": 82, "design__instance__count__class:clock_inverter": 41, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 181, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 3, "design__instance__count__class:antenna_cell": 3, "route__net": 3593, "route__net__special": 2, "route__drc_errors__iter:1": 1584, "route__wirelength__iter:1": 97166, "route__drc_errors__iter:2": 644, "route__wirelength__iter:2": 96478, "route__drc_errors__iter:3": 715, "route__wirelength__iter:3": 96404, "route__drc_errors__iter:4": 159, "route__wirelength__iter:4": 96292, "route__drc_errors__iter:5": 10, "route__wirelength__iter:5": 96290, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 96290, "route__drc_errors": 0, "route__wirelength": 96290, "route__vias": 25071, "route__vias__singlecut": 25071, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 490.8, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 58, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 58, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 58, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2800287025966674, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.28214634205372835, "timing__hold__ws__corner:min_tt_025C_1v80": 0.30386938270154795, "timing__setup__ws__corner:min_tt_025C_1v80": 9.064263374218777, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.303869, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.979289, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 58, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2977364827844927, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.29783340525728363, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8363916462820462, "timing__setup__ws__corner:min_ss_100C_1v60": 2.7834428882941302, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.836392, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.783443, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 58, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.272943425586578, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.27415440138493663, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10758072515107082, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.853658723427783, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107581, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 58, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 48, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.28649802785527445, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2962208062684082, "timing__hold__ws__corner:max_tt_025C_1v80": 0.31072867380858354, "timing__setup__ws__corner:max_tt_025C_1v80": 8.742060656148487, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.310729, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.785727, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 58, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 44, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 48, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30655776007613467, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3171301921940439, "timing__hold__ws__corner:max_ss_100C_1v60": 0.849583649700645, "timing__setup__ws__corner:max_ss_100C_1v60": 2.4605331801817636, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.849584, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.460533, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 58, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 48, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2780066533447301, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2855596673283226, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11239759441309113, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.648435323789338, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.112398, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 58, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 58, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7995, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.7999, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000498414, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000528737, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000101718, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000528737, "design_powergrid__voltage__worst": 0.000528737, "design_powergrid__voltage__worst__net:VPWR": 1.7995, "design_powergrid__drop__worst": 0.000528737, "design_powergrid__drop__worst__net:VPWR": 0.000498414, "design_powergrid__voltage__worst__net:VGND": 0.000528737, "design_powergrid__drop__worst__net:VGND": 0.000528737, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000102, "ir__drop__worst": 0.000498, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}