# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../as2.srcs/sources_1/new/assignment2.v" \
"../../../../as2.srcs/sources_1/new/four_bit_adder.v" \
"../../../../as2.srcs/sources_1/new/one_bit_adder.v" \
"../../../../as2.srcs/sources_1/new/three_bit_adder.v" \
"../../../../as2.srcs/sim_1/new/sim_assignment2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
