#cell2 * mx4sc_fp hns * 1 CMOS 1024 v8r4.4
# "20-Nov-97 GMT" "10:06:43 GMT" "20-Nov-97 GMT" "10:06:43 GMT" fitpath * .
H 3;
B 0 13;
X 1 1 I3;
X 4 2 I2;
X 8 3 I0;
X 5 4 I1;
X 3 5 S1I1;
X 2 6 S0I1;
X 12 7 S0I0;
X 13 8 S1I0;
X 10 9 S3I0;
X 11 10 S2I0;
X 9 11 O;
X 6 12 VDD;
X 7 13 VSS;
G 14 BULK;
T P u3 @ 18 1 .3438E-01 1 16 15 6;
T P u2 @ 18 1 .3438E-01 2 16 6 6;
T E u4 @ 9 1 .1719E-01 1 17 15 7;
T E u5 @ 9 1 .1719E-01 3 17 7 7;
T P u8 @ 18 1 .3438E-01 4 19 15 6;
T P u9 @ 18 1 .3438E-01 3 6 19 6;
T E u6 @ 9 1 .1719E-01 4 18 15 7;
T E u7 @ 9 1 .1719E-01 2 7 18 7;
T P u12 @ 18 1 .3438E-01 21 24 9 6;
T P u10 @ 18 1 .3438E-01 10 6 24 6;
T P u16 @ 18 1 .3438E-01 15 23 9 6;
T P u14 @ 18 1 .3438E-01 11 23 6 6;
T E u18 @ 9 1 .1719E-01 21 22 9 7;
T E u22 @ 9 1 .1719E-01 15 20 9 7;
T E u20 @ 9 1 .1719E-01 10 20 7 7;
T E u24 @ 9 1 .1719E-01 11 7 22 7;
T P u19 @ 18 1 .3438E-01 5 28 21 6;
T P u21 @ 18 1 .3438E-01 12 6 28 6;
T P u23 @ 18 1 .3438E-01 8 27 21 6;
T P u25 @ 18 1 .3438E-01 13 27 6 6;
T E u26 @ 9 1 .1719E-01 5 26 21 7;
T E u28 @ 9 1 .1719E-01 8 25 21 7;
T E u30 @ 9 1 .1719E-01 12 25 7 7;
T E u32 @ 9 1 .1719E-01 13 7 26 7;
E;
