and r0, r1, r0 
bic r1, r0, #8 
add r2, r3, r1 
tst r3, #9 
subne r0, r3, #1 
sub r1, r0, r2, lsl #6 
mov r2, r1 
