{"sha": "a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTBhYjU0ZGUwZWMzZTBkNDhiMmE2ODFmN2Y3OGZlMTRiYzQwOTllYg==", "commit": {"author": {"name": "Jakub Jelinek", "email": "jakub@redhat.com", "date": "2020-01-09T08:20:25Z"}, "committer": {"name": "Jakub Jelinek", "email": "jakub@gcc.gnu.org", "date": "2020-01-09T08:20:25Z"}, "message": "re PR inline-asm/93202 ([RISCV] ICE when using inline asm 'h' operand modifier)\n\n\tPR inline-asm/93202\n\t* config/riscv/riscv.c (riscv_print_operand_reloc): Use\n\toutput_operand_lossage instead of gcc_unreachable.\n\t* doc/md.texi (riscv f constraint): Fix typo.\n\n\t* gcc.target/riscv/pr93202.c: New test.\n\nFrom-SVN: r280030", "tree": {"sha": "8037e4dcbc3ba93e09417edb92f5cf502fdc4a36", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8037e4dcbc3ba93e09417edb92f5cf502fdc4a36"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/comments", "author": {"login": "jakubjelinek", "id": 9370665, "node_id": "MDQ6VXNlcjkzNzA2NjU=", "avatar_url": "https://avatars.githubusercontent.com/u/9370665?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jakubjelinek", "html_url": "https://github.com/jakubjelinek", "followers_url": "https://api.github.com/users/jakubjelinek/followers", "following_url": "https://api.github.com/users/jakubjelinek/following{/other_user}", "gists_url": "https://api.github.com/users/jakubjelinek/gists{/gist_id}", "starred_url": "https://api.github.com/users/jakubjelinek/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jakubjelinek/subscriptions", "organizations_url": "https://api.github.com/users/jakubjelinek/orgs", "repos_url": "https://api.github.com/users/jakubjelinek/repos", "events_url": "https://api.github.com/users/jakubjelinek/events{/privacy}", "received_events_url": "https://api.github.com/users/jakubjelinek/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "ec9b602c167fb7dfba717f04852a3810ecf9a9a8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ec9b602c167fb7dfba717f04852a3810ecf9a9a8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ec9b602c167fb7dfba717f04852a3810ecf9a9a8"}], "stats": {"total": 23, "additions": 21, "deletions": 2}, "files": [{"sha": "1fda5d1fc39a3acd2abdcaf420ea457db2600dc4", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "patch": "@@ -1,5 +1,10 @@\n 2020-01-09  Jakub Jelinek  <jakub@redhat.com>\n \n+\tPR inline-asm/93202\n+\t* config/riscv/riscv.c (riscv_print_operand_reloc): Use\n+\toutput_operand_lossage instead of gcc_unreachable.\n+\t* doc/md.texi (riscv f constraint): Fix typo.\n+\n \tPR target/93141\n \t* config/i386/i386.md (subv<mode>4): Use SWIDWI iterator instead of\n \tSWI.  Use <general_hilo_operand> instead of <general_operand>.  Use"}, {"sha": "320a70b9c863625d50da2571d322bdb0f4ab1cc9", "filename": "gcc/config/riscv/riscv.c", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Fconfig%2Friscv%2Friscv.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Fconfig%2Friscv%2Friscv.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.c?ref=a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "patch": "@@ -3191,7 +3191,8 @@ riscv_print_operand_reloc (FILE *file, rtx op, bool hi_reloc)\n \tbreak;\n \n       default:\n-\tgcc_unreachable ();\n+\toutput_operand_lossage (\"invalid use of '%%%c'\", hi_reloc ? 'h' : 'R');\n+\treturn;\n     }\n \n   fprintf (file, \"%s(\", reloc);"}, {"sha": "cec74ea78eae4f76cd0442a85501a4e9d68db44d", "filename": "gcc/doc/md.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Fdoc%2Fmd.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Fdoc%2Fmd.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fmd.texi?ref=a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "patch": "@@ -3518,7 +3518,7 @@ The @code{X} register.\n @table @code\n \n @item f\n-A floating-point register (if availiable).\n+A floating-point register (if available).\n \n @item I\n An I-type 12-bit signed immediate."}, {"sha": "b4e4f83f4e70f7b46b085ed893fc54de15573f46", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "patch": "@@ -1,5 +1,8 @@\n 2020-01-09  Jakub Jelinek  <jakub@redhat.com>\n \n+\tPR inline-asm/93202\n+\t* gcc.target/riscv/pr93202.c: New test.\n+\n \tPR target/93141\n \t* gcc.target/i386/pr93141-1.c: Add tests with constants that have MSB\n \tof the low half of the constant set."}, {"sha": "d8091b93179e7d05e287c9fdd28cc6759fd3dda9", "filename": "gcc/testsuite/gcc.target/riscv/pr93202.c", "status": "added", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Fpr93202.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Fpr93202.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Friscv%2Fpr93202.c?ref=a0ab54de0ec3e0d48b2a681f7f78fe14bc4099eb", "patch": "@@ -0,0 +1,10 @@\n+/* PR inline-asm/93202 */\n+/* { dg-do compile { target fpic } } */\n+/* { dg-options \"-fpic\" } */\n+\n+void\n+foo (void)\n+{\n+  asm volatile (\"%h0\" :: \"i\" (&foo));\t/* { dg-error \"invalid use of '%h'\" } */\n+  asm volatile (\"%R0\" :: \"i\" (&foo));\t/* { dg-error \"invalid use of '%R'\" } */\n+}"}]}