<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file cal_shou_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:25:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   26.736MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.028MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 45.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i0  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              37.237ns  (53.6% logic, 46.4% route), 30 logic levels.

 Constraint Details:

     37.237ns physical path delay SLICE_894 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.166ns DIN_SET requirement (totaling 83.167ns) by 45.930ns

 Physical Path Details:

      Data path SLICE_894 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_894.CLK to   SLICE_894.Q0 SLICE_894 (from clk_c)
ROUTE        34   e 1.234   SLICE_894.Q0 to *t/SLICE_74.A1 operand2_0
C1TOFCO_DE  ---     0.889 *t/SLICE_74.A1 to */SLICE_74.FCO alu_inst/SLICE_74
ROUTE         1   e 0.001 */SLICE_74.FCO to */SLICE_73.FCI alu_inst/n13093
FCITOFCO_D  ---     0.162 */SLICE_73.FCI to */SLICE_73.FCO alu_inst/SLICE_73
ROUTE         1   e 0.001 */SLICE_73.FCO to */SLICE_72.FCI alu_inst/n13094
FCITOF0_DE  ---     0.585 */SLICE_72.FCI to *t/SLICE_72.F0 alu_inst/SLICE_72
ROUTE         9   e 1.234 *t/SLICE_72.F0 to *t/SLICE_39.B0 alu_inst/n99
C0TOFCO_DE  ---     1.023 *t/SLICE_39.B0 to */SLICE_39.FCO alu_inst/SLICE_39
ROUTE         1   e 0.001 */SLICE_39.FCO to */SLICE_38.FCI alu_inst/n13047
FCITOF0_DE  ---     0.585 */SLICE_38.FCI to *t/SLICE_38.F0 alu_inst/SLICE_38
ROUTE         1   e 1.234 *t/SLICE_38.F0 to *t/SLICE_43.C0 alu_inst/n2077
C0TOFCO_DE  ---     1.023 *t/SLICE_43.C0 to */SLICE_43.FCO alu_inst/SLICE_43
ROUTE         1   e 0.001 */SLICE_43.FCO to */SLICE_42.FCI alu_inst/n13043
FCITOF0_DE  ---     0.585 */SLICE_42.FCI to *t/SLICE_42.F0 alu_inst/SLICE_42
ROUTE        11   e 1.234 *t/SLICE_42.F0 to *t/SLICE_36.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889 *t/SLICE_36.A1 to */SLICE_36.FCO alu_inst/SLICE_36
ROUTE         1   e 0.001 */SLICE_36.FCO to */SLICE_35.FCI alu_inst/n13052
FCITOF0_DE  ---     0.585 */SLICE_35.FCI to *t/SLICE_35.F0 alu_inst/SLICE_35
ROUTE         2   e 1.234 *t/SLICE_35.F0 to *t/SLICE_57.A1 alu_inst/n2073
C1TOFCO_DE  ---     0.889 *t/SLICE_57.A1 to */SLICE_57.FCO alu_inst/SLICE_57
ROUTE         1   e 0.001 */SLICE_57.FCO to */SLICE_56.FCI alu_inst/n13018
FCITOF0_DE  ---     0.585 */SLICE_56.FCI to *t/SLICE_56.F0 alu_inst/SLICE_56
ROUTE         1   e 1.234 *t/SLICE_56.F0 to *st/SLICE_6.C0 alu_inst/n1978
C0TOFCO_DE  ---     1.023 *st/SLICE_6.C0 to *t/SLICE_6.FCO alu_inst/SLICE_6
ROUTE         1   e 0.001 *t/SLICE_6.FCO to */SLICE_83.FCI alu_inst/n13005
FCITOF1_DE  ---     0.643 */SLICE_83.FCI to *t/SLICE_83.F1 alu_inst/SLICE_83
ROUTE         2   e 1.234 *t/SLICE_83.F1 to *t/SLICE_66.A0 alu_inst/n1984
C0TOFCO_DE  ---     1.023 *t/SLICE_66.A0 to */SLICE_66.FCO alu_inst/SLICE_66
ROUTE         1   e 0.001 */SLICE_66.FCO to */SLICE_65.FCI alu_inst/n12987
FCITOF0_DE  ---     0.585 */SLICE_65.FCI to *t/SLICE_65.F0 alu_inst/SLICE_65
ROUTE         1   e 1.234 *t/SLICE_65.F0 to   SLICE_930.B1 n1941
CTOF_DEL    ---     0.495   SLICE_930.B1 to   SLICE_930.F1 SLICE_930
ROUTE        17   e 1.234   SLICE_930.F1 to */SLICE_103.B1 n171
C1TOFCO_DE  ---     0.889 */SLICE_103.B1 to *SLICE_103.FCO alu_inst/SLICE_103
ROUTE         1   e 0.001 *SLICE_103.FCO to *SLICE_102.FCI alu_inst/n13084
FCITOFCO_D  ---     0.162 *SLICE_102.FCI to *SLICE_102.FCO alu_inst/SLICE_102
ROUTE         1   e 0.001 *SLICE_102.FCO to *SLICE_101.FCI alu_inst/n13085
FCITOFCO_D  ---     0.162 *SLICE_101.FCI to *SLICE_101.FCO alu_inst/SLICE_101
ROUTE         1   e 0.001 *SLICE_101.FCO to *SLICE_100.FCI alu_inst/n13086
FCITOFCO_D  ---     0.162 *SLICE_100.FCI to *SLICE_100.FCO alu_inst/SLICE_100
ROUTE         1   e 0.001 *SLICE_100.FCO to */SLICE_99.FCI alu_inst/n13087
FCITOF0_DE  ---     0.585 */SLICE_99.FCI to *t/SLICE_99.F0 alu_inst/SLICE_99
ROUTE         2   e 1.234 *t/SLICE_99.F0 to   SLICE_676.B0 n2000
CTOF_DEL    ---     0.495   SLICE_676.B0 to   SLICE_676.F0 SLICE_676
ROUTE        16   e 1.234   SLICE_676.F0 to *t/SLICE_14.B1 n16968
C1TOFCO_DE  ---     0.889 *t/SLICE_14.B1 to */SLICE_14.FCO alu_inst/SLICE_14
ROUTE         1   e 0.001 */SLICE_14.FCO to */SLICE_13.FCI alu_inst/n13071
FCITOF0_DE  ---     0.585 */SLICE_13.FCI to *t/SLICE_13.F0 alu_inst/SLICE_13
ROUTE         1   e 1.234 *t/SLICE_13.F0 to *t/SLICE_18.C0 alu_inst/n2043
C0TOFCO_DE  ---     1.023 *t/SLICE_18.C0 to */SLICE_18.FCO alu_inst/SLICE_18
ROUTE         1   e 0.001 */SLICE_18.FCO to */SLICE_17.FCI alu_inst/n13067
FCITOF1_DE  ---     0.643 */SLICE_17.FCI to *t/SLICE_17.F1 alu_inst/SLICE_17
ROUTE         2   e 1.234 *t/SLICE_17.F1 to *st/SLICE_1.A0 alu_inst/n2049
C0TOFCO_DE  ---     1.023 *st/SLICE_1.A0 to *t/SLICE_1.FCO alu_inst/SLICE_1
ROUTE         1   e 0.001 *t/SLICE_1.FCO to *t/SLICE_0.FCI alu_inst/n13078
FCITOF0_DE  ---     0.585 *t/SLICE_0.FCI to *st/SLICE_0.F0 alu_inst/SLICE_0
ROUTE         1   e 1.234 *st/SLICE_0.F0 to */SLICE_164.B1 n2019
CTOOFX_DEL  ---     0.721 */SLICE_164.B1 to *LICE_164.OFX0 alu_inst/SLICE_164
ROUTE         1   e 0.001 *LICE_164.OFX0 to *SLICE_164.DI0 alu_inst/n4021 (to clk_c)
                  --------
                   37.237   (53.6% logic, 46.4% route), 30 logic levels.

Report:   26.736MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i1  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              14.979ns  (34.1% logic, 65.9% route), 10 logic levels.

 Constraint Details:

     14.979ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_114 to spi_lcd_inst/lcd_show_char_inst/SLICE_247 meets
     20.833ns delay constraint less
      0.166ns DIN_SET requirement (totaling 20.667ns) by 5.688ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_114 to spi_lcd_inst/lcd_show_char_inst/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 *SLICE_114.CLK to */SLICE_114.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_114 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       382   e 1.234 */SLICE_114.Q0 to */SLICE_744.B1 spi_lcd_inst/lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.495 */SLICE_744.B1 to */SLICE_744.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_744
ROUTE        12   e 1.234 */SLICE_744.F1 to */SLICE_665.B0 spi_lcd_inst/lcd_show_char_inst/n17049
CTOF_DEL    ---     0.495 */SLICE_665.B0 to */SLICE_665.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_665
ROUTE         5   e 1.234 */SLICE_665.F0 to */SLICE_749.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n684
CTOF_DEL    ---     0.495 */SLICE_749.B1 to */SLICE_749.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_749
ROUTE         2   e 1.234 */SLICE_749.F1 to */SLICE_481.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n444_adj_946
CTOOFX_DEL  ---     0.721 */SLICE_481.B0 to *LICE_481.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13827/SLICE_481
ROUTE         1   e 1.234 *LICE_481.OFX0 to */SLICE_950.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15177
CTOF_DEL    ---     0.495 */SLICE_950.B1 to */SLICE_950.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_950
ROUTE         1   e 1.234 */SLICE_950.F1 to */SLICE_411.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15191
CTOOFX_DEL  ---     0.721 */SLICE_411.B0 to *LICE_411.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13852/SLICE_411
ROUTE         1   e 0.001 *LICE_411.OFX0 to *SLICE_396.FXA spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n15202
FXTOOFX_DE  ---     0.241 *SLICE_396.FXA to *LICE_396.OFX1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/i13853/SLICE_396
ROUTE         1   e 1.234 *LICE_396.OFX1 to */SLICE_606.D1 spi_lcd_inst/lcd_show_char_inst/n15204
CTOF_DEL    ---     0.495 */SLICE_606.D1 to */SLICE_606.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_606
ROUTE         1   e 1.234 */SLICE_606.F1 to */SLICE_247.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495 */SLICE_247.D1 to */SLICE_247.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_247
ROUTE         1   e 0.001 */SLICE_247.F1 to *SLICE_247.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   14.979   (34.1% logic, 65.9% route), 10 logic levels.

Report:   66.028MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |   12.000 MHz|   26.736 MHz|  30  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |   48.000 MHz|   66.028 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 55
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7144 connections (97.88% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:25:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i5  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i4  (to clk_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay SLICE_303 to SLICE_303 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_303 to SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_303.CLK to   SLICE_303.Q0 SLICE_303 (from clk_c)
ROUTE         2   e 0.199   SLICE_303.Q0 to   SLICE_303.M1 uart_rx_inst/rx_data_5_adj_801 (to clk_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_write_inst/cnt1_FSM_i13  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_write_inst/cnt1_FSM_i14  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay spi_lcd_inst/lcd_write_inst/SLICE_691 to spi_lcd_inst/lcd_write_inst/SLICE_691 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_write_inst/SLICE_691 to spi_lcd_inst/lcd_write_inst/SLICE_691:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133 *SLICE_691.CLK to */SLICE_691.Q0 spi_lcd_inst/lcd_write_inst/SLICE_691 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         3   e 0.199 */SLICE_691.Q0 to */SLICE_691.M1 spi_lcd_inst/lcd_write_inst/mosi_N_309 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 134
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 55
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7292 connections (99.90% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
