INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/alucontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alucontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/LAB7_VIVADO/LAB7_VIVADO.srcs/sources_1/new/forwarding_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/LAB7_VIVADO/LAB7_VIVADO.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/hazardunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazardunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/incrementer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/jumpadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jumpadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/load_in_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_in_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/memory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/multiplycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplycontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/mux2to1_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/mux2to1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/mux3to1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/pipecontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipecontrol
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/reg_14bitne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_14bitne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/reg_2bitne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_2bitne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/reg_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/reg_32bitne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bitne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/reg_5bitne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_5bitne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/signextend26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/stallmux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stallmux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Public/Documents/EC413/LAB7/Lab_7_v_files/discussion_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module discussion_tb
