
`timescale 1ns / 1ns

module test;



reg  Clk;

wire [3:0]  Q;

reg [3:0]  D;



fourbitregister top(Q, Clk, D); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grads/s/saimanish.gopu/ecen454_714/fourbitregister_run1/testfixture.verilog file
`include "/home/grads/s/saimanish.gopu/ecen454_714/fourbitregister_run1/testfixture.verilog"

`endif

endmodule 
