

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_66_1'
================================================================
* Date:           Mon Sep  4 10:10:01 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      274|      274|  2.740 us|  2.740 us|  265|  265|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                        |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance        |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |init_block_AB_proc_U0   |init_block_AB_proc   |       68|       68|  0.680 us|  0.680 us|   68|   68|        no|
        |systolic_array_k_64_U0  |systolic_array_k_64  |      271|      271|  2.710 us|  2.710 us|  265|  265|  dataflow|
        |store_block_C_proc_U0   |store_block_C_proc   |       14|       14|  0.140 us|  0.140 us|   14|   14|        no|
        +------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|    1386|    952|    -|
|Instance         |        -|   88|   19191|  23109|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   88|   20579|  24091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   40|      19|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-------+-------+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------+---------------------+---------+----+-------+-------+-----+
    |init_block_AB_proc_U0   |init_block_AB_proc   |        0|   0|     20|    299|    0|
    |store_block_C_proc_U0   |store_block_C_proc   |        0|   8|   2677|   2567|    0|
    |systolic_array_k_64_U0  |systolic_array_k_64  |        0|  80|  16494|  20243|    0|
    +------------------------+---------------------+---------+----+-------+-------+-----+
    |Total                   |                     |        0|  88|  19191|  23109|    0|
    +------------------------+---------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |          Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |block_A_loader_01_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_12_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_23_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_A_loader_34_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_05_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_16_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_27_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_B_loader_38_U    |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_09_U   |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_110_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_211_U  |        0|  99|   0|    -|     2|   32|       64|
    |block_C_drainer_312_U  |        0|  99|   0|    -|     2|   32|       64|
    |ii_c_U                 |        0|  99|   0|    -|     3|    2|        6|
    |jj_c_U                 |        0|  99|   0|    -|     3|    2|        6|
    +-----------------------+---------+----+----+-----+------+-----+---------+
    |Total                  |        0|1386|   0|    0|    30|  388|      780|
    +-----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |init_block_AB_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |store_block_C_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_init_block_AB_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_store_block_C_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_init_block_AB_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_store_block_C_proc_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_init_block_AB_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_store_block_C_proc_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|A_0_address0     |  out|    8|   ap_memory|                               A_0|         array|
|A_0_ce0          |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d0           |  out|   32|   ap_memory|                               A_0|         array|
|A_0_q0           |   in|   32|   ap_memory|                               A_0|         array|
|A_0_we0          |  out|    1|   ap_memory|                               A_0|         array|
|A_0_address1     |  out|    8|   ap_memory|                               A_0|         array|
|A_0_ce1          |  out|    1|   ap_memory|                               A_0|         array|
|A_0_d1           |  out|   32|   ap_memory|                               A_0|         array|
|A_0_q1           |   in|   32|   ap_memory|                               A_0|         array|
|A_0_we1          |  out|    1|   ap_memory|                               A_0|         array|
|ii               |   in|    2|     ap_none|                                ii|        scalar|
|ii_ap_vld        |   in|    1|     ap_none|                                ii|        scalar|
|A_1_address0     |  out|    8|   ap_memory|                               A_1|         array|
|A_1_ce0          |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d0           |  out|   32|   ap_memory|                               A_1|         array|
|A_1_q0           |   in|   32|   ap_memory|                               A_1|         array|
|A_1_we0          |  out|    1|   ap_memory|                               A_1|         array|
|A_1_address1     |  out|    8|   ap_memory|                               A_1|         array|
|A_1_ce1          |  out|    1|   ap_memory|                               A_1|         array|
|A_1_d1           |  out|   32|   ap_memory|                               A_1|         array|
|A_1_q1           |   in|   32|   ap_memory|                               A_1|         array|
|A_1_we1          |  out|    1|   ap_memory|                               A_1|         array|
|A_2_address0     |  out|    8|   ap_memory|                               A_2|         array|
|A_2_ce0          |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d0           |  out|   32|   ap_memory|                               A_2|         array|
|A_2_q0           |   in|   32|   ap_memory|                               A_2|         array|
|A_2_we0          |  out|    1|   ap_memory|                               A_2|         array|
|A_2_address1     |  out|    8|   ap_memory|                               A_2|         array|
|A_2_ce1          |  out|    1|   ap_memory|                               A_2|         array|
|A_2_d1           |  out|   32|   ap_memory|                               A_2|         array|
|A_2_q1           |   in|   32|   ap_memory|                               A_2|         array|
|A_2_we1          |  out|    1|   ap_memory|                               A_2|         array|
|A_3_address0     |  out|    8|   ap_memory|                               A_3|         array|
|A_3_ce0          |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d0           |  out|   32|   ap_memory|                               A_3|         array|
|A_3_q0           |   in|   32|   ap_memory|                               A_3|         array|
|A_3_we0          |  out|    1|   ap_memory|                               A_3|         array|
|A_3_address1     |  out|    8|   ap_memory|                               A_3|         array|
|A_3_ce1          |  out|    1|   ap_memory|                               A_3|         array|
|A_3_d1           |  out|   32|   ap_memory|                               A_3|         array|
|A_3_q1           |   in|   32|   ap_memory|                               A_3|         array|
|A_3_we1          |  out|    1|   ap_memory|                               A_3|         array|
|B_0_address0     |  out|    8|   ap_memory|                               B_0|         array|
|B_0_ce0          |  out|    1|   ap_memory|                               B_0|         array|
|B_0_d0           |  out|   32|   ap_memory|                               B_0|         array|
|B_0_q0           |   in|   32|   ap_memory|                               B_0|         array|
|B_0_we0          |  out|    1|   ap_memory|                               B_0|         array|
|B_0_address1     |  out|    8|   ap_memory|                               B_0|         array|
|B_0_ce1          |  out|    1|   ap_memory|                               B_0|         array|
|B_0_d1           |  out|   32|   ap_memory|                               B_0|         array|
|B_0_q1           |   in|   32|   ap_memory|                               B_0|         array|
|B_0_we1          |  out|    1|   ap_memory|                               B_0|         array|
|jj               |   in|    2|     ap_none|                                jj|        scalar|
|jj_ap_vld        |   in|    1|     ap_none|                                jj|        scalar|
|B_1_address0     |  out|    8|   ap_memory|                               B_1|         array|
|B_1_ce0          |  out|    1|   ap_memory|                               B_1|         array|
|B_1_d0           |  out|   32|   ap_memory|                               B_1|         array|
|B_1_q0           |   in|   32|   ap_memory|                               B_1|         array|
|B_1_we0          |  out|    1|   ap_memory|                               B_1|         array|
|B_1_address1     |  out|    8|   ap_memory|                               B_1|         array|
|B_1_ce1          |  out|    1|   ap_memory|                               B_1|         array|
|B_1_d1           |  out|   32|   ap_memory|                               B_1|         array|
|B_1_q1           |   in|   32|   ap_memory|                               B_1|         array|
|B_1_we1          |  out|    1|   ap_memory|                               B_1|         array|
|B_2_address0     |  out|    8|   ap_memory|                               B_2|         array|
|B_2_ce0          |  out|    1|   ap_memory|                               B_2|         array|
|B_2_d0           |  out|   32|   ap_memory|                               B_2|         array|
|B_2_q0           |   in|   32|   ap_memory|                               B_2|         array|
|B_2_we0          |  out|    1|   ap_memory|                               B_2|         array|
|B_2_address1     |  out|    8|   ap_memory|                               B_2|         array|
|B_2_ce1          |  out|    1|   ap_memory|                               B_2|         array|
|B_2_d1           |  out|   32|   ap_memory|                               B_2|         array|
|B_2_q1           |   in|   32|   ap_memory|                               B_2|         array|
|B_2_we1          |  out|    1|   ap_memory|                               B_2|         array|
|B_3_address0     |  out|    8|   ap_memory|                               B_3|         array|
|B_3_ce0          |  out|    1|   ap_memory|                               B_3|         array|
|B_3_d0           |  out|   32|   ap_memory|                               B_3|         array|
|B_3_q0           |   in|   32|   ap_memory|                               B_3|         array|
|B_3_we0          |  out|    1|   ap_memory|                               B_3|         array|
|B_3_address1     |  out|    8|   ap_memory|                               B_3|         array|
|B_3_ce1          |  out|    1|   ap_memory|                               B_3|         array|
|B_3_d1           |  out|   32|   ap_memory|                               B_3|         array|
|B_3_q1           |   in|   32|   ap_memory|                               B_3|         array|
|B_3_we1          |  out|    1|   ap_memory|                               B_3|         array|
|C_3_3_address0   |  out|    4|   ap_memory|                             C_3_3|         array|
|C_3_3_ce0        |  out|    1|   ap_memory|                             C_3_3|         array|
|C_3_3_d0         |  out|   32|   ap_memory|                             C_3_3|         array|
|C_3_3_q0         |   in|   32|   ap_memory|                             C_3_3|         array|
|C_3_3_we0        |  out|    1|   ap_memory|                             C_3_3|         array|
|C_3_3_address1   |  out|    4|   ap_memory|                             C_3_3|         array|
|C_3_3_ce1        |  out|    1|   ap_memory|                             C_3_3|         array|
|C_3_3_d1         |  out|   32|   ap_memory|                             C_3_3|         array|
|C_3_3_q1         |   in|   32|   ap_memory|                             C_3_3|         array|
|C_3_3_we1        |  out|    1|   ap_memory|                             C_3_3|         array|
|C_3_2_address0   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce0        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d0         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q0         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we0        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address1   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce1        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d1         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q1         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we1        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address2   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce2        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d2         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q2         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we2        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address3   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce3        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d3         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q3         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we3        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address4   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce4        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d4         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q4         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we4        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address5   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce5        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d5         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q5         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we5        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address6   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce6        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d6         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q6         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we6        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address7   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce7        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d7         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q7         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we7        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address8   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce8        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d8         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q8         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we8        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address9   |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce9        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d9         |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q9         |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we9        |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address10  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce10       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d10        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q10        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we10       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address11  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce11       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d11        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q11        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we11       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address12  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce12       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d12        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q12        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we12       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address13  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce13       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d13        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q13        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we13       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address14  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce14       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d14        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q14        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we14       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address15  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce15       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d15        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q15        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we15       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_address16  |  out|    4|   ap_memory|                             C_3_2|         array|
|C_3_2_ce16       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_2_d16        |  out|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_q16        |   in|   32|   ap_memory|                             C_3_2|         array|
|C_3_2_we16       |  out|    1|   ap_memory|                             C_3_2|         array|
|C_3_1_address0   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce0        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d0         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q0         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we0        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address1   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce1        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d1         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q1         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we1        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address2   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce2        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d2         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q2         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we2        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address3   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce3        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d3         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q3         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we3        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address4   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce4        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d4         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q4         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we4        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address5   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce5        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d5         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q5         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we5        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address6   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce6        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d6         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q6         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we6        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address7   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce7        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d7         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q7         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we7        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address8   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce8        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d8         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q8         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we8        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address9   |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce9        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d9         |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q9         |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we9        |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address10  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce10       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d10        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q10        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we10       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address11  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce11       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d11        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q11        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we11       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address12  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce12       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d12        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q12        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we12       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address13  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce13       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d13        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q13        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we13       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address14  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce14       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d14        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q14        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we14       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address15  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce15       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d15        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q15        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we15       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_address16  |  out|    4|   ap_memory|                             C_3_1|         array|
|C_3_1_ce16       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_1_d16        |  out|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_q16        |   in|   32|   ap_memory|                             C_3_1|         array|
|C_3_1_we16       |  out|    1|   ap_memory|                             C_3_1|         array|
|C_3_0_address0   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce0        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d0         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q0         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we0        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address1   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce1        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d1         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q1         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we1        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address2   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce2        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d2         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q2         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we2        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address3   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce3        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d3         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q3         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we3        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address4   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce4        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d4         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q4         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we4        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address5   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce5        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d5         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q5         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we5        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address6   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce6        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d6         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q6         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we6        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address7   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce7        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d7         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q7         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we7        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address8   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce8        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d8         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q8         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we8        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address9   |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce9        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d9         |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q9         |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we9        |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address10  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce10       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d10        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q10        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we10       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address11  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce11       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d11        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q11        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we11       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address12  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce12       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d12        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q12        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we12       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address13  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce13       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d13        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q13        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we13       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address14  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce14       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d14        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q14        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we14       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address15  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce15       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d15        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q15        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we15       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_address16  |  out|    4|   ap_memory|                             C_3_0|         array|
|C_3_0_ce16       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_3_0_d16        |  out|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_q16        |   in|   32|   ap_memory|                             C_3_0|         array|
|C_3_0_we16       |  out|    1|   ap_memory|                             C_3_0|         array|
|C_2_3_address0   |  out|    4|   ap_memory|                             C_2_3|         array|
|C_2_3_ce0        |  out|    1|   ap_memory|                             C_2_3|         array|
|C_2_3_d0         |  out|   32|   ap_memory|                             C_2_3|         array|
|C_2_3_q0         |   in|   32|   ap_memory|                             C_2_3|         array|
|C_2_3_we0        |  out|    1|   ap_memory|                             C_2_3|         array|
|C_2_3_address1   |  out|    4|   ap_memory|                             C_2_3|         array|
|C_2_3_ce1        |  out|    1|   ap_memory|                             C_2_3|         array|
|C_2_3_d1         |  out|   32|   ap_memory|                             C_2_3|         array|
|C_2_3_q1         |   in|   32|   ap_memory|                             C_2_3|         array|
|C_2_3_we1        |  out|    1|   ap_memory|                             C_2_3|         array|
|C_2_2_address0   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce0        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d0         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q0         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we0        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address1   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce1        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d1         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q1         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we1        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address2   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce2        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d2         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q2         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we2        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address3   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce3        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d3         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q3         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we3        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address4   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce4        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d4         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q4         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we4        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address5   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce5        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d5         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q5         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we5        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address6   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce6        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d6         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q6         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we6        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address7   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce7        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d7         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q7         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we7        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address8   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce8        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d8         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q8         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we8        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address9   |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce9        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d9         |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q9         |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we9        |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address10  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce10       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d10        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q10        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we10       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address11  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce11       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d11        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q11        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we11       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address12  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce12       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d12        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q12        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we12       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address13  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce13       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d13        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q13        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we13       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address14  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce14       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d14        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q14        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we14       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address15  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce15       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d15        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q15        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we15       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_address16  |  out|    4|   ap_memory|                             C_2_2|         array|
|C_2_2_ce16       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_2_d16        |  out|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_q16        |   in|   32|   ap_memory|                             C_2_2|         array|
|C_2_2_we16       |  out|    1|   ap_memory|                             C_2_2|         array|
|C_2_1_address0   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce0        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d0         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q0         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we0        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address1   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce1        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d1         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q1         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we1        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address2   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce2        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d2         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q2         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we2        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address3   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce3        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d3         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q3         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we3        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address4   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce4        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d4         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q4         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we4        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address5   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce5        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d5         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q5         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we5        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address6   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce6        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d6         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q6         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we6        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address7   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce7        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d7         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q7         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we7        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address8   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce8        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d8         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q8         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we8        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address9   |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce9        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d9         |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q9         |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we9        |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address10  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce10       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d10        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q10        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we10       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address11  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce11       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d11        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q11        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we11       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address12  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce12       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d12        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q12        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we12       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address13  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce13       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d13        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q13        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we13       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address14  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce14       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d14        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q14        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we14       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address15  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce15       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d15        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q15        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we15       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_address16  |  out|    4|   ap_memory|                             C_2_1|         array|
|C_2_1_ce16       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_1_d16        |  out|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_q16        |   in|   32|   ap_memory|                             C_2_1|         array|
|C_2_1_we16       |  out|    1|   ap_memory|                             C_2_1|         array|
|C_2_0_address0   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce0        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d0         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q0         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we0        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address1   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce1        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d1         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q1         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we1        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address2   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce2        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d2         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q2         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we2        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address3   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce3        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d3         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q3         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we3        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address4   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce4        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d4         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q4         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we4        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address5   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce5        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d5         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q5         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we5        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address6   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce6        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d6         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q6         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we6        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address7   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce7        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d7         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q7         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we7        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address8   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce8        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d8         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q8         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we8        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address9   |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce9        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d9         |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q9         |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we9        |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address10  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce10       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d10        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q10        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we10       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address11  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce11       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d11        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q11        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we11       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address12  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce12       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d12        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q12        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we12       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address13  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce13       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d13        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q13        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we13       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address14  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce14       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d14        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q14        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we14       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address15  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce15       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d15        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q15        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we15       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_address16  |  out|    4|   ap_memory|                             C_2_0|         array|
|C_2_0_ce16       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_2_0_d16        |  out|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_q16        |   in|   32|   ap_memory|                             C_2_0|         array|
|C_2_0_we16       |  out|    1|   ap_memory|                             C_2_0|         array|
|C_1_3_address0   |  out|    4|   ap_memory|                             C_1_3|         array|
|C_1_3_ce0        |  out|    1|   ap_memory|                             C_1_3|         array|
|C_1_3_d0         |  out|   32|   ap_memory|                             C_1_3|         array|
|C_1_3_q0         |   in|   32|   ap_memory|                             C_1_3|         array|
|C_1_3_we0        |  out|    1|   ap_memory|                             C_1_3|         array|
|C_1_3_address1   |  out|    4|   ap_memory|                             C_1_3|         array|
|C_1_3_ce1        |  out|    1|   ap_memory|                             C_1_3|         array|
|C_1_3_d1         |  out|   32|   ap_memory|                             C_1_3|         array|
|C_1_3_q1         |   in|   32|   ap_memory|                             C_1_3|         array|
|C_1_3_we1        |  out|    1|   ap_memory|                             C_1_3|         array|
|C_1_2_address0   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce0        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d0         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q0         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we0        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address1   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce1        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d1         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q1         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we1        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address2   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce2        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d2         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q2         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we2        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address3   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce3        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d3         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q3         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we3        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address4   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce4        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d4         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q4         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we4        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address5   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce5        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d5         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q5         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we5        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address6   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce6        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d6         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q6         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we6        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address7   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce7        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d7         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q7         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we7        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address8   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce8        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d8         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q8         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we8        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address9   |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce9        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d9         |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q9         |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we9        |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address10  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce10       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d10        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q10        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we10       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address11  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce11       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d11        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q11        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we11       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address12  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce12       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d12        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q12        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we12       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address13  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce13       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d13        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q13        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we13       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address14  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce14       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d14        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q14        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we14       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address15  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce15       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d15        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q15        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we15       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_address16  |  out|    4|   ap_memory|                             C_1_2|         array|
|C_1_2_ce16       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_2_d16        |  out|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_q16        |   in|   32|   ap_memory|                             C_1_2|         array|
|C_1_2_we16       |  out|    1|   ap_memory|                             C_1_2|         array|
|C_1_1_address0   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce0        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d0         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q0         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we0        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address1   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce1        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d1         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q1         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we1        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address2   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce2        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d2         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q2         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we2        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address3   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce3        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d3         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q3         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we3        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address4   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce4        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d4         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q4         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we4        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address5   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce5        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d5         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q5         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we5        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address6   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce6        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d6         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q6         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we6        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address7   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce7        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d7         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q7         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we7        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address8   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce8        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d8         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q8         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we8        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address9   |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce9        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d9         |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q9         |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we9        |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address10  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce10       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d10        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q10        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we10       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address11  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce11       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d11        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q11        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we11       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address12  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce12       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d12        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q12        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we12       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address13  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce13       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d13        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q13        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we13       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address14  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce14       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d14        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q14        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we14       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address15  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce15       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d15        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q15        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we15       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_address16  |  out|    4|   ap_memory|                             C_1_1|         array|
|C_1_1_ce16       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_1_d16        |  out|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_q16        |   in|   32|   ap_memory|                             C_1_1|         array|
|C_1_1_we16       |  out|    1|   ap_memory|                             C_1_1|         array|
|C_1_0_address0   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce0        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d0         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q0         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we0        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address1   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce1        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d1         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q1         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we1        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address2   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce2        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d2         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q2         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we2        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address3   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce3        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d3         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q3         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we3        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address4   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce4        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d4         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q4         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we4        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address5   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce5        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d5         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q5         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we5        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address6   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce6        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d6         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q6         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we6        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address7   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce7        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d7         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q7         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we7        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address8   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce8        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d8         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q8         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we8        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address9   |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce9        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d9         |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q9         |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we9        |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address10  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce10       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d10        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q10        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we10       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address11  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce11       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d11        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q11        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we11       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address12  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce12       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d12        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q12        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we12       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address13  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce13       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d13        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q13        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we13       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address14  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce14       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d14        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q14        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we14       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address15  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce15       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d15        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q15        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we15       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_address16  |  out|    4|   ap_memory|                             C_1_0|         array|
|C_1_0_ce16       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_1_0_d16        |  out|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_q16        |   in|   32|   ap_memory|                             C_1_0|         array|
|C_1_0_we16       |  out|    1|   ap_memory|                             C_1_0|         array|
|C_0_3_address0   |  out|    4|   ap_memory|                             C_0_3|         array|
|C_0_3_ce0        |  out|    1|   ap_memory|                             C_0_3|         array|
|C_0_3_d0         |  out|   32|   ap_memory|                             C_0_3|         array|
|C_0_3_q0         |   in|   32|   ap_memory|                             C_0_3|         array|
|C_0_3_we0        |  out|    1|   ap_memory|                             C_0_3|         array|
|C_0_3_address1   |  out|    4|   ap_memory|                             C_0_3|         array|
|C_0_3_ce1        |  out|    1|   ap_memory|                             C_0_3|         array|
|C_0_3_d1         |  out|   32|   ap_memory|                             C_0_3|         array|
|C_0_3_q1         |   in|   32|   ap_memory|                             C_0_3|         array|
|C_0_3_we1        |  out|    1|   ap_memory|                             C_0_3|         array|
|C_0_2_address0   |  out|    4|   ap_memory|                             C_0_2|         array|
|C_0_2_ce0        |  out|    1|   ap_memory|                             C_0_2|         array|
|C_0_2_d0         |  out|   32|   ap_memory|                             C_0_2|         array|
|C_0_2_q0         |   in|   32|   ap_memory|                             C_0_2|         array|
|C_0_2_we0        |  out|    1|   ap_memory|                             C_0_2|         array|
|C_0_2_address1   |  out|    4|   ap_memory|                             C_0_2|         array|
|C_0_2_ce1        |  out|    1|   ap_memory|                             C_0_2|         array|
|C_0_2_d1         |  out|   32|   ap_memory|                             C_0_2|         array|
|C_0_2_q1         |   in|   32|   ap_memory|                             C_0_2|         array|
|C_0_2_we1        |  out|    1|   ap_memory|                             C_0_2|         array|
|C_0_1_address0   |  out|    4|   ap_memory|                             C_0_1|         array|
|C_0_1_ce0        |  out|    1|   ap_memory|                             C_0_1|         array|
|C_0_1_d0         |  out|   32|   ap_memory|                             C_0_1|         array|
|C_0_1_q0         |   in|   32|   ap_memory|                             C_0_1|         array|
|C_0_1_we0        |  out|    1|   ap_memory|                             C_0_1|         array|
|C_0_1_address1   |  out|    4|   ap_memory|                             C_0_1|         array|
|C_0_1_ce1        |  out|    1|   ap_memory|                             C_0_1|         array|
|C_0_1_d1         |  out|   32|   ap_memory|                             C_0_1|         array|
|C_0_1_q1         |   in|   32|   ap_memory|                             C_0_1|         array|
|C_0_1_we1        |  out|    1|   ap_memory|                             C_0_1|         array|
|C_0_0_address0   |  out|    4|   ap_memory|                             C_0_0|         array|
|C_0_0_ce0        |  out|    1|   ap_memory|                             C_0_0|         array|
|C_0_0_d0         |  out|   32|   ap_memory|                             C_0_0|         array|
|C_0_0_q0         |   in|   32|   ap_memory|                             C_0_0|         array|
|C_0_0_we0        |  out|    1|   ap_memory|                             C_0_0|         array|
|C_0_0_address1   |  out|    4|   ap_memory|                             C_0_0|         array|
|C_0_0_ce1        |  out|    1|   ap_memory|                             C_0_0|         array|
|C_0_0_d1         |  out|   32|   ap_memory|                             C_0_0|         array|
|C_0_0_q1         |   in|   32|   ap_memory|                             C_0_0|         array|
|C_0_0_we1        |  out|    1|   ap_memory|                             C_0_0|         array|
|ap_clk           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_66_1|  return value|
+-----------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %jj" [gemm_systolic_array.cpp:68]   --->   Operation 7 'read' 'jj_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ii" [gemm_systolic_array.cpp:68]   --->   Operation 8 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%jj_c = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 9 'alloca' 'jj_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ii_c = alloca i64 1" [gemm_systolic_array.cpp:68]   --->   Operation 10 'alloca' 'ii_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%block_A_loader_01 = alloca i64 1"   --->   Operation 11 'alloca' 'block_A_loader_01' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%block_A_loader_12 = alloca i64 1"   --->   Operation 12 'alloca' 'block_A_loader_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%block_A_loader_23 = alloca i64 1"   --->   Operation 13 'alloca' 'block_A_loader_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%block_A_loader_34 = alloca i64 1"   --->   Operation 14 'alloca' 'block_A_loader_34' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%block_B_loader_05 = alloca i64 1"   --->   Operation 15 'alloca' 'block_B_loader_05' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%block_B_loader_16 = alloca i64 1"   --->   Operation 16 'alloca' 'block_B_loader_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%block_B_loader_27 = alloca i64 1"   --->   Operation 17 'alloca' 'block_B_loader_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%block_B_loader_38 = alloca i64 1"   --->   Operation 18 'alloca' 'block_B_loader_38' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%block_C_drainer_09 = alloca i64 1"   --->   Operation 19 'alloca' 'block_C_drainer_09' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%block_C_drainer_110 = alloca i64 1"   --->   Operation 20 'alloca' 'block_C_drainer_110' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%block_C_drainer_211 = alloca i64 1"   --->   Operation 21 'alloca' 'block_C_drainer_211' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%block_C_drainer_312 = alloca i64 1"   --->   Operation 22 'alloca' 'block_C_drainer_312' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [2/2] (3.63ns)   --->   "%call_ln68 = call void @init_block_AB_proc, i32 %A_0, i2 %ii_read, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %B_0, i2 %jj_read, i32 %block_B_loader_05, i32 %B_1, i32 %block_B_loader_16, i32 %B_2, i32 %block_B_loader_27, i32 %B_3, i32 %block_B_loader_38, i2 %ii_c, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 23 'call' 'call_ln68' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln68 = call void @init_block_AB_proc, i32 %A_0, i2 %ii_read, i32 %block_A_loader_01, i32 %A_1, i32 %block_A_loader_12, i32 %A_2, i32 %block_A_loader_23, i32 %A_3, i32 %block_A_loader_34, i32 %B_0, i2 %jj_read, i32 %block_B_loader_05, i32 %B_1, i32 %block_B_loader_16, i32 %B_2, i32 %block_B_loader_27, i32 %B_3, i32 %block_B_loader_38, i2 %ii_c, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 24 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln81 = call void @systolic_array_k_64, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_B_loader_05, i32 %block_B_loader_16, i32 %block_B_loader_27, i32 %block_B_loader_38, i32 %block_C_drainer_09, i32 %block_C_drainer_110, i32 %block_C_drainer_211, i32 %block_C_drainer_312" [gemm_systolic_array.cpp:81]   --->   Operation 25 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln81 = call void @systolic_array_k_64, i32 %block_A_loader_01, i32 %block_A_loader_12, i32 %block_A_loader_23, i32 %block_A_loader_34, i32 %block_B_loader_05, i32 %block_B_loader_16, i32 %block_B_loader_27, i32 %block_B_loader_38, i32 %block_C_drainer_09, i32 %block_C_drainer_110, i32 %block_C_drainer_211, i32 %block_C_drainer_312" [gemm_systolic_array.cpp:81]   --->   Operation 26 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln68 = call void @store_block_C_proc, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0, i32 %block_C_drainer_110, i2 %ii_c, i32 %block_C_drainer_211, i32 %block_C_drainer_312, i32 %block_C_drainer_09, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 27 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @jj_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %jj_c, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 28 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %jj_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 29 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_1449 = specchannel i32 @_ssdm_op_SpecChannel, void @ii_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i2 %ii_c, i2 %ii_c" [gemm_systolic_array.cpp:68]   --->   Operation 30 'specchannel' 'empty_1449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln68 = specinterface void @_ssdm_op_SpecInterface, i2 %ii_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [gemm_systolic_array.cpp:68]   --->   Operation 31 'specinterface' 'specinterface_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln68 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_20" [gemm_systolic_array.cpp:68]   --->   Operation 32 'specdataflowpipeline' 'specdataflowpipeline_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_1450 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_01, i32 %block_A_loader_01"   --->   Operation 33 'specchannel' 'empty_1450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_1451 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_01, i32 %block_A_loader_01"   --->   Operation 34 'specchannel' 'empty_1451' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_01, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_1452 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_12, i32 %block_A_loader_12"   --->   Operation 36 'specchannel' 'empty_1452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_1453 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_12, i32 %block_A_loader_12"   --->   Operation 37 'specchannel' 'empty_1453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_12, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_1454 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_23, i32 %block_A_loader_23"   --->   Operation 39 'specchannel' 'empty_1454' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_1455 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_23, i32 %block_A_loader_23"   --->   Operation 40 'specchannel' 'empty_1455' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_23, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_1456 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_34, i32 %block_A_loader_34"   --->   Operation 42 'specchannel' 'empty_1456' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_1457 = specchannel i32 @_ssdm_op_SpecChannel, void @block_A_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_A_loader_34, i32 %block_A_loader_34"   --->   Operation 43 'specchannel' 'empty_1457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_A_loader_34, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_1458 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_05, i32 %block_B_loader_05"   --->   Operation 45 'specchannel' 'empty_1458' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_1459 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_05, i32 %block_B_loader_05"   --->   Operation 46 'specchannel' 'empty_1459' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_05, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%empty_1460 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_16, i32 %block_B_loader_16"   --->   Operation 48 'specchannel' 'empty_1460' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_1461 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_16, i32 %block_B_loader_16"   --->   Operation 49 'specchannel' 'empty_1461' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_16, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_1462 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_27, i32 %block_B_loader_27"   --->   Operation 51 'specchannel' 'empty_1462' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%empty_1463 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_27, i32 %block_B_loader_27"   --->   Operation 52 'specchannel' 'empty_1463' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_27, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1464 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_38, i32 %block_B_loader_38"   --->   Operation 54 'specchannel' 'empty_1464' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1465 = specchannel i32 @_ssdm_op_SpecChannel, void @block_B_loader_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_B_loader_38, i32 %block_B_loader_38"   --->   Operation 55 'specchannel' 'empty_1465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_B_loader_38, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_1466 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_09, i32 %block_C_drainer_09"   --->   Operation 57 'specchannel' 'empty_1466' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1467 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_0_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_09, i32 %block_C_drainer_09"   --->   Operation 58 'specchannel' 'empty_1467' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_09, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1468 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_110, i32 %block_C_drainer_110"   --->   Operation 60 'specchannel' 'empty_1468' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_1469 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_1_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_110, i32 %block_C_drainer_110"   --->   Operation 61 'specchannel' 'empty_1469' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_110, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_1470 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_211, i32 %block_C_drainer_211"   --->   Operation 63 'specchannel' 'empty_1470' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_1471 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_2_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_211, i32 %block_C_drainer_211"   --->   Operation 64 'specchannel' 'empty_1471' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_211, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%empty_1472 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_312, i32 %block_C_drainer_312"   --->   Operation 66 'specchannel' 'empty_1472' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%empty_1473 = specchannel i32 @_ssdm_op_SpecChannel, void @block_C_drainer_3_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %block_C_drainer_312, i32 %block_C_drainer_312"   --->   Operation 67 'specchannel' 'empty_1473' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %block_C_drainer_312, void @empty_30, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln68 = call void @store_block_C_proc, i32 %C_3_3, i32 %C_3_2, i32 %C_3_1, i32 %C_3_0, i32 %C_2_3, i32 %C_2_2, i32 %C_2_1, i32 %C_2_0, i32 %C_1_3, i32 %C_1_2, i32 %C_1_1, i32 %C_1_0, i32 %C_0_3, i32 %C_0_2, i32 %C_0_1, i32 %C_0_0, i32 %block_C_drainer_110, i2 %ii_c, i32 %block_C_drainer_211, i32 %block_C_drainer_312, i32 %block_C_drainer_09, i2 %jj_c" [gemm_systolic_array.cpp:68]   --->   Operation 69 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ii]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ jj]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01333333333333333]; IO mode=ap_memory:ce=0
Port [ C_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
jj_read                   (read                ) [ 0010000]
ii_read                   (read                ) [ 0010000]
jj_c                      (alloca              ) [ 0111111]
ii_c                      (alloca              ) [ 0111111]
block_A_loader_01         (alloca              ) [ 0111111]
block_A_loader_12         (alloca              ) [ 0111111]
block_A_loader_23         (alloca              ) [ 0111111]
block_A_loader_34         (alloca              ) [ 0111111]
block_B_loader_05         (alloca              ) [ 0111111]
block_B_loader_16         (alloca              ) [ 0111111]
block_B_loader_27         (alloca              ) [ 0111111]
block_B_loader_38         (alloca              ) [ 0111111]
block_C_drainer_09        (alloca              ) [ 0011111]
block_C_drainer_110       (alloca              ) [ 0011111]
block_C_drainer_211       (alloca              ) [ 0011111]
block_C_drainer_312       (alloca              ) [ 0011111]
call_ln68                 (call                ) [ 0000000]
call_ln81                 (call                ) [ 0000000]
empty                     (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
empty_1449                (specchannel         ) [ 0000000]
specinterface_ln68        (specinterface       ) [ 0000000]
specdataflowpipeline_ln68 (specdataflowpipeline) [ 0000000]
empty_1450                (specchannel         ) [ 0000000]
empty_1451                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1452                (specchannel         ) [ 0000000]
empty_1453                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1454                (specchannel         ) [ 0000000]
empty_1455                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1456                (specchannel         ) [ 0000000]
empty_1457                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1458                (specchannel         ) [ 0000000]
empty_1459                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1460                (specchannel         ) [ 0000000]
empty_1461                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1462                (specchannel         ) [ 0000000]
empty_1463                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1464                (specchannel         ) [ 0000000]
empty_1465                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1466                (specchannel         ) [ 0000000]
empty_1467                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1468                (specchannel         ) [ 0000000]
empty_1469                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1470                (specchannel         ) [ 0000000]
empty_1471                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
empty_1472                (specchannel         ) [ 0000000]
empty_1473                (specchannel         ) [ 0000000]
specinterface_ln0         (specinterface       ) [ 0000000]
call_ln68                 (call                ) [ 0000000]
ret_ln0                   (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ii">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="jj">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_3_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_3_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_3_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_2_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="C_2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="C_2_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="C_1_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="C_1_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_2"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="C_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_1"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="C_1_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1_0"/><MemPortTyVec>0 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="C_0_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="C_0_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="C_0_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="C_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_block_AB_proc"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="systolic_array_k_64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_proc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj_c_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii_c_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_A_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_0_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_1_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_2_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_B_loader_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="jj_c_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj_c/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ii_c_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii_c/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="block_A_loader_01_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_01/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="block_A_loader_12_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_12/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="block_A_loader_23_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_23/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="block_A_loader_34_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_A_loader_34/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="block_B_loader_05_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_05/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="block_B_loader_16_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="block_B_loader_27_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_27/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="block_B_loader_38_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_B_loader_38/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="block_C_drainer_09_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_09/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="block_C_drainer_110_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_110/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="block_C_drainer_211_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_211/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="block_C_drainer_312_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_C_drainer_312/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="jj_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ii_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="2" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_init_block_AB_proc_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="2" slack="0"/>
<pin id="188" dir="0" index="3" bw="32" slack="0"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="0" index="5" bw="32" slack="0"/>
<pin id="191" dir="0" index="6" bw="32" slack="0"/>
<pin id="192" dir="0" index="7" bw="32" slack="0"/>
<pin id="193" dir="0" index="8" bw="32" slack="0"/>
<pin id="194" dir="0" index="9" bw="32" slack="0"/>
<pin id="195" dir="0" index="10" bw="32" slack="0"/>
<pin id="196" dir="0" index="11" bw="2" slack="0"/>
<pin id="197" dir="0" index="12" bw="32" slack="0"/>
<pin id="198" dir="0" index="13" bw="32" slack="0"/>
<pin id="199" dir="0" index="14" bw="32" slack="0"/>
<pin id="200" dir="0" index="15" bw="32" slack="0"/>
<pin id="201" dir="0" index="16" bw="32" slack="0"/>
<pin id="202" dir="0" index="17" bw="32" slack="0"/>
<pin id="203" dir="0" index="18" bw="32" slack="0"/>
<pin id="204" dir="0" index="19" bw="2" slack="0"/>
<pin id="205" dir="0" index="20" bw="2" slack="0"/>
<pin id="206" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_systolic_array_k_64_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2"/>
<pin id="221" dir="0" index="2" bw="32" slack="2"/>
<pin id="222" dir="0" index="3" bw="32" slack="2"/>
<pin id="223" dir="0" index="4" bw="32" slack="2"/>
<pin id="224" dir="0" index="5" bw="32" slack="2"/>
<pin id="225" dir="0" index="6" bw="32" slack="2"/>
<pin id="226" dir="0" index="7" bw="32" slack="2"/>
<pin id="227" dir="0" index="8" bw="32" slack="2"/>
<pin id="228" dir="0" index="9" bw="32" slack="2"/>
<pin id="229" dir="0" index="10" bw="32" slack="2"/>
<pin id="230" dir="0" index="11" bw="32" slack="2"/>
<pin id="231" dir="0" index="12" bw="32" slack="2"/>
<pin id="232" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_store_block_C_proc_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="0" index="3" bw="32" slack="0"/>
<pin id="239" dir="0" index="4" bw="32" slack="0"/>
<pin id="240" dir="0" index="5" bw="32" slack="0"/>
<pin id="241" dir="0" index="6" bw="32" slack="0"/>
<pin id="242" dir="0" index="7" bw="32" slack="0"/>
<pin id="243" dir="0" index="8" bw="32" slack="0"/>
<pin id="244" dir="0" index="9" bw="32" slack="0"/>
<pin id="245" dir="0" index="10" bw="32" slack="0"/>
<pin id="246" dir="0" index="11" bw="32" slack="0"/>
<pin id="247" dir="0" index="12" bw="32" slack="0"/>
<pin id="248" dir="0" index="13" bw="32" slack="0"/>
<pin id="249" dir="0" index="14" bw="32" slack="0"/>
<pin id="250" dir="0" index="15" bw="32" slack="0"/>
<pin id="251" dir="0" index="16" bw="32" slack="0"/>
<pin id="252" dir="0" index="17" bw="32" slack="4"/>
<pin id="253" dir="0" index="18" bw="2" slack="4"/>
<pin id="254" dir="0" index="19" bw="32" slack="4"/>
<pin id="255" dir="0" index="20" bw="32" slack="4"/>
<pin id="256" dir="0" index="21" bw="32" slack="4"/>
<pin id="257" dir="0" index="22" bw="2" slack="4"/>
<pin id="258" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/5 "/>
</bind>
</comp>

<comp id="276" class="1005" name="jj_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="1"/>
<pin id="278" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="jj_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="ii_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ii_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="jj_c_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="jj_c "/>
</bind>
</comp>

<comp id="292" class="1005" name="ii_c_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ii_c "/>
</bind>
</comp>

<comp id="298" class="1005" name="block_A_loader_01_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_01 "/>
</bind>
</comp>

<comp id="304" class="1005" name="block_A_loader_12_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_12 "/>
</bind>
</comp>

<comp id="310" class="1005" name="block_A_loader_23_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_23 "/>
</bind>
</comp>

<comp id="316" class="1005" name="block_A_loader_34_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_A_loader_34 "/>
</bind>
</comp>

<comp id="322" class="1005" name="block_B_loader_05_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_05 "/>
</bind>
</comp>

<comp id="328" class="1005" name="block_B_loader_16_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_16 "/>
</bind>
</comp>

<comp id="334" class="1005" name="block_B_loader_27_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_27 "/>
</bind>
</comp>

<comp id="340" class="1005" name="block_B_loader_38_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="block_B_loader_38 "/>
</bind>
</comp>

<comp id="346" class="1005" name="block_C_drainer_09_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="2"/>
<pin id="348" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_09 "/>
</bind>
</comp>

<comp id="352" class="1005" name="block_C_drainer_110_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2"/>
<pin id="354" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_110 "/>
</bind>
</comp>

<comp id="358" class="1005" name="block_C_drainer_211_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_211 "/>
</bind>
</comp>

<comp id="364" class="1005" name="block_C_drainer_312_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="block_C_drainer_312 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="209"><net_src comp="178" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="184" pin=4"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="184" pin=6"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="184" pin=8"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="184" pin=10"/></net>

<net id="214"><net_src comp="172" pin="2"/><net_sink comp="184" pin=11"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="184" pin=13"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="184" pin=15"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="184" pin=17"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="260"><net_src comp="20" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="262"><net_src comp="24" pin="0"/><net_sink comp="234" pin=3"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="234" pin=4"/></net>

<net id="264"><net_src comp="28" pin="0"/><net_sink comp="234" pin=5"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="234" pin=6"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="234" pin=7"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="234" pin=8"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="234" pin=9"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="234" pin=10"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="234" pin=11"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="234" pin=12"/></net>

<net id="272"><net_src comp="44" pin="0"/><net_sink comp="234" pin=13"/></net>

<net id="273"><net_src comp="46" pin="0"/><net_sink comp="234" pin=14"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="234" pin=15"/></net>

<net id="275"><net_src comp="50" pin="0"/><net_sink comp="234" pin=16"/></net>

<net id="279"><net_src comp="172" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="184" pin=11"/></net>

<net id="284"><net_src comp="178" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="289"><net_src comp="116" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="184" pin=20"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="234" pin=22"/></net>

<net id="295"><net_src comp="120" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="184" pin=19"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="234" pin=18"/></net>

<net id="301"><net_src comp="124" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="184" pin=3"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="307"><net_src comp="128" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="184" pin=5"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="313"><net_src comp="132" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="184" pin=7"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="319"><net_src comp="136" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="184" pin=9"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="325"><net_src comp="140" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="184" pin=12"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="331"><net_src comp="144" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="184" pin=14"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="337"><net_src comp="148" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="184" pin=16"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="218" pin=7"/></net>

<net id="343"><net_src comp="152" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="184" pin=18"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="349"><net_src comp="156" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="218" pin=9"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="234" pin=21"/></net>

<net id="355"><net_src comp="160" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="218" pin=10"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="234" pin=17"/></net>

<net id="361"><net_src comp="164" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="218" pin=11"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="234" pin=19"/></net>

<net id="367"><net_src comp="168" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="218" pin=12"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="234" pin=20"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_0 | {}
	Port: A_1 | {}
	Port: A_2 | {}
	Port: A_3 | {}
	Port: B_0 | {}
	Port: B_1 | {}
	Port: B_2 | {}
	Port: B_3 | {}
	Port: C_3_3 | {5 6 }
	Port: C_3_2 | {5 6 }
	Port: C_3_1 | {5 6 }
	Port: C_3_0 | {5 6 }
	Port: C_2_3 | {5 6 }
	Port: C_2_2 | {5 6 }
	Port: C_2_1 | {5 6 }
	Port: C_2_0 | {5 6 }
	Port: C_1_3 | {5 6 }
	Port: C_1_2 | {5 6 }
	Port: C_1_1 | {5 6 }
	Port: C_1_0 | {5 6 }
	Port: C_0_3 | {5 6 }
	Port: C_0_2 | {5 6 }
	Port: C_0_1 | {5 6 }
	Port: C_0_0 | {5 6 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : ii | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : A_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_0 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : jj | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_1 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_2 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : B_3 | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_3_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_3_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_3_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_3_0 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_2_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_2_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_2_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_2_0 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_1_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_1_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_1_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_1_0 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_0_3 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_0_2 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_0_1 | {5 6 }
	Port: dataflow_in_loop_VITIS_LOOP_66_1 : C_0_0 | {5 6 }
  - Chain level:
	State 1
		call_ln68 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |  grp_init_block_AB_proc_fu_184 |    0    |  15.88  |    91   |   144   |
|   call   | grp_systolic_array_k_64_fu_218 |    80   |  76.224 |  11953  |  12339  |
|          |  grp_store_block_C_proc_fu_234 |    8    | 39.3872 |   1986  |   2048  |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |       jj_read_read_fu_172      |    0    |    0    |    0    |    0    |
|          |       ii_read_read_fu_178      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    88   | 131.491 |  14030  |  14531  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
| block_A_loader_01_reg_298 |   32   |
| block_A_loader_12_reg_304 |   32   |
| block_A_loader_23_reg_310 |   32   |
| block_A_loader_34_reg_316 |   32   |
| block_B_loader_05_reg_322 |   32   |
| block_B_loader_16_reg_328 |   32   |
| block_B_loader_27_reg_334 |   32   |
| block_B_loader_38_reg_340 |   32   |
| block_C_drainer_09_reg_346|   32   |
|block_C_drainer_110_reg_352|   32   |
|block_C_drainer_211_reg_358|   32   |
|block_C_drainer_312_reg_364|   32   |
|        ii_c_reg_292       |    2   |
|      ii_read_reg_281      |    2   |
|        jj_c_reg_286       |    2   |
|      jj_read_reg_276      |    2   |
+---------------------------+--------+
|           Total           |   392  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
| grp_init_block_AB_proc_fu_184 |  p2  |   2  |   2  |    4   ||    9    |
| grp_init_block_AB_proc_fu_184 |  p11 |   2  |   2  |    4   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |    8   ||  3.176  ||    18   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   88   |   131  |  14030 |  14531 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   392  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   88   |   134  |  14422 |  14549 |
+-----------+--------+--------+--------+--------+
