v 20111231 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
T 22000 17900 15 8 1 0 0 4 1
11
T 20000 17900 15 8 1 0 0 4 1
10
T 18000 17900 15 8 1 0 0 4 1
9
T 16000 17900 15 8 1 0 0 4 1
8
T 14000 17900 15 8 1 0 0 4 1
7
T 12000 17900 15 8 1 0 0 4 1
6
T 10000 17900 15 8 1 0 0 4 1
5
T 8000 17900 15 8 1 0 0 4 1
4
T 6000 17900 15 8 1 0 0 4 1
3
T 4000 17900 15 8 1 0 0 4 1
2
T 2000 17900 15 8 1 0 0 4 1
1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 3000 18000 3000 17800 15 0 0 0 -1 -1
T 18000 1100 15 8 1 0 0 4 1
9
T 20000 1100 15 8 1 0 0 4 1
10
T 22000 1100 15 8 1 0 0 4 1
11
L 19000 1200 19000 1000 15 0 0 0 -1 -1
L 21000 1200 21000 1000 15 0 0 0 -1 -1
T 22900 2000 15 8 1 0 0 4 1
A
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 17500 15 8 1 0 0 4 1
I
L 23000 3000 22800 3000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 17000 22800 17000 15 0 0 0 -1 -1
T 1100 17500 15 8 1 0 0 4 1
I
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 12000 15 8 1 0 0 4 1
F
L 1200 17000 1000 17000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 13000 1000 13000 15 0 0 0 -1 -1
T 16000 1100 15 8 1 0 0 4 1
8
T 14000 1100 15 8 1 0 0 4 1
7
T 12000 1100 15 8 1 0 0 4 1
6
T 10000 1100 15 8 1 0 0 4 1
5
T 8000 1100 15 8 1 0 0 4 1
4
T 6000 1100 15 8 1 0 0 4 1
3
T 4000 1100 15 8 1 0 0 4 1
2
T 2000 1100 15 8 1 0 0 4 1
1
T 1100 2000 15 8 1 0 0 4 1
A
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 10000 15 8 1 0 0 4 1
E
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15300 1900 15 8 1 0 0 0 1
TITLE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 15300 1600 15 8 1 0 0 0 1
FILE:
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 15900 1600 5 10 1 1 0 0 1
file=bcc_sdr_pg2.sch
T 19900 1300 5 10 1 1 0 0 1
author=Eric Brombaugh
}
T 19900 1600 9 10 1 0 0 0 1
-
T 15900 1300 9 10 1 0 0 0 1
2
T 17400 1300 9 10 1 0 0 0 1
2
T 15900 2000 9 10 1 0 0 0 1
BCC SDR V0.1: RF
C 15600 4100 1 0 0 EMBEDDEDcapacitor-1.sym
[
P 15600 4300 15800 4300 1 0 0
{
T 15750 4350 5 8 0 1 0 6 1
pinnumber=1
T 15750 4250 5 8 0 1 0 8 1
pinseq=1
T 15800 4300 9 8 0 1 0 0 1
pinlabel=1
T 15800 4300 5 8 0 1 0 2 1
pintype=pas
}
P 16500 4300 16300 4300 1 0 0
{
T 16350 4350 5 8 0 1 0 0 1
pinnumber=2
T 16350 4250 5 8 0 1 0 2 1
pinseq=2
T 16300 4300 9 8 0 1 0 6 1
pinlabel=2
T 16300 4300 5 8 0 1 0 8 1
pintype=pas
}
L 16000 4500 16000 4100 3 0 0 0 -1 -1
L 16100 4500 16100 4100 3 0 0 0 -1 -1
L 16300 4300 16100 4300 3 0 0 0 -1 -1
L 16000 4300 15800 4300 3 0 0 0 -1 -1
T 15800 4800 5 10 0 0 0 0 1
device=CAPACITOR
T 15800 4600 8 10 0 1 0 0 1
refdes=C?
T 15800 5400 5 10 0 0 0 0 1
description=capacitor
T 15800 5200 5 10 0 0 0 0 1
numslots=0
T 15800 5000 5 10 0 0 0 0 1
symversion=0.1
]
{
T 15800 4800 5 10 0 0 0 0 1
device=CAPACITOR
T 15800 4800 5 10 1 1 0 0 1
refdes=C211
T 15800 5000 5 10 0 0 0 0 1
symversion=0.1
T 15800 4600 5 10 1 1 0 0 1
value=100pf
}
C 22500 9200 1 0 1 EMBEDDEDBNC-1.sym
[
T 22150 9850 5 10 0 0 0 6 1
device=BNC
T 22500 10000 8 10 0 1 0 6 1
refdes=CONN?
T 22500 9200 8 10 0 1 0 6 1
class=IO
T 22500 9200 8 10 0 1 0 6 1
pins=2
V 22350 9650 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22350 9650 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 22400 9500 22400 9200 1 0 1
{
T 22350 9300 5 8 0 1 0 6 1
pintype=pas
T 22350 9300 5 8 0 1 0 6 1
pinlabel=2
T 22350 9300 5 8 0 0 0 6 1
pinseq=2
T 22350 9300 5 8 1 1 0 6 1
pinnumber=2
}
L 22300 9700 22315 9685 3 0 0 0 -1 -1
P 22300 9700 22000 9700 1 0 1
{
T 22150 9750 5 8 0 1 0 6 1
pintype=pas
T 22150 9750 5 8 0 1 0 6 1
pinlabel=1
T 22150 9750 5 8 0 0 0 6 1
pinseq=1
T 22150 9750 5 8 1 1 0 6 1
pinnumber=1
}
L 22400 9500 22396 9507 3 0 0 0 -1 -1
]
{
T 22150 9850 5 10 0 0 0 6 1
device=BNC
T 22500 10000 5 10 1 1 0 6 1
refdes=J201
T 22500 9200 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 22400 3800 1 0 1 EMBEDDEDBNC-1.sym
[
T 22050 4450 5 10 0 0 0 6 1
device=BNC
T 22400 4600 8 10 0 1 0 6 1
refdes=CONN?
T 22400 3800 8 10 0 1 0 6 1
class=IO
T 22400 3800 8 10 0 1 0 6 1
pins=2
V 22250 4250 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 22250 4250 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 22300 4100 22300 3800 1 0 1
{
T 22250 3900 5 8 0 1 0 6 1
pintype=pas
T 22250 3900 5 8 0 1 0 6 1
pinlabel=2
T 22250 3900 5 8 0 0 0 6 1
pinseq=2
T 22250 3900 5 8 1 1 0 6 1
pinnumber=2
}
L 22200 4300 22215 4285 3 0 0 0 -1 -1
P 22200 4300 21900 4300 1 0 1
{
T 22050 4350 5 8 0 1 0 6 1
pintype=pas
T 22050 4350 5 8 0 1 0 6 1
pinlabel=1
T 22050 4350 5 8 0 0 0 6 1
pinseq=1
T 22050 4350 5 8 1 1 0 6 1
pinnumber=1
}
L 22300 4100 22296 4107 3 0 0 0 -1 -1
]
{
T 22050 4450 5 10 0 0 0 6 1
device=BNC
T 22400 4600 5 10 1 1 0 6 1
refdes=J201
T 22400 3800 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 15200 9000 1 0 0 EMBEDDEDgnd-1.sym
[
P 15300 9100 15300 9300 1 0 1
{
T 15358 9161 5 4 0 1 0 0 1
pinnumber=1
T 15358 9161 5 4 0 0 0 0 1
pinseq=1
T 15358 9161 5 4 0 1 0 0 1
pinlabel=1
T 15358 9161 5 4 0 1 0 0 1
pintype=pwr
}
L 15200 9100 15400 9100 3 0 0 0 -1 -1
L 15255 9050 15345 9050 3 0 0 0 -1 -1
L 15280 9010 15320 9010 3 0 0 0 -1 -1
T 15500 9050 8 10 0 0 0 0 1
net=GND:1
]
C 22200 3700 1 0 0 EMBEDDEDgnd-1.sym
[
P 22300 3800 22300 4000 1 0 1
{
T 22358 3861 5 4 0 1 0 0 1
pinnumber=1
T 22358 3861 5 4 0 0 0 0 1
pinseq=1
T 22358 3861 5 4 0 1 0 0 1
pinlabel=1
T 22358 3861 5 4 0 1 0 0 1
pintype=pwr
}
L 22200 3800 22400 3800 3 0 0 0 -1 -1
L 22255 3750 22345 3750 3 0 0 0 -1 -1
L 22280 3710 22320 3710 3 0 0 0 -1 -1
T 22500 3750 8 10 0 0 0 0 1
net=GND:1
]
C 22300 8800 1 0 0 EMBEDDEDgnd-1.sym
[
P 22400 8900 22400 9100 1 0 1
{
T 22458 8961 5 4 0 1 0 0 1
pinnumber=1
T 22458 8961 5 4 0 0 0 0 1
pinseq=1
T 22458 8961 5 4 0 1 0 0 1
pinlabel=1
T 22458 8961 5 4 0 1 0 0 1
pintype=pwr
}
L 22300 8900 22500 8900 3 0 0 0 -1 -1
L 22355 8850 22445 8850 3 0 0 0 -1 -1
L 22380 8810 22420 8810 3 0 0 0 -1 -1
T 22600 8850 8 10 0 0 0 0 1
net=GND:1
]
C 17200 3400 1 0 0 EMBEDDEDgnd-1.sym
[
P 17300 3500 17300 3700 1 0 1
{
T 17358 3561 5 4 0 1 0 0 1
pinnumber=1
T 17358 3561 5 4 0 0 0 0 1
pinseq=1
T 17358 3561 5 4 0 1 0 0 1
pinlabel=1
T 17358 3561 5 4 0 1 0 0 1
pintype=pwr
}
L 17200 3500 17400 3500 3 0 0 0 -1 -1
L 17255 3450 17345 3450 3 0 0 0 -1 -1
L 17280 3410 17320 3410 3 0 0 0 -1 -1
T 17500 3450 8 10 0 0 0 0 1
net=GND:1
]
N 15200 4300 15600 4300 4
N 17300 3800 17300 3700 4
N 15300 9400 15300 9300 4
C 18300 9400 1 0 0 EMBEDDEDhmc544.sym
[
B 18700 9400 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 20100 9900 20500 9900 1 0 1
{
T 20195 9945 5 10 1 1 0 0 1
pinnumber=6
T 20250 9850 5 10 0 0 180 6 1
pinseq=6
T 20045 9895 5 10 1 1 0 6 1
pinlabel=A
T 20250 9850 5 10 0 1 180 6 1
pintype=pas
}
P 18300 9900 18700 9900 1 0 0
{
T 18300 9900 5 10 0 0 0 0 1
pintype=pas
T 18755 9895 5 10 1 1 0 0 1
pinlabel=RF2
T 18605 9945 5 10 1 1 0 6 1
pinnumber=1
T 18300 9900 5 10 0 0 0 0 1
pinseq=1
}
P 18300 9700 18700 9700 1 0 0
{
T 18300 9700 5 10 0 0 0 0 1
pintype=pas
T 18755 9695 5 10 1 1 0 0 1
pinlabel=GND
T 18605 9745 5 10 1 1 0 6 1
pinnumber=2
T 18300 9700 5 10 0 0 0 0 1
pinseq=2
}
P 18300 9500 18700 9500 1 0 0
{
T 18300 9500 5 10 0 0 0 0 1
pintype=pas
T 18755 9495 5 10 1 1 0 0 1
pinlabel=RF1
T 18605 9545 5 10 1 1 0 6 1
pinnumber=3
T 18300 9500 5 10 0 0 0 0 1
pinseq=3
}
P 20500 9500 20100 9500 1 0 0
{
T 20500 9500 5 10 0 0 180 0 1
pintype=pas
T 20045 9495 5 10 1 1 0 6 1
pinlabel=B
T 20195 9545 5 10 1 1 0 0 1
pinnumber=4
T 20500 9500 5 10 0 0 180 0 1
pinseq=4
}
P 20500 9700 20100 9700 1 0 0
{
T 20500 9700 5 10 0 0 0 6 1
pintype=pas
T 20045 9695 5 10 1 1 0 6 1
pinlabel=RFC
T 20195 9745 5 10 1 1 0 0 1
pinnumber=5
T 20500 9700 5 10 0 0 0 6 1
pinseq=5
}
T 18695 10100 8 10 0 1 0 0 1
refdes=U?
T 19295 10100 8 10 0 1 0 0 1
device=HMC544
T 18295 9100 8 10 0 1 0 0 1
footprint=SOT26
]
{
T 18695 10100 5 10 1 1 0 0 1
refdes=U204
T 19295 10100 5 10 1 1 0 0 1
device=HMC544
T 18295 9100 5 10 0 1 0 0 1
footprint=SOT26
}
N 20100 10800 20800 10800 4
C 17800 9400 1 0 0 EMBEDDEDgnd-1.sym
[
P 17900 9500 17900 9700 1 0 1
{
T 17958 9561 5 4 0 1 0 0 1
pinnumber=1
T 17958 9561 5 4 0 0 0 0 1
pinseq=1
T 17958 9561 5 4 0 1 0 0 1
pinlabel=1
T 17958 9561 5 4 0 1 0 0 1
pintype=pwr
}
L 17800 9500 18000 9500 3 0 0 0 -1 -1
L 17855 9450 17945 9450 3 0 0 0 -1 -1
L 17880 9410 17920 9410 3 0 0 0 -1 -1
T 18100 9450 8 10 0 0 0 0 1
net=GND:1
]
N 18300 9700 17900 9700 4
N 20800 10800 20800 9500 4
N 20800 9500 20500 9500 4
N 20100 10500 20700 10500 4
N 20700 10500 20700 9900 4
N 20700 9900 20500 9900 4
C 5400 7200 1 0 0 EMBEDDEDADF4351.sym
[
P 7200 7200 7200 7800 1 0 0
{
T 7200 7200 5 10 0 0 90 0 1
pintype=pas
T 7200 7855 5 10 1 1 90 0 1
pinlabel=AGNDVCO
T 7150 7705 5 10 1 1 90 6 1
pinnumber=11
T 7200 7200 5 10 0 0 90 0 1
pinseq=11
}
P 7400 7200 7400 7800 1 0 0
{
T 7400 7200 5 10 0 0 90 0 1
pintype=pas
T 7400 7855 5 10 1 1 90 0 1
pinlabel=RFOUTA+
T 7350 7705 5 10 1 1 90 6 1
pinnumber=12
T 7400 7200 5 10 0 0 90 0 1
pinseq=12
}
P 7600 7200 7600 7800 1 0 0
{
T 7600 7200 5 10 0 0 90 0 1
pintype=pas
T 7600 7855 5 10 1 1 90 0 1
pinlabel=RFOUTA-
T 7550 7705 5 10 1 1 90 6 1
pinnumber=13
T 7600 7200 5 10 0 0 90 0 1
pinseq=12
}
P 7800 7200 7800 7800 1 0 0
{
T 7800 7200 5 10 0 0 90 0 1
pintype=pas
T 7800 7855 5 10 1 1 90 0 1
pinlabel=RFOUTB+
T 7750 7705 5 10 1 1 90 6 1
pinnumber=14
T 7800 7200 5 10 0 0 90 0 1
pinseq=14
}
P 8000 7200 8000 7800 1 0 0
{
T 8000 7200 5 10 0 0 90 0 1
pintype=pas
T 8000 7855 5 10 1 1 90 0 1
pinlabel=RFOUTB-
T 7950 7705 5 10 1 1 90 6 1
pinnumber=15
T 8000 7200 5 10 0 0 90 0 1
pinseq=15
}
P 8200 7200 8200 7800 1 0 0
{
T 8200 7200 5 10 0 0 90 0 1
pintype=pas
T 8200 7855 5 10 1 1 90 0 1
pinlabel=VVCO
T 8150 7705 5 10 1 1 90 6 1
pinnumber=16
T 8200 7200 5 10 0 0 90 0 1
pinseq=16
}
P 9600 8600 9000 8600 1 0 0
{
T 9600 8600 5 10 0 0 180 0 1
pintype=pas
T 8945 8595 5 10 1 1 0 6 1
pinlabel=VVCO
T 9095 8645 5 10 1 1 0 0 1
pinnumber=17
T 9600 8600 5 10 0 0 180 0 1
pinseq=17
}
P 9600 8800 9000 8800 1 0 0
{
T 9600 8800 5 10 0 0 180 0 1
pintype=pas
T 8945 8795 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9095 8845 5 10 1 1 0 0 1
pinnumber=18
T 9600 8800 5 10 0 0 180 0 1
pinseq=18
}
P 9600 9000 9000 9000 1 0 0
{
T 9600 9000 5 10 0 0 180 0 1
pintype=pas
T 8945 8995 5 10 1 1 0 6 1
pinlabel=TEMP
T 9095 9045 5 10 1 1 0 0 1
pinnumber=19
T 9600 9000 5 10 0 0 180 0 1
pinseq=19
}
P 9600 9200 9000 9200 1 0 0
{
T 9600 9200 5 10 0 0 180 0 1
pintype=pas
T 8945 9195 5 10 1 1 0 6 1
pinlabel=VTUNE
T 9095 9245 5 10 1 1 0 0 1
pinnumber=20
T 9600 9200 5 10 0 0 180 0 1
pinseq=20
}
P 5400 10000 6000 10000 1 0 0
{
T 5400 10000 5 10 0 0 0 0 1
pintype=pas
T 6055 9995 5 10 1 1 0 0 1
pinlabel=CLK
T 5905 10045 5 10 1 1 0 6 1
pinnumber=1
T 5400 10000 5 10 0 0 0 0 1
pinseq=1
}
P 5400 9800 6000 9800 1 0 0
{
T 5400 9800 5 10 0 0 0 0 1
pintype=pas
T 6055 9795 5 10 1 1 0 0 1
pinlabel=DATA
T 5905 9845 5 10 1 1 0 6 1
pinnumber=2
T 5400 9800 5 10 0 0 0 0 1
pinseq=2
}
P 5400 9600 6000 9600 1 0 0
{
T 5400 9600 5 10 0 0 0 0 1
pintype=pas
T 6055 9595 5 10 1 1 0 0 1
pinlabel=LE
T 5905 9645 5 10 1 1 0 6 1
pinnumber=3
T 5400 9600 5 10 0 0 0 0 1
pinseq=3
}
P 5400 9400 6000 9400 1 0 0
{
T 5400 9400 5 10 0 0 0 0 1
pintype=pas
T 6055 9395 5 10 1 1 0 0 1
pinlabel=CE
T 5905 9445 5 10 1 1 0 6 1
pinnumber=4
T 5400 9400 5 10 0 0 0 0 1
pinseq=4
}
P 5400 9200 6000 9200 1 0 0
{
T 5400 9200 5 10 0 0 0 0 1
pintype=pas
T 6055 9195 5 10 1 1 0 0 1
pinlabel=SW
T 5905 9245 5 10 1 1 0 6 1
pinnumber=5
T 5400 9200 5 10 0 0 0 0 1
pinseq=5
}
P 5400 9000 6000 9000 1 0 0
{
T 5400 9000 5 10 0 0 0 0 1
pintype=pas
T 6055 8995 5 10 1 1 0 0 1
pinlabel=VP
T 5905 9045 5 10 1 1 0 6 1
pinnumber=6
T 5400 9000 5 10 0 0 0 0 1
pinseq=6
}
P 5400 8800 6000 8800 1 0 0
{
T 5400 8800 5 10 0 0 0 0 1
pintype=pas
T 6055 8795 5 10 1 1 0 0 1
pinlabel=CPOUT
T 5905 8845 5 10 1 1 0 6 1
pinnumber=7
T 5400 8800 5 10 0 0 0 0 1
pinseq=7
}
P 5400 8600 6000 8600 1 0 0
{
T 5400 8600 5 10 0 0 0 0 1
pintype=pas
T 6055 8595 5 10 1 1 0 0 1
pinlabel=CPGND
T 5905 8645 5 10 1 1 0 6 1
pinnumber=8
T 5400 8600 5 10 0 0 0 0 1
pinseq=8
}
P 6800 7200 6800 7800 1 0 0
{
T 6800 7200 5 10 0 0 90 0 1
pintype=pas
T 6800 7855 5 10 1 1 90 0 1
pinlabel=AGND
T 6750 7705 5 10 1 1 90 6 1
pinnumber=9
T 6800 7200 5 10 0 0 90 0 1
pinseq=9
}
P 7000 7200 7000 7800 1 0 0
{
T 7000 7200 5 10 0 0 90 0 1
pintype=pas
T 7000 7855 5 10 1 1 90 0 1
pinlabel=AVDD
T 6950 7705 5 10 1 1 90 6 1
pinnumber=10
T 7000 7200 5 10 0 0 90 0 1
pinseq=10
}
P 7000 11400 7000 10800 1 0 0
{
T 7000 11400 5 10 0 0 270 0 1
pintype=pas
T 7000 10745 5 10 1 1 90 6 1
pinlabel=SDGND
T 6950 10895 5 10 1 1 90 0 1
pinnumber=31
T 7000 11400 5 10 0 0 270 0 1
pinseq=31
}
P 6800 11400 6800 10800 1 0 0
{
T 6800 11400 5 10 0 0 270 0 1
pintype=pas
T 6800 10745 5 10 1 1 90 6 1
pinlabel=SDVDD
T 6750 10895 5 10 1 1 90 0 1
pinnumber=32
T 6800 11400 5 10 0 0 270 0 1
pinseq=32
}
P 9600 9400 9000 9400 1 0 0
{
T 9600 9400 5 10 0 0 180 0 1
pintype=pas
T 8945 9395 5 10 1 1 0 6 1
pinlabel=AGNDVCO
T 9095 9445 5 10 1 1 0 0 1
pinnumber=21
T 9600 9400 5 10 0 0 180 0 1
pinseq=21
}
P 9600 9600 9000 9600 1 0 0
{
T 9600 9600 5 10 0 0 180 0 1
pintype=pas
T 8945 9595 5 10 1 1 0 6 1
pinlabel=RSET
T 9095 9645 5 10 1 1 0 0 1
pinnumber=22
T 9600 9600 5 10 0 0 180 0 1
pinseq=22
}
P 9600 9800 9000 9800 1 0 0
{
T 9600 9800 5 10 0 0 180 0 1
pintype=pas
T 8945 9795 5 10 1 1 0 6 1
pinlabel=VCOM
T 9095 9845 5 10 1 1 0 0 1
pinnumber=23
T 9600 9800 5 10 0 0 180 0 1
pinseq=23
}
P 9600 10000 9000 10000 1 0 0
{
T 9600 10000 5 10 0 0 180 0 1
pintype=pas
T 8945 9995 5 10 1 1 0 6 1
pinlabel=VREF
T 9095 10045 5 10 1 1 0 0 1
pinnumber=24
T 9600 10000 5 10 0 0 180 0 1
pinseq=24
}
P 8200 11400 8200 10800 1 0 0
{
T 8200 11400 5 10 0 0 270 0 1
pintype=pas
T 8200 10745 5 10 1 1 90 6 1
pinlabel=LD
T 8150 10895 5 10 1 1 90 0 1
pinnumber=25
T 8200 11400 5 10 0 0 270 0 1
pinseq=25
}
P 8000 11400 8000 10800 1 0 0
{
T 8000 11400 5 10 0 0 270 0 1
pintype=pas
T 8000 10745 5 10 1 1 90 6 1
pinlabel=PDBRF
T 7950 10895 5 10 1 1 90 0 1
pinnumber=26
T 8000 11400 5 10 0 0 270 0 1
pinseq=26
}
P 7800 11400 7800 10800 1 0 0
{
T 7800 11400 5 10 0 0 270 0 1
pintype=pas
T 7800 10745 5 10 1 1 90 6 1
pinlabel=DGND
T 7750 10895 5 10 1 1 90 0 1
pinnumber=27
T 7800 11400 5 10 0 0 270 0 1
pinseq=27
}
P 7600 11400 7600 10800 1 0 0
{
T 7600 11400 5 10 0 0 270 0 1
pintype=pas
T 7600 10745 5 10 1 1 90 6 1
pinlabel=DVDD
T 7550 10895 5 10 1 1 90 0 1
pinnumber=28
T 7600 11400 5 10 0 0 270 0 1
pinseq=28
}
P 7400 11400 7400 10800 1 0 0
{
T 7400 11400 5 10 0 0 270 0 1
pintype=pas
T 7400 10745 5 10 1 1 90 6 1
pinlabel=REFIN
T 7350 10895 5 10 1 1 90 0 1
pinnumber=29
T 7400 11400 5 10 0 0 270 0 1
pinseq=29
}
P 7200 11400 7200 10800 1 0 0
{
T 7200 11400 5 10 0 0 270 0 1
pintype=pas
T 7200 10745 5 10 1 1 90 6 1
pinlabel=MUXOUT
T 7150 10895 5 10 1 1 90 0 1
pinnumber=30
T 7200 11400 5 10 0 0 270 0 1
pinseq=30
}
L 6000 10400 6400 10800 3 0 0 0 -1 -1
L 6000 7800 6000 10400 3 0 0 0 -1 -1
L 9000 10800 9000 7800 3 0 0 0 -1 -1
L 9000 10800 6400 10800 3 0 0 0 -1 -1
L 9000 7800 6000 7800 3 0 0 0 -1 -1
T 6995 9095 8 10 0 1 0 0 1
device=ADF4351
T 7595 9295 8 10 0 1 0 0 1
footprint=LQFP48_12
T 7295 9395 8 10 0 1 0 0 1
refdes=U?
]
{
T 6995 9095 5 10 1 1 0 0 1
device=ADF4351
T 7595 9295 5 10 0 1 0 0 1
footprint=LQFP48_12
T 7295 9395 5 10 1 1 0 0 1
refdes=U205
}
C 9200 13600 1 0 0 EMBEDDEDLT5560f.sym
[
B 9600 14000 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 11000 14300 11400 14300 1 0 1
{
T 11095 14345 5 10 1 1 0 0 1
pinnumber=6
T 11150 14250 5 10 0 0 180 6 1
pinseq=6
T 10945 14295 5 10 1 1 0 6 1
pinlabel=OUT+
T 11150 14250 5 10 0 1 180 6 1
pintype=pas
}
P 9200 14700 9600 14700 1 0 0
{
T 9200 14700 5 10 0 0 0 0 1
pintype=pas
T 9655 14695 5 10 1 1 0 0 1
pinlabel=LO-
T 9505 14745 5 10 1 1 0 6 1
pinnumber=1
T 9200 14700 5 10 0 0 0 0 1
pinseq=1
}
P 9200 14500 9600 14500 1 0 0
{
T 9200 14500 5 10 0 0 0 0 1
pintype=pas
T 9655 14495 5 10 1 1 0 0 1
pinlabel=EN
T 9505 14545 5 10 1 1 0 6 1
pinnumber=2
T 9200 14500 5 10 0 0 0 0 1
pinseq=2
}
P 9200 14300 9600 14300 1 0 0
{
T 9200 14300 5 10 0 0 0 0 1
pintype=pas
T 9655 14295 5 10 1 1 0 0 1
pinlabel=IN+
T 9505 14345 5 10 1 1 0 6 1
pinnumber=3
T 9200 14300 5 10 0 0 0 0 1
pinseq=3
}
P 9200 14100 9600 14100 1 0 0
{
T 9200 14100 5 10 0 0 0 0 1
pintype=pas
T 9655 14095 5 10 1 1 0 0 1
pinlabel=IN-
T 9505 14145 5 10 1 1 0 6 1
pinnumber=4
T 9200 14100 5 10 0 0 0 0 1
pinseq=4
}
P 11400 14100 11000 14100 1 0 0
{
T 11400 14100 5 10 0 0 0 6 1
pintype=pas
T 10945 14095 5 10 1 1 0 6 1
pinlabel=OUT-
T 11095 14145 5 10 1 1 0 0 1
pinnumber=5
T 11400 14100 5 10 0 0 0 6 1
pinseq=5
}
P 11000 14700 11400 14700 1 0 1
{
T 11150 14650 5 10 0 0 180 6 1
pinseq=6
T 11150 14650 5 10 0 1 180 6 1
pintype=pas
T 11095 14745 5 10 1 1 0 0 1
pinnumber=8
T 10945 14695 5 10 1 1 0 6 1
pinlabel=LO+
}
P 11400 14500 11000 14500 1 0 0
{
T 11400 14500 5 10 0 0 0 6 1
pintype=pas
T 11400 14500 5 10 0 0 0 6 1
pinseq=5
T 10945 14495 5 10 1 1 0 6 1
pinlabel=VCC
T 11095 14545 5 10 1 1 0 0 1
pinnumber=7
}
P 10300 14000 10300 13600 1 0 1
{
T 10250 13850 5 10 0 0 90 6 1
pinseq=6
T 10250 13850 5 10 0 1 90 6 1
pintype=pas
T 10250 13905 5 10 1 1 90 6 1
pinnumber=9
T 10300 14055 5 10 1 1 90 0 1
pinlabel=PGND
}
T 9595 14900 8 10 0 1 0 0 1
refdes=U?
T 10295 14900 8 10 0 1 0 0 1
device=LT5560f
T 9195 13300 8 10 0 1 0 0 1
footprint=SOT26
]
{
T 9595 14900 5 10 1 1 0 0 1
refdes=U202
T 10295 14900 5 10 1 1 0 0 1
device=LT5560f
T 9195 13300 5 10 0 1 0 0 1
footprint=SOT26
}
C 20100 10700 1 0 1 EMBEDDEDio-1.sym
[
T 19200 10800 5 10 0 1 0 7 1
value=IO
T 19900 11400 5 10 0 0 0 6 1
description=I/O module port
T 19900 11300 5 10 0 0 0 6 1
device=none
T 19200 10900 5 10 0 0 0 6 1
net=IO:1
L 19800 10700 19400 10700 3 0 0 0 -1 -1
L 19800 10900 19400 10900 3 0 0 0 -1 -1
L 19800 10900 19900 10800 3 0 0 0 -1 -1
L 19900 10800 19800 10700 3 0 0 0 -1 -1
L 19300 10800 19400 10700 3 0 0 0 -1 -1
L 19400 10900 19300 10800 3 0 0 0 -1 -1
P 20100 10800 19900 10800 1 0 0
{
T 19850 11050 5 10 0 0 0 6 1
pintype=io
T 19850 11150 5 10 0 0 0 6 1
pinseq=1
T 19850 10950 9 10 0 0 0 6 1
pinlabel=I/O
T 19950 10850 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 19200 10900 5 10 0 0 0 6 1
net=TX:1
T 19200 10800 5 10 1 1 0 7 1
value=TX
}
C 20100 10400 1 0 1 EMBEDDEDio-1.sym
[
T 19200 10500 5 10 0 1 0 7 1
value=IO
T 19900 11100 5 10 0 0 0 6 1
description=I/O module port
T 19900 11000 5 10 0 0 0 6 1
device=none
T 19200 10600 5 10 0 0 0 6 1
net=IO:1
L 19800 10400 19400 10400 3 0 0 0 -1 -1
L 19800 10600 19400 10600 3 0 0 0 -1 -1
L 19800 10600 19900 10500 3 0 0 0 -1 -1
L 19900 10500 19800 10400 3 0 0 0 -1 -1
L 19300 10500 19400 10400 3 0 0 0 -1 -1
L 19400 10600 19300 10500 3 0 0 0 -1 -1
P 20100 10500 19900 10500 1 0 0
{
T 19850 10750 5 10 0 0 0 6 1
pintype=io
T 19850 10850 5 10 0 0 0 6 1
pinseq=1
T 19850 10650 9 10 0 0 0 6 1
pinlabel=I/O
T 19950 10550 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 19200 10600 5 10 0 0 0 6 1
net=/TX:1
T 19200 10500 5 10 1 1 0 7 1
value=/TX
}
C 4600 9500 1 0 1 EMBEDDEDio-1.sym
[
T 3700 9600 5 10 0 1 0 7 1
value=IO
T 4400 10200 5 10 0 0 0 6 1
description=I/O module port
T 4400 10100 5 10 0 0 0 6 1
device=none
T 3700 9700 5 10 0 0 0 6 1
net=IO:1
L 4300 9500 3900 9500 3 0 0 0 -1 -1
L 4300 9700 3900 9700 3 0 0 0 -1 -1
L 4300 9700 4400 9600 3 0 0 0 -1 -1
L 4400 9600 4300 9500 3 0 0 0 -1 -1
L 3800 9600 3900 9500 3 0 0 0 -1 -1
L 3900 9700 3800 9600 3 0 0 0 -1 -1
P 4600 9600 4400 9600 1 0 0
{
T 4350 9850 5 10 0 0 0 6 1
pintype=io
T 4350 9950 5 10 0 0 0 6 1
pinseq=1
T 4350 9750 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 9650 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 9700 5 10 0 0 0 6 1
net=PLL_LE:1
T 3700 9600 5 10 1 1 0 7 1
value=PLL_LE
}
C 4600 12400 1 0 1 EMBEDDEDio-1.sym
[
T 3700 12500 5 10 0 1 0 7 1
value=IO
T 4400 13100 5 10 0 0 0 6 1
description=I/O module port
T 4400 13000 5 10 0 0 0 6 1
device=none
T 3700 12600 5 10 0 0 0 6 1
net=IO:1
L 4300 12400 3900 12400 3 0 0 0 -1 -1
L 4300 12600 3900 12600 3 0 0 0 -1 -1
L 4300 12600 4400 12500 3 0 0 0 -1 -1
L 4400 12500 4300 12400 3 0 0 0 -1 -1
L 3800 12500 3900 12400 3 0 0 0 -1 -1
L 3900 12600 3800 12500 3 0 0 0 -1 -1
P 4600 12500 4400 12500 1 0 0
{
T 4350 12750 5 10 0 0 0 6 1
pintype=io
T 4350 12850 5 10 0 0 0 6 1
pinseq=1
T 4350 12650 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 12550 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 12600 5 10 0 0 0 6 1
net=PLL_REF:1
T 3700 12500 5 10 1 1 0 7 1
value=PLL_REF
}
C 4600 9900 1 0 1 EMBEDDEDio-1.sym
[
T 3700 10000 5 10 0 1 0 7 1
value=IO
T 4400 10600 5 10 0 0 0 6 1
description=I/O module port
T 4400 10500 5 10 0 0 0 6 1
device=none
T 3700 10100 5 10 0 0 0 6 1
net=IO:1
L 4300 9900 3900 9900 3 0 0 0 -1 -1
L 4300 10100 3900 10100 3 0 0 0 -1 -1
L 4300 10100 4400 10000 3 0 0 0 -1 -1
L 4400 10000 4300 9900 3 0 0 0 -1 -1
L 3800 10000 3900 9900 3 0 0 0 -1 -1
L 3900 10100 3800 10000 3 0 0 0 -1 -1
P 4600 10000 4400 10000 1 0 0
{
T 4350 10250 5 10 0 0 0 6 1
pintype=io
T 4350 10350 5 10 0 0 0 6 1
pinseq=1
T 4350 10150 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 10050 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 10100 5 10 0 0 0 6 1
net=PLL_SCLK:1
T 3700 10000 5 10 1 1 0 7 1
value=PLL_SCLK
}
C 4600 9700 1 0 1 EMBEDDEDio-1.sym
[
T 3700 9800 5 10 0 1 0 7 1
value=IO
T 4400 10400 5 10 0 0 0 6 1
description=I/O module port
T 4400 10300 5 10 0 0 0 6 1
device=none
T 3700 9900 5 10 0 0 0 6 1
net=IO:1
L 4300 9700 3900 9700 3 0 0 0 -1 -1
L 4300 9900 3900 9900 3 0 0 0 -1 -1
L 4300 9900 4400 9800 3 0 0 0 -1 -1
L 4400 9800 4300 9700 3 0 0 0 -1 -1
L 3800 9800 3900 9700 3 0 0 0 -1 -1
L 3900 9900 3800 9800 3 0 0 0 -1 -1
P 4600 9800 4400 9800 1 0 0
{
T 4350 10050 5 10 0 0 0 6 1
pintype=io
T 4350 10150 5 10 0 0 0 6 1
pinseq=1
T 4350 9950 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 9850 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 9900 5 10 0 0 0 6 1
net=PLL_SI:1
T 3700 9800 5 10 1 1 0 7 1
value=PLL_SI
}
C 4600 9300 1 0 1 EMBEDDEDio-1.sym
[
T 3700 9400 5 10 0 1 0 7 1
value=IO
T 4400 10000 5 10 0 0 0 6 1
description=I/O module port
T 4400 9900 5 10 0 0 0 6 1
device=none
T 3700 9500 5 10 0 0 0 6 1
net=IO:1
L 4300 9300 3900 9300 3 0 0 0 -1 -1
L 4300 9500 3900 9500 3 0 0 0 -1 -1
L 4300 9500 4400 9400 3 0 0 0 -1 -1
L 4400 9400 4300 9300 3 0 0 0 -1 -1
L 3800 9400 3900 9300 3 0 0 0 -1 -1
L 3900 9500 3800 9400 3 0 0 0 -1 -1
P 4600 9400 4400 9400 1 0 0
{
T 4350 9650 5 10 0 0 0 6 1
pintype=io
T 4350 9750 5 10 0 0 0 6 1
pinseq=1
T 4350 9550 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 9450 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 9500 5 10 0 0 0 6 1
net=PLL_CE:1
T 3700 9400 5 10 1 1 0 7 1
value=PLL_CE
}
C 4600 12600 1 0 1 EMBEDDEDio-1.sym
[
T 3700 12700 5 10 0 1 0 7 1
value=IO
T 4400 13300 5 10 0 0 0 6 1
description=I/O module port
T 4400 13200 5 10 0 0 0 6 1
device=none
T 3700 12800 5 10 0 0 0 6 1
net=IO:1
L 4300 12600 3900 12600 3 0 0 0 -1 -1
L 4300 12800 3900 12800 3 0 0 0 -1 -1
L 4300 12800 4400 12700 3 0 0 0 -1 -1
L 4400 12700 4300 12600 3 0 0 0 -1 -1
L 3800 12700 3900 12600 3 0 0 0 -1 -1
L 3900 12800 3800 12700 3 0 0 0 -1 -1
P 4600 12700 4400 12700 1 0 0
{
T 4350 12950 5 10 0 0 0 6 1
pintype=io
T 4350 13050 5 10 0 0 0 6 1
pinseq=1
T 4350 12850 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 12750 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 12800 5 10 0 0 0 6 1
net=PLL_LD:1
T 3700 12700 5 10 1 1 0 7 1
value=PLL_LD
}
C 2900 17100 1 0 1 EMBEDDEDio-1.sym
[
T 2000 17200 5 10 0 1 0 7 1
value=IO
T 2700 17800 5 10 0 0 0 6 1
description=I/O module port
T 2700 17700 5 10 0 0 0 6 1
device=none
T 2000 17300 5 10 0 0 0 6 1
net=IO:1
L 2600 17100 2200 17100 3 0 0 0 -1 -1
L 2600 17300 2200 17300 3 0 0 0 -1 -1
L 2600 17300 2700 17200 3 0 0 0 -1 -1
L 2700 17200 2600 17100 3 0 0 0 -1 -1
L 2100 17200 2200 17100 3 0 0 0 -1 -1
L 2200 17300 2100 17200 3 0 0 0 -1 -1
P 2900 17200 2700 17200 1 0 0
{
T 2650 17450 5 10 0 0 0 6 1
pintype=io
T 2650 17550 5 10 0 0 0 6 1
pinseq=1
T 2650 17350 9 10 0 0 0 6 1
pinlabel=I/O
T 2750 17250 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 2000 17300 5 10 0 0 0 6 1
net=SW1:1
T 2000 16900 5 10 1 1 0 7 1
value=SW1
}
C 2900 16800 1 0 1 EMBEDDEDio-1.sym
[
T 2000 16900 5 10 0 1 0 7 1
value=IO
T 2700 17500 5 10 0 0 0 6 1
description=I/O module port
T 2700 17400 5 10 0 0 0 6 1
device=none
T 2000 17000 5 10 0 0 0 6 1
net=IO:1
L 2600 16800 2200 16800 3 0 0 0 -1 -1
L 2600 17000 2200 17000 3 0 0 0 -1 -1
L 2600 17000 2700 16900 3 0 0 0 -1 -1
L 2700 16900 2600 16800 3 0 0 0 -1 -1
L 2100 16900 2200 16800 3 0 0 0 -1 -1
L 2200 17000 2100 16900 3 0 0 0 -1 -1
P 2900 16900 2700 16900 1 0 0
{
T 2650 17150 5 10 0 0 0 6 1
pintype=io
T 2650 17250 5 10 0 0 0 6 1
pinseq=1
T 2650 17050 9 10 0 0 0 6 1
pinlabel=I/O
T 2750 16950 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 2000 17000 5 10 0 0 0 6 1
net=/SW1:1
T 2000 16900 5 10 1 1 0 7 1
value=/SW1
}
C 2600 2000 1 0 1 EMBEDDEDio-1.sym
[
T 1700 2100 5 10 0 1 0 7 1
value=IO
T 2400 2700 5 10 0 0 0 6 1
description=I/O module port
T 2400 2600 5 10 0 0 0 6 1
device=none
T 1700 2200 5 10 0 0 0 6 1
net=IO:1
L 2300 2000 1900 2000 3 0 0 0 -1 -1
L 2300 2200 1900 2200 3 0 0 0 -1 -1
L 2300 2200 2400 2100 3 0 0 0 -1 -1
L 2400 2100 2300 2000 3 0 0 0 -1 -1
L 1800 2100 1900 2000 3 0 0 0 -1 -1
L 1900 2200 1800 2100 3 0 0 0 -1 -1
P 2600 2100 2400 2100 1 0 0
{
T 2350 2350 5 10 0 0 0 6 1
pintype=io
T 2350 2450 5 10 0 0 0 6 1
pinseq=1
T 2350 2250 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 2150 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 1700 2200 5 10 0 0 0 6 1
net=SW2:1
T 1700 2100 5 10 1 1 0 7 1
value=SW2
}
C 2600 1700 1 0 1 EMBEDDEDio-1.sym
[
T 1700 1800 5 10 0 1 0 7 1
value=IO
T 2400 2400 5 10 0 0 0 6 1
description=I/O module port
T 2400 2300 5 10 0 0 0 6 1
device=none
T 1700 1900 5 10 0 0 0 6 1
net=IO:1
L 2300 1700 1900 1700 3 0 0 0 -1 -1
L 2300 1900 1900 1900 3 0 0 0 -1 -1
L 2300 1900 2400 1800 3 0 0 0 -1 -1
L 2400 1800 2300 1700 3 0 0 0 -1 -1
L 1800 1800 1900 1700 3 0 0 0 -1 -1
L 1900 1900 1800 1800 3 0 0 0 -1 -1
P 2600 1800 2400 1800 1 0 0
{
T 2350 2050 5 10 0 0 0 6 1
pintype=io
T 2350 2150 5 10 0 0 0 6 1
pinseq=1
T 2350 1950 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 1850 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 1700 1900 5 10 0 0 0 6 1
net=/SW2:1
T 1700 1800 5 10 1 1 0 7 1
value=/SW2
}
C 3500 8800 1 0 1 EMBEDDEDio-1.sym
[
T 2600 8900 5 10 0 1 0 7 1
value=IO
T 3300 9500 5 10 0 0 0 6 1
description=I/O module port
T 3300 9400 5 10 0 0 0 6 1
device=none
T 2600 9000 5 10 0 0 0 6 1
net=IO:1
L 3200 8800 2800 8800 3 0 0 0 -1 -1
L 3200 9000 2800 9000 3 0 0 0 -1 -1
L 3200 9000 3300 8900 3 0 0 0 -1 -1
L 3300 8900 3200 8800 3 0 0 0 -1 -1
L 2700 8900 2800 8800 3 0 0 0 -1 -1
L 2800 9000 2700 8900 3 0 0 0 -1 -1
P 3500 8900 3300 8900 1 0 0
{
T 3250 9150 5 10 0 0 0 6 1
pintype=io
T 3250 9250 5 10 0 0 0 6 1
pinseq=1
T 3250 9050 9 10 0 0 0 6 1
pinlabel=I/O
T 3350 8950 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 2600 9000 5 10 0 0 0 6 1
net=AUX:1
T 2600 8900 5 10 1 1 0 7 1
value=AUX
}
C 4600 12200 1 0 1 EMBEDDEDio-1.sym
[
T 3700 12300 5 10 0 1 0 7 1
value=IO
T 4400 12900 5 10 0 0 0 6 1
description=I/O module port
T 4400 12800 5 10 0 0 0 6 1
device=none
T 3700 12400 5 10 0 0 0 6 1
net=IO:1
L 4300 12200 3900 12200 3 0 0 0 -1 -1
L 4300 12400 3900 12400 3 0 0 0 -1 -1
L 4300 12400 4400 12300 3 0 0 0 -1 -1
L 4400 12300 4300 12200 3 0 0 0 -1 -1
L 3800 12300 3900 12200 3 0 0 0 -1 -1
L 3900 12400 3800 12300 3 0 0 0 -1 -1
P 4600 12300 4400 12300 1 0 0
{
T 4350 12550 5 10 0 0 0 6 1
pintype=io
T 4350 12650 5 10 0 0 0 6 1
pinseq=1
T 4350 12450 9 10 0 0 0 6 1
pinlabel=I/O
T 4450 12350 5 10 0 1 0 0 1
pinnumber=1
}
]
{
T 3700 12400 5 10 0 0 0 6 1
net=PLL_MUX:1
T 3700 12300 5 10 1 1 0 7 1
value=PLL_MUX
}
N 4600 12500 7400 12500 4
N 7400 12500 7400 11400 4
N 4600 12300 7200 12300 4
N 7200 12300 7200 11400 4
N 4600 9600 5400 9600 4
N 4600 9800 5400 9800 4
N 4600 10000 5400 10000 4
N 4600 12700 8200 12700 4
N 8200 12700 8200 11400 4
N 4600 9400 5400 9400 4
C 2600 4000 1 0 1 EMBEDDEDio-1.sym
[
L 2300 4000 1900 4000 3 0 0 0 -1 -1
L 2300 4200 1900 4200 3 0 0 0 -1 -1
L 2300 4200 2400 4100 3 0 0 0 -1 -1
L 2400 4100 2300 4000 3 0 0 0 -1 -1
L 1800 4100 1900 4000 3 0 0 0 -1 -1
L 1900 4200 1800 4100 3 0 0 0 -1 -1
P 2600 4100 2400 4100 1 0 0
{
T 2350 4350 5 10 0 0 0 6 1
pintype=io
T 2350 4450 5 10 0 0 0 6 1
pinseq=1
T 2350 4250 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 4150 5 10 0 1 0 0 1
pinnumber=1
}
T 1700 4100 5 10 0 1 0 7 1
value=IO
T 2400 4700 5 10 0 0 0 6 1
description=I/O module port
T 2400 4600 5 10 0 0 0 6 1
device=none
T 1700 4200 5 10 0 0 0 6 1
net=IO:1
]
{
T 1700 4200 5 10 0 0 0 6 1
net=RX+:1
T 1700 4100 5 10 1 1 0 7 1
value=RX+
}
C 2600 3500 1 0 1 EMBEDDEDio-1.sym
[
L 2300 3500 1900 3500 3 0 0 0 -1 -1
L 2300 3700 1900 3700 3 0 0 0 -1 -1
L 2300 3700 2400 3600 3 0 0 0 -1 -1
L 2400 3600 2300 3500 3 0 0 0 -1 -1
L 1800 3600 1900 3500 3 0 0 0 -1 -1
L 1900 3700 1800 3600 3 0 0 0 -1 -1
P 2600 3600 2400 3600 1 0 0
{
T 2350 3850 5 10 0 0 0 6 1
pintype=io
T 2350 3950 5 10 0 0 0 6 1
pinseq=1
T 2350 3750 9 10 0 0 0 6 1
pinlabel=I/O
T 2450 3650 5 10 0 1 0 0 1
pinnumber=1
}
T 1700 3600 5 10 0 1 0 7 1
value=IO
T 2400 4200 5 10 0 0 0 6 1
description=I/O module port
T 2400 4100 5 10 0 0 0 6 1
device=none
T 1700 3700 5 10 0 0 0 6 1
net=IO:1
]
{
T 1700 3700 5 10 0 0 0 6 1
net=RX-:1
T 1700 3600 5 10 1 1 0 7 1
value=RX-
}
C 2900 14700 1 0 1 EMBEDDEDio-1.sym
[
L 2600 14700 2200 14700 3 0 0 0 -1 -1
L 2600 14900 2200 14900 3 0 0 0 -1 -1
L 2600 14900 2700 14800 3 0 0 0 -1 -1
L 2700 14800 2600 14700 3 0 0 0 -1 -1
L 2100 14800 2200 14700 3 0 0 0 -1 -1
L 2200 14900 2100 14800 3 0 0 0 -1 -1
P 2900 14800 2700 14800 1 0 0
{
T 2750 14850 5 10 0 1 0 0 1
pinnumber=1
T 2650 14950 9 10 0 0 0 6 1
pinlabel=I/O
T 2650 15150 5 10 0 0 0 6 1
pinseq=1
T 2650 15050 5 10 0 0 0 6 1
pintype=io
}
T 2000 14800 5 10 0 1 0 7 1
value=IO
T 2700 15400 5 10 0 0 0 6 1
description=I/O module port
T 2700 15300 5 10 0 0 0 6 1
device=none
T 2000 14900 5 10 0 0 0 6 1
net=IO:1
]
{
T 2000 14900 5 10 0 0 0 6 1
net=TX+:1
T 2000 14800 5 10 1 1 0 7 1
value=TX+
}
C 2900 14100 1 0 1 EMBEDDEDio-1.sym
[
L 2600 14100 2200 14100 3 0 0 0 -1 -1
L 2600 14300 2200 14300 3 0 0 0 -1 -1
L 2600 14300 2700 14200 3 0 0 0 -1 -1
L 2700 14200 2600 14100 3 0 0 0 -1 -1
L 2100 14200 2200 14100 3 0 0 0 -1 -1
L 2200 14300 2100 14200 3 0 0 0 -1 -1
P 2900 14200 2700 14200 1 0 0
{
T 2750 14250 5 10 0 1 0 0 1
pinnumber=1
T 2650 14350 9 10 0 0 0 6 1
pinlabel=I/O
T 2650 14550 5 10 0 0 0 6 1
pinseq=1
T 2650 14450 5 10 0 0 0 6 1
pintype=io
}
T 2000 14200 5 10 0 1 0 7 1
value=IO
T 2700 14800 5 10 0 0 0 6 1
description=I/O module port
T 2700 14700 5 10 0 0 0 6 1
device=none
T 2000 14300 5 10 0 0 0 6 1
net=IO:1
]
{
T 2000 14300 5 10 0 0 0 6 1
net=TX-:1
T 2000 14200 5 10 1 1 0 7 1
value=TX-
}
C 5300 14500 1 0 1 EMBEDDEDpe4283.sym
[
T 5305 14200 8 10 0 1 0 6 1
footprint=SOT26
T 4305 15200 8 10 0 1 0 6 1
device=PE4283
T 4905 15200 8 10 0 1 0 6 1
refdes=U?
P 3100 14800 3500 14800 1 0 0
{
T 3100 14800 5 10 0 0 0 0 1
pintype=pas
T 3555 14795 5 10 1 1 0 0 1
pinlabel=RFC
T 3405 14845 5 10 1 1 0 6 1
pinnumber=5
T 3100 14800 5 10 0 0 0 0 1
pinseq=5
}
P 3100 14600 3500 14600 1 0 0
{
T 3100 14600 5 10 0 0 180 6 1
pintype=pas
T 3555 14595 5 10 1 1 0 0 1
pinlabel=V1
T 3405 14645 5 10 1 1 0 6 1
pinnumber=4
T 3100 14600 5 10 0 0 180 6 1
pinseq=4
}
P 5300 14600 4900 14600 1 0 0
{
T 5300 14600 5 10 0 0 0 6 1
pintype=pas
T 4845 14595 5 10 1 1 0 6 1
pinlabel=RF2
T 4995 14645 5 10 1 1 0 0 1
pinnumber=3
T 5300 14600 5 10 0 0 0 6 1
pinseq=3
}
P 5300 14800 4900 14800 1 0 0
{
T 5300 14800 5 10 0 0 0 6 1
pintype=pas
T 4845 14795 5 10 1 1 0 6 1
pinlabel=GND
T 4995 14845 5 10 1 1 0 0 1
pinnumber=2
T 5300 14800 5 10 0 0 0 6 1
pinseq=2
}
P 5300 15000 4900 15000 1 0 0
{
T 5300 15000 5 10 0 0 0 6 1
pintype=pas
T 4845 14995 5 10 1 1 0 6 1
pinlabel=RF1
T 4995 15045 5 10 1 1 0 0 1
pinnumber=1
T 5300 15000 5 10 0 0 0 6 1
pinseq=1
}
P 3500 15000 3100 15000 1 0 1
{
T 3405 15045 5 10 1 1 0 6 1
pinnumber=6
T 3350 14950 5 10 0 0 180 0 1
pinseq=6
T 3555 14995 5 10 1 1 0 0 1
pinlabel=V2
T 3350 14950 5 10 0 1 180 0 1
pintype=pas
}
B 3500 14500 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 4905 15200 5 10 1 1 0 6 1
refdes=U201
T 4305 15200 5 10 1 1 0 6 1
device=PE4283
T 5305 14200 5 10 0 1 0 6 1
footprint=SOT26
}
C 10200 3200 1 0 1 EMBEDDEDLT5560f.sym
[
B 8400 3600 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 8400 3900 8000 3900 1 0 1
{
T 8250 3850 5 10 0 1 180 0 1
pintype=pas
T 8455 3895 5 10 1 1 0 0 1
pinlabel=OUT+
T 8250 3850 5 10 0 0 180 0 1
pinseq=6
T 8305 3945 5 10 1 1 0 6 1
pinnumber=6
}
P 10200 4300 9800 4300 1 0 0
{
T 10200 4300 5 10 0 0 0 6 1
pinseq=1
T 9895 4345 5 10 1 1 0 0 1
pinnumber=1
T 9745 4295 5 10 1 1 0 6 1
pinlabel=LO-
T 10200 4300 5 10 0 0 0 6 1
pintype=pas
}
P 10200 4100 9800 4100 1 0 0
{
T 10200 4100 5 10 0 0 0 6 1
pinseq=2
T 9895 4145 5 10 1 1 0 0 1
pinnumber=2
T 9745 4095 5 10 1 1 0 6 1
pinlabel=EN
T 10200 4100 5 10 0 0 0 6 1
pintype=pas
}
P 10200 3900 9800 3900 1 0 0
{
T 10200 3900 5 10 0 0 0 6 1
pinseq=3
T 9895 3945 5 10 1 1 0 0 1
pinnumber=3
T 9745 3895 5 10 1 1 0 6 1
pinlabel=IN+
T 10200 3900 5 10 0 0 0 6 1
pintype=pas
}
P 10200 3700 9800 3700 1 0 0
{
T 10200 3700 5 10 0 0 0 6 1
pinseq=4
T 9895 3745 5 10 1 1 0 0 1
pinnumber=4
T 9745 3695 5 10 1 1 0 6 1
pinlabel=IN-
T 10200 3700 5 10 0 0 0 6 1
pintype=pas
}
P 8000 3700 8400 3700 1 0 0
{
T 8000 3700 5 10 0 0 0 0 1
pinseq=5
T 8305 3745 5 10 1 1 0 6 1
pinnumber=5
T 8455 3695 5 10 1 1 0 0 1
pinlabel=OUT-
T 8000 3700 5 10 0 0 0 0 1
pintype=pas
}
P 8400 4300 8000 4300 1 0 1
{
T 8455 4295 5 10 1 1 0 0 1
pinlabel=LO+
T 8305 4345 5 10 1 1 0 6 1
pinnumber=8
T 8250 4250 5 10 0 1 180 0 1
pintype=pas
T 8250 4250 5 10 0 0 180 0 1
pinseq=6
}
P 8000 4100 8400 4100 1 0 0
{
T 8305 4145 5 10 1 1 0 6 1
pinnumber=7
T 8455 4095 5 10 1 1 0 0 1
pinlabel=VCC
T 8000 4100 5 10 0 0 0 0 1
pinseq=5
T 8000 4100 5 10 0 0 0 0 1
pintype=pas
}
P 9100 3600 9100 3200 1 0 1
{
T 9100 3655 5 10 1 1 90 2 1
pinlabel=PGND
T 9150 3505 5 10 1 1 90 8 1
pinnumber=9
T 9150 3450 5 10 0 1 90 8 1
pintype=pas
T 9150 3450 5 10 0 0 90 8 1
pinseq=6
}
T 9805 4500 8 10 0 1 0 6 1
refdes=U?
T 9105 4500 8 10 0 1 0 6 1
device=LT5560f
T 10205 2900 8 10 0 1 0 6 1
footprint=SOT26
]
{
T 9805 4500 5 10 1 1 0 6 1
refdes=U207
T 9105 4500 5 10 1 1 0 6 1
device=LT5560f
T 10205 2900 5 10 0 1 0 6 1
footprint=SOT26
}
C 13000 4000 1 0 0 EMBEDDEDpe4283.sym
[
P 15200 4300 14800 4300 1 0 0
{
T 15200 4300 5 10 0 0 0 6 1
pinseq=5
T 14895 4345 5 10 1 1 0 0 1
pinnumber=5
T 14745 4295 5 10 1 1 0 6 1
pinlabel=RFC
T 15200 4300 5 10 0 0 0 6 1
pintype=pas
}
P 15200 4100 14800 4100 1 0 0
{
T 15200 4100 5 10 0 0 180 0 1
pinseq=4
T 14895 4145 5 10 1 1 0 0 1
pinnumber=4
T 14745 4095 5 10 1 1 0 6 1
pinlabel=V1
T 15200 4100 5 10 0 0 180 0 1
pintype=pas
}
P 13000 4100 13400 4100 1 0 0
{
T 13000 4100 5 10 0 0 0 0 1
pinseq=3
T 13305 4145 5 10 1 1 0 6 1
pinnumber=3
T 13455 4095 5 10 1 1 0 0 1
pinlabel=RF2
T 13000 4100 5 10 0 0 0 0 1
pintype=pas
}
P 13000 4300 13400 4300 1 0 0
{
T 13000 4300 5 10 0 0 0 0 1
pinseq=2
T 13305 4345 5 10 1 1 0 6 1
pinnumber=2
T 13455 4295 5 10 1 1 0 0 1
pinlabel=GND
T 13000 4300 5 10 0 0 0 0 1
pintype=pas
}
P 13000 4500 13400 4500 1 0 0
{
T 13000 4500 5 10 0 0 0 0 1
pinseq=1
T 13305 4545 5 10 1 1 0 6 1
pinnumber=1
T 13455 4495 5 10 1 1 0 0 1
pinlabel=RF1
T 13000 4500 5 10 0 0 0 0 1
pintype=pas
}
P 14800 4500 15200 4500 1 0 1
{
T 14950 4450 5 10 0 1 180 6 1
pintype=pas
T 14745 4495 5 10 1 1 0 6 1
pinlabel=V2
T 14950 4450 5 10 0 0 180 6 1
pinseq=6
T 14895 4545 5 10 1 1 0 0 1
pinnumber=6
}
B 13400 4000 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 12995 3700 8 10 0 1 0 0 1
footprint=SOT26
T 13995 4700 8 10 0 1 0 0 1
device=PE4283
T 13395 4700 8 10 0 1 0 0 1
refdes=U?
]
{
T 13395 4700 5 10 1 1 0 0 1
refdes=U208
T 13995 4700 5 10 1 1 0 0 1
device=PE4283
T 12995 3700 5 10 0 1 0 0 1
footprint=SOT26
}
C 5100 3800 1 0 1 EMBEDDEDpe4283.sym
[
P 2900 4100 3300 4100 1 0 0
{
T 2900 4100 5 10 0 0 0 0 1
pinseq=5
T 3205 4145 5 10 1 1 0 6 1
pinnumber=5
T 3355 4095 5 10 1 1 0 0 1
pinlabel=RFC
T 2900 4100 5 10 0 0 0 0 1
pintype=pas
}
P 2900 3900 3300 3900 1 0 0
{
T 2900 3900 5 10 0 0 180 6 1
pinseq=4
T 3205 3945 5 10 1 1 0 6 1
pinnumber=4
T 3355 3895 5 10 1 1 0 0 1
pinlabel=V1
T 2900 3900 5 10 0 0 180 6 1
pintype=pas
}
P 5100 3900 4700 3900 1 0 0
{
T 5100 3900 5 10 0 0 0 6 1
pinseq=3
T 4795 3945 5 10 1 1 0 0 1
pinnumber=3
T 4645 3895 5 10 1 1 0 6 1
pinlabel=RF2
T 5100 3900 5 10 0 0 0 6 1
pintype=pas
}
P 5100 4100 4700 4100 1 0 0
{
T 5100 4100 5 10 0 0 0 6 1
pinseq=2
T 4795 4145 5 10 1 1 0 0 1
pinnumber=2
T 4645 4095 5 10 1 1 0 6 1
pinlabel=GND
T 5100 4100 5 10 0 0 0 6 1
pintype=pas
}
P 5100 4300 4700 4300 1 0 0
{
T 5100 4300 5 10 0 0 0 6 1
pinseq=1
T 4795 4345 5 10 1 1 0 0 1
pinnumber=1
T 4645 4295 5 10 1 1 0 6 1
pinlabel=RF1
T 5100 4300 5 10 0 0 0 6 1
pintype=pas
}
P 3300 4300 2900 4300 1 0 1
{
T 3150 4250 5 10 0 1 180 0 1
pintype=pas
T 3355 4295 5 10 1 1 0 0 1
pinlabel=V2
T 3150 4250 5 10 0 0 180 0 1
pinseq=6
T 3205 4345 5 10 1 1 0 6 1
pinnumber=6
}
B 3300 3800 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5105 3500 8 10 0 1 0 6 1
footprint=SOT26
T 4105 4500 8 10 0 1 0 6 1
device=PE4283
T 4705 4500 8 10 0 1 0 6 1
refdes=U?
]
{
T 4705 4500 5 10 1 1 0 6 1
refdes=U206
T 4105 4500 5 10 1 1 0 6 1
device=PE4283
T 5105 3500 5 10 0 1 0 6 1
footprint=SOT26
}
C 13600 14200 1 0 0 EMBEDDEDpe4283.sym
[
P 15800 14500 15400 14500 1 0 0
{
T 15800 14500 5 10 0 0 0 6 1
pinseq=5
T 15495 14545 5 10 1 1 0 0 1
pinnumber=5
T 15345 14495 5 10 1 1 0 6 1
pinlabel=RFC
T 15800 14500 5 10 0 0 0 6 1
pintype=pas
}
P 15800 14300 15400 14300 1 0 0
{
T 15800 14300 5 10 0 0 180 0 1
pinseq=4
T 15495 14345 5 10 1 1 0 0 1
pinnumber=4
T 15345 14295 5 10 1 1 0 6 1
pinlabel=V1
T 15800 14300 5 10 0 0 180 0 1
pintype=pas
}
P 13600 14300 14000 14300 1 0 0
{
T 13600 14300 5 10 0 0 0 0 1
pinseq=3
T 13905 14345 5 10 1 1 0 6 1
pinnumber=3
T 14055 14295 5 10 1 1 0 0 1
pinlabel=RF2
T 13600 14300 5 10 0 0 0 0 1
pintype=pas
}
P 13600 14500 14000 14500 1 0 0
{
T 13600 14500 5 10 0 0 0 0 1
pinseq=2
T 13905 14545 5 10 1 1 0 6 1
pinnumber=2
T 14055 14495 5 10 1 1 0 0 1
pinlabel=GND
T 13600 14500 5 10 0 0 0 0 1
pintype=pas
}
P 13600 14700 14000 14700 1 0 0
{
T 13600 14700 5 10 0 0 0 0 1
pinseq=1
T 13905 14745 5 10 1 1 0 6 1
pinnumber=1
T 14055 14695 5 10 1 1 0 0 1
pinlabel=RF1
T 13600 14700 5 10 0 0 0 0 1
pintype=pas
}
P 15400 14700 15800 14700 1 0 1
{
T 15550 14650 5 10 0 1 180 6 1
pintype=pas
T 15345 14695 5 10 1 1 0 6 1
pinlabel=V2
T 15550 14650 5 10 0 0 180 6 1
pinseq=6
T 15495 14745 5 10 1 1 0 0 1
pinnumber=6
}
B 14000 14200 1400 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 13595 13900 8 10 0 1 0 0 1
footprint=SOT26
T 14595 14900 8 10 0 1 0 0 1
device=PE4283
T 13995 14900 8 10 0 1 0 0 1
refdes=U?
]
{
T 13995 14900 5 10 1 1 0 0 1
refdes=U203
T 14595 14900 5 10 1 1 0 0 1
device=PE4283
T 13595 13900 5 10 0 1 0 0 1
footprint=SOT26
}
C 5400 2800 1 0 0 EMBEDDEDgnd-1.sym
[
T 5700 2850 8 10 0 0 0 0 1
net=GND:1
P 5500 2900 5500 3100 1 0 1
{
T 5558 2961 5 4 0 1 0 0 1
pintype=pwr
T 5558 2961 5 4 0 1 0 0 1
pinlabel=1
T 5558 2961 5 4 0 0 0 0 1
pinseq=1
T 5558 2961 5 4 0 1 0 0 1
pinnumber=1
}
L 5400 2900 5600 2900 3 0 0 0 -1 -1
L 5455 2850 5545 2850 3 0 0 0 -1 -1
L 5480 2810 5520 2810 3 0 0 0 -1 -1
]
C 12600 4000 1 0 0 EMBEDDEDgnd-1.sym
[
T 12900 4050 8 10 0 0 0 0 1
net=GND:1
P 12700 4100 12700 4300 1 0 1
{
T 12758 4161 5 4 0 1 0 0 1
pintype=pwr
T 12758 4161 5 4 0 1 0 0 1
pinlabel=1
T 12758 4161 5 4 0 0 0 0 1
pinseq=1
T 12758 4161 5 4 0 1 0 0 1
pinnumber=1
}
L 12600 4100 12800 4100 3 0 0 0 -1 -1
L 12655 4050 12745 4050 3 0 0 0 -1 -1
L 12680 4010 12720 4010 3 0 0 0 -1 -1
]
C 9000 2900 1 0 0 EMBEDDEDgnd-1.sym
[
T 9300 2950 8 10 0 0 0 0 1
net=GND:1
P 9100 3000 9100 3200 1 0 1
{
T 9158 3061 5 4 0 1 0 0 1
pintype=pwr
T 9158 3061 5 4 0 1 0 0 1
pinlabel=1
T 9158 3061 5 4 0 0 0 0 1
pinseq=1
T 9158 3061 5 4 0 1 0 0 1
pinnumber=1
}
L 9000 3000 9200 3000 3 0 0 0 -1 -1
L 9055 2950 9145 2950 3 0 0 0 -1 -1
L 9080 2910 9120 2910 3 0 0 0 -1 -1
]
C 12300 3000 1 0 0 EMBEDDEDgnd-1.sym
[
T 12600 3050 8 10 0 0 0 0 1
net=GND:1
P 12400 3100 12400 3300 1 0 1
{
T 12458 3161 5 4 0 1 0 0 1
pintype=pwr
T 12458 3161 5 4 0 1 0 0 1
pinlabel=1
T 12458 3161 5 4 0 0 0 0 1
pinseq=1
T 12458 3161 5 4 0 1 0 0 1
pinnumber=1
}
L 12300 3100 12500 3100 3 0 0 0 -1 -1
L 12355 3050 12445 3050 3 0 0 0 -1 -1
L 12380 3010 12420 3010 3 0 0 0 -1 -1
]
N 7000 4300 7500 4300 4
N 7500 4300 7500 3900 4
N 7500 3900 8000 3900 4
N 7000 3100 7500 3100 4
N 7500 3100 7500 3700 4
N 7500 3700 8000 3700 4
N 10900 4500 10600 4500 4
N 10600 4500 10600 3900 4
N 10600 3900 10200 3900 4
N 10900 3300 10600 3300 4
N 10600 3300 10600 3700 4
N 10600 3700 10200 3700 4
N 12400 4500 13000 4500 4
N 13000 4300 12700 4300 4
C 2500 3300 1 0 0 EMBEDDEDgnd-1.sym
[
T 2800 3350 8 10 0 0 0 0 1
net=GND:1
P 2600 3400 2600 3600 1 0 1
{
T 2658 3461 5 4 0 1 0 0 1
pintype=pwr
T 2658 3461 5 4 0 1 0 0 1
pinlabel=1
T 2658 3461 5 4 0 0 0 0 1
pinseq=1
T 2658 3461 5 4 0 1 0 0 1
pinnumber=1
}
L 2500 3400 2700 3400 3 0 0 0 -1 -1
L 2555 3350 2645 3350 3 0 0 0 -1 -1
L 2580 3310 2620 3310 3 0 0 0 -1 -1
]
C 2800 13900 1 0 0 EMBEDDEDgnd-1.sym
[
T 3100 13950 8 10 0 0 0 0 1
net=GND:1
P 2900 14000 2900 14200 1 0 1
{
T 2958 14061 5 4 0 1 0 0 1
pintype=pwr
T 2958 14061 5 4 0 1 0 0 1
pinlabel=1
T 2958 14061 5 4 0 0 0 0 1
pinseq=1
T 2958 14061 5 4 0 1 0 0 1
pinnumber=1
}
L 2800 14000 3000 14000 3 0 0 0 -1 -1
L 2855 13950 2945 13950 3 0 0 0 -1 -1
L 2880 13910 2920 13910 3 0 0 0 -1 -1
]
N 2600 4100 2900 4100 4
N 5100 4300 5500 4300 4
N 5100 3900 5100 2600 4
N 5100 2600 13000 2600 4
N 13000 4100 13000 2600 4
N 2900 14800 3100 14800 4
N 5300 14600 5500 14600 4
N 5500 14600 5500 14800 4
N 5500 14800 5900 14800 4
N 11400 14300 11800 14300 4
C 13200 12800 1 0 0 EMBEDDEDgnd-1.sym
[
T 13500 12850 8 10 0 0 0 0 1
net=GND:1
P 13300 12900 13300 13100 1 0 1
{
T 13358 12961 5 4 0 1 0 0 1
pintype=pwr
T 13358 12961 5 4 0 1 0 0 1
pinlabel=1
T 13358 12961 5 4 0 0 0 0 1
pinseq=1
T 13358 12961 5 4 0 1 0 0 1
pinnumber=1
}
L 13200 12900 13400 12900 3 0 0 0 -1 -1
L 13255 12850 13345 12850 3 0 0 0 -1 -1
L 13280 12810 13320 12810 3 0 0 0 -1 -1
]
N 11400 14100 11400 13100 4
N 11400 13100 11800 13100 4
N 13300 14300 13600 14300 4
N 13600 14700 13600 16700 4
N 13600 16700 5300 16700 4
N 5300 16700 5300 15000 4
C 10200 13300 1 0 0 EMBEDDEDgnd-1.sym
[
T 10500 13350 8 10 0 0 0 0 1
net=GND:1
P 10300 13400 10300 13600 1 0 1
{
T 10358 13461 5 4 0 1 0 0 1
pintype=pwr
T 10358 13461 5 4 0 1 0 0 1
pinlabel=1
T 10358 13461 5 4 0 0 0 0 1
pinseq=1
T 10358 13461 5 4 0 1 0 0 1
pinnumber=1
}
L 10200 13400 10400 13400 3 0 0 0 -1 -1
L 10255 13350 10345 13350 3 0 0 0 -1 -1
L 10280 13310 10320 13310 3 0 0 0 -1 -1
]
N 16800 4300 16500 4300 4
N 17800 4300 18100 4300 4
N 20500 9700 21100 9700 4
N 15800 9900 16800 9900 4
N 8800 14300 9200 14300 4
C 18100 4100 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 18300 4800 5 10 0 0 0 0 1
device=CAPACITOR
T 18300 4600 8 10 0 1 0 0 1
refdes=C?
T 18300 5400 5 10 0 0 0 0 1
description=capacitor
T 18300 5200 5 10 0 0 0 0 1
numslots=0
T 18300 5000 5 10 0 0 0 0 1
symversion=0.1
P 18100 4300 18300 4300 1 0 0
{
T 18300 4300 5 8 0 1 0 2 1
pintype=pas
T 18300 4300 9 8 0 1 0 0 1
pinlabel=1
T 18250 4250 5 8 0 1 0 8 1
pinseq=1
T 18250 4350 5 8 0 1 0 6 1
pinnumber=1
}
P 19000 4300 18800 4300 1 0 0
{
T 18800 4300 5 8 0 1 0 8 1
pintype=pas
T 18800 4300 9 8 0 1 0 6 1
pinlabel=2
T 18850 4250 5 8 0 1 0 2 1
pinseq=2
T 18850 4350 5 8 0 1 0 0 1
pinnumber=2
}
L 18500 4500 18500 4100 3 0 0 0 -1 -1
L 18600 4500 18600 4100 3 0 0 0 -1 -1
L 18800 4300 18600 4300 3 0 0 0 -1 -1
L 18500 4300 18300 4300 3 0 0 0 -1 -1
]
{
T 18300 4800 5 10 0 0 0 0 1
device=CAPACITOR
T 18300 4800 5 10 1 1 0 0 1
refdes=C215
T 18300 5000 5 10 0 0 0 0 1
symversion=0.1
T 18300 4600 5 10 1 1 0 0 1
value=100pf
}
N 7400 7200 7400 6200 4
N 7400 6200 8000 6200 4
N 8000 6200 8000 4300 4
N 7600 7200 7600 6300 4
N 7600 6300 10200 6300 4
N 10200 6300 10200 4300 4
C 5300 3800 1 0 0 EMBEDDEDgnd-1.sym
[
T 5600 3850 8 10 0 0 0 0 1
net=GND:1
P 5400 3900 5400 4100 1 0 1
{
T 5458 3961 5 4 0 1 0 0 1
pintype=pwr
T 5458 3961 5 4 0 1 0 0 1
pinlabel=1
T 5458 3961 5 4 0 0 0 0 1
pinseq=1
T 5458 3961 5 4 0 1 0 0 1
pinnumber=1
}
L 5300 3900 5500 3900 3 0 0 0 -1 -1
L 5355 3850 5445 3850 3 0 0 0 -1 -1
L 5380 3810 5420 3810 3 0 0 0 -1 -1
]
N 5100 4100 5400 4100 4
N 22400 9200 22400 9100 4
C 14800 9400 1 0 0 EMBEDDEDMAR-8A+.sym
[
P 15800 9900 15600 9900 1 0 0
{
T 15695 9945 5 6 0 0 0 0 1
pinnumber=3
T 15700 9950 5 6 0 0 0 6 1
pinseq=3
T 15630 9945 5 6 1 1 0 0 1
pinlabel=OUT
T 15700 9950 5 6 0 1 0 6 1
pintype=pas
}
L 15500 9900 15600 9900 3 0 1 0 -1 -1
L 15200 9700 15200 10100 3 0 1 0 -1 -1
L 15500 9900 15200 9700 3 0 1 0 -1 -1
L 15200 10100 15500 9900 3 0 1 0 -1 -1
T 14795 9395 8 10 0 1 0 0 1
footprint=VV105
L 15300 9600 15300 9760 3 0 0 0 -1 -1
L 15300 10200 15300 10040 3 0 0 0 -1 -1
T 15450 10275 8 10 0 1 0 0 1
refdes=U?
L 15200 9900 14984 9900 3 0 0 0 -1 -1
P 14800 9900 15000 9900 1 0 0
{
T 14900 9950 5 6 0 0 0 0 1
pinnumber=1
T 14900 9950 5 6 0 0 0 0 1
pinseq=1
T 14850 9950 5 6 1 1 0 0 1
pinlabel=IN
T 14900 9950 5 6 0 1 0 0 1
pintype=pas
}
T 15700 9900 5 10 0 0 0 0 1
device=MAR-8A+
V 15300 9901 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 15300 9600 15300 9400 1 0 1
{
T 15200 9450 5 6 0 1 0 0 1
pinnumber=2
T 15200 9450 5 6 0 0 0 0 1
pinseq=2
T 15050 9450 5 6 1 1 0 0 1
pinlabel=GND
T 15200 9450 5 6 0 1 0 0 1
pintype=pas
}
P 15300 10400 15300 10200 1 0 0
{
T 15200 10250 5 6 0 0 0 0 1
pinnumber=4
T 15200 10250 5 6 0 0 0 0 1
pinseq=4
T 15050 10250 5 6 1 1 0 0 1
pinlabel=GND
T 15200 10250 5 6 0 1 0 0 1
pintype=pas
}
]
{
T 15600 9300 5 10 1 1 0 0 1
device=ERA-3SM+
T 15650 9575 5 10 1 1 0 0 1
refdes=U204
T 14795 9395 5 10 0 1 0 0 1
footprint=VV105
}
C 15400 10800 1 180 0 EMBEDDEDgnd-1.sym
[
T 15100 10750 8 10 0 0 180 0 1
net=GND:1
P 15300 10700 15300 10500 1 0 1
{
T 15242 10639 5 4 0 1 180 0 1
pinnumber=1
T 15242 10639 5 4 0 0 180 0 1
pinseq=1
T 15242 10639 5 4 0 1 180 0 1
pinlabel=1
T 15242 10639 5 4 0 1 180 0 1
pintype=pwr
}
L 15400 10700 15200 10700 3 0 0 0 -1 -1
L 15345 10750 15255 10750 3 0 0 0 -1 -1
L 15320 10790 15280 10790 3 0 0 0 -1 -1
]
C 16500 11500 1 90 0 EMBEDDEDresistor-1.sym
[
T 16500 11500 8 10 0 1 90 0 1
class=DISCRETE
T 16500 11500 8 10 0 1 90 0 1
pins=2
T 16200 11700 8 10 0 1 90 0 1
refdes=R?
L 16300 11701 16400 11650 3 0 0 0 -1 -1
P 16400 11500 16400 11652 1 0 0
{
T 16350 11600 5 8 0 1 90 0 1
pinnumber=1
T 16350 11600 5 8 0 0 90 0 1
pinseq=1
T 16350 11600 5 8 0 1 90 0 1
pinlabel=1
T 16350 11600 5 8 0 1 90 0 1
pintype=pas
}
P 16400 12400 16400 12250 1 0 0
{
T 16350 12300 5 8 0 1 90 0 1
pinnumber=2
T 16350 12300 5 8 0 0 90 0 1
pinseq=2
T 16350 12300 5 8 0 1 90 0 1
pinlabel=2
T 16350 12300 5 8 0 1 90 0 1
pintype=pas
}
L 16500 12200 16400 12250 3 0 0 0 -1 -1
L 16300 12100 16500 12200 3 0 0 0 -1 -1
T 16100 11800 5 10 0 0 90 0 1
device=RESISTOR
L 16500 11800 16300 11700 3 0 0 0 -1 -1
L 16300 11900 16500 11800 3 0 0 0 -1 -1
L 16500 12000 16300 11900 3 0 0 0 -1 -1
L 16300 12100 16500 12000 3 0 0 0 -1 -1
]
{
T 16100 11800 5 10 0 0 90 0 1
device=RESISTOR
T 16200 12100 5 10 1 1 180 0 1
refdes=R203
T 15700 11700 5 10 1 1 0 0 1
value=51 1%
}
N 16400 10200 16400 9900 4
N 15300 10500 15300 10400 4
N 17700 9900 18300 9900 4
C 16800 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 17000 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 17000 10200 8 10 0 1 0 0 1
refdes=C?
T 17000 11000 5 10 0 0 0 0 1
description=capacitor
T 17000 10800 5 10 0 0 0 0 1
numslots=0
T 17000 10600 5 10 0 0 0 0 1
symversion=0.1
P 16800 9900 17000 9900 1 0 0
{
T 16950 9950 5 8 0 1 0 6 1
pinnumber=1
T 16950 9850 5 8 0 1 0 8 1
pinseq=1
T 17000 9900 9 8 0 1 0 0 1
pinlabel=1
T 17000 9900 5 8 0 1 0 2 1
pintype=pas
}
P 17700 9900 17500 9900 1 0 0
{
T 17550 9950 5 8 0 1 0 0 1
pinnumber=2
T 17550 9850 5 8 0 1 0 2 1
pinseq=2
T 17500 9900 9 8 0 1 0 6 1
pinlabel=2
T 17500 9900 5 8 0 1 0 8 1
pintype=pas
}
L 17200 10100 17200 9700 3 0 0 0 -1 -1
L 17300 10100 17300 9700 3 0 0 0 -1 -1
L 17500 9900 17300 9900 3 0 0 0 -1 -1
L 17200 9900 17000 9900 3 0 0 0 -1 -1
]
{
T 17000 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 17000 10400 5 10 1 1 0 0 1
refdes=C204
T 17000 10600 5 10 0 0 0 0 1
symversion=0.1
T 17000 10200 5 10 1 1 0 0 1
value=100pf
}
C 21100 9500 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 21300 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 21300 10000 8 10 0 1 0 0 1
refdes=C?
T 21300 10800 5 10 0 0 0 0 1
description=capacitor
T 21300 10600 5 10 0 0 0 0 1
numslots=0
T 21300 10400 5 10 0 0 0 0 1
symversion=0.1
P 21100 9700 21300 9700 1 0 0
{
T 21250 9750 5 8 0 1 0 6 1
pinnumber=1
T 21250 9650 5 8 0 1 0 8 1
pinseq=1
T 21300 9700 9 8 0 1 0 0 1
pinlabel=1
T 21300 9700 5 8 0 1 0 2 1
pintype=pas
}
P 22000 9700 21800 9700 1 0 0
{
T 21850 9750 5 8 0 1 0 0 1
pinnumber=2
T 21850 9650 5 8 0 1 0 2 1
pinseq=2
T 21800 9700 9 8 0 1 0 6 1
pinlabel=2
T 21800 9700 5 8 0 1 0 8 1
pintype=pas
}
L 21500 9900 21500 9500 3 0 0 0 -1 -1
L 21600 9900 21600 9500 3 0 0 0 -1 -1
L 21800 9700 21600 9700 3 0 0 0 -1 -1
L 21500 9700 21300 9700 3 0 0 0 -1 -1
]
{
T 21300 10200 5 10 0 0 0 0 1
device=CAPACITOR
T 21300 10200 5 10 1 1 0 0 1
refdes=C208
T 21300 10400 5 10 0 0 0 0 1
symversion=0.1
T 21300 10000 5 10 1 1 0 0 1
value=100pf
}
C 13600 9700 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 13800 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 13800 10200 8 10 0 1 0 0 1
refdes=C?
T 13800 11000 5 10 0 0 0 0 1
description=capacitor
T 13800 10800 5 10 0 0 0 0 1
numslots=0
T 13800 10600 5 10 0 0 0 0 1
symversion=0.1
P 13600 9900 13800 9900 1 0 0
{
T 13800 9900 5 8 0 1 0 2 1
pintype=pas
T 13800 9900 9 8 0 1 0 0 1
pinlabel=1
T 13750 9850 5 8 0 1 0 8 1
pinseq=1
T 13750 9950 5 8 0 1 0 6 1
pinnumber=1
}
P 14500 9900 14300 9900 1 0 0
{
T 14300 9900 5 8 0 1 0 8 1
pintype=pas
T 14300 9900 9 8 0 1 0 6 1
pinlabel=2
T 14350 9850 5 8 0 1 0 2 1
pinseq=2
T 14350 9950 5 8 0 1 0 0 1
pinnumber=2
}
L 14000 10100 14000 9700 3 0 0 0 -1 -1
L 14100 10100 14100 9700 3 0 0 0 -1 -1
L 14300 9900 14100 9900 3 0 0 0 -1 -1
L 14000 9900 13800 9900 3 0 0 0 -1 -1
]
{
T 13800 10400 5 10 0 0 0 0 1
device=CAPACITOR
T 13800 10400 5 10 1 1 0 0 1
refdes=C203
T 13800 10600 5 10 0 0 0 0 1
symversion=0.1
T 13800 10200 5 10 1 1 0 0 1
value=100pf
}
N 14800 9900 14500 9900 4
N 19000 4300 21900 4300 4
N 18300 9500 18300 9000 4
N 18300 9000 20300 9000 4
N 20300 9000 20300 4300 4
C 17800 3800 1 0 1 EMBEDDEDMAR-8A+.sym
[
P 16800 4300 17000 4300 1 0 0
{
T 16905 4345 5 6 0 0 0 6 1
pinnumber=3
T 16900 4350 5 6 0 0 0 0 1
pinseq=3
T 16970 4345 5 6 1 1 0 6 1
pinlabel=OUT
T 16900 4350 5 6 0 1 0 0 1
pintype=pas
}
L 17100 4300 17000 4300 3 0 1 0 -1 -1
L 17400 4100 17400 4500 3 0 1 0 -1 -1
L 17100 4300 17400 4100 3 0 1 0 -1 -1
L 17400 4500 17100 4300 3 0 1 0 -1 -1
T 17805 3795 8 10 0 1 0 6 1
footprint=VV105
L 17300 4000 17300 4160 3 0 0 0 -1 -1
L 17300 4600 17300 4440 3 0 0 0 -1 -1
T 17150 4675 8 10 0 1 0 6 1
refdes=U?
L 17400 4300 17616 4300 3 0 0 0 -1 -1
P 17800 4300 17600 4300 1 0 0
{
T 17700 4350 5 6 0 0 0 6 1
pinnumber=1
T 17700 4350 5 6 0 0 0 6 1
pinseq=1
T 17750 4350 5 6 1 1 0 6 1
pinlabel=IN
T 17700 4350 5 6 0 1 0 6 1
pintype=pas
}
T 16900 4300 5 10 0 0 0 6 1
device=MAR-8A+
V 17300 4301 316 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 17300 4000 17300 3800 1 0 1
{
T 17400 3850 5 6 0 1 0 6 1
pinnumber=2
T 17400 3850 5 6 0 0 0 6 1
pinseq=2
T 17550 3850 5 6 1 1 0 6 1
pinlabel=GND
T 17400 3850 5 6 0 1 0 6 1
pintype=pas
}
P 17300 4800 17300 4600 1 0 0
{
T 17400 4650 5 6 0 0 0 6 1
pinnumber=4
T 17400 4650 5 6 0 0 0 6 1
pinseq=4
T 17550 4650 5 6 1 1 0 6 1
pinlabel=GND
T 17400 4650 5 6 0 1 0 6 1
pintype=pas
}
]
{
T 18700 3800 5 10 1 1 0 6 1
device=PSA4-5043+
T 18050 3975 5 10 1 1 0 6 1
refdes=U209
T 17805 3795 5 10 0 1 0 6 1
footprint=VV105
}
N 2900 17200 16000 17200 4
N 16000 14300 16000 17200 4
N 2900 16900 15900 16900 4
N 15900 16900 15900 14700 4
N 15900 14700 15800 14700 4
N 16000 14300 15800 14300 4
N 3100 15000 3100 16900 4
N 3100 14600 3000 14600 4
N 3000 14600 3000 17200 4
C 5200 6000 1 0 0 EMBEDDEDgeneric-power.sym
[
T 5400 6250 8 10 0 1 0 3 1
net=Vcc:1
L 5250 6200 5550 6200 3 0 0 0 -1 -1
P 5400 6000 5400 6200 1 0 0
{
T 5450 6050 5 6 0 1 0 0 1
pinnumber=1
T 5450 6050 5 6 0 0 0 0 1
pinseq=1
T 5450 6050 5 6 0 1 0 0 1
pinlabel=1
T 5450 6050 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 5400 6250 5 10 0 1 0 3 1
net=AVDD:1
T 5200 6200 5 10 1 1 0 0 1
value=AVDD
}
C 5900 5100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 5200 5300 5 10 0 0 90 0 1
device=CAPACITOR
T 5400 5300 8 10 0 1 90 0 1
refdes=C?
T 4600 5300 5 10 0 0 90 0 1
description=capacitor
T 4800 5300 5 10 0 0 90 0 1
numslots=0
T 5000 5300 5 10 0 0 90 0 1
symversion=0.1
P 5700 5100 5700 5300 1 0 0
{
T 5650 5250 5 8 0 1 90 6 1
pinnumber=1
T 5750 5250 5 8 0 1 90 8 1
pinseq=1
T 5700 5300 9 8 0 1 90 0 1
pinlabel=1
T 5700 5300 5 8 0 1 90 2 1
pintype=pas
}
P 5700 6000 5700 5800 1 0 0
{
T 5650 5850 5 8 0 1 90 0 1
pinnumber=2
T 5750 5850 5 8 0 1 90 2 1
pinseq=2
T 5700 5800 9 8 0 1 90 6 1
pinlabel=2
T 5700 5800 5 8 0 1 90 8 1
pintype=pas
}
L 5500 5500 5900 5500 3 0 0 0 -1 -1
L 5500 5600 5900 5600 3 0 0 0 -1 -1
L 5700 5800 5700 5600 3 0 0 0 -1 -1
L 5700 5500 5700 5300 3 0 0 0 -1 -1
]
{
T 5200 5300 5 10 0 0 90 0 1
device=CAPACITOR
T 5500 5600 5 10 1 1 180 0 1
refdes=C209
T 5000 5300 5 10 0 0 90 0 1
symversion=0.1
T 5500 5400 5 10 1 1 180 0 1
value=1nf
}
C 6900 5100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 6200 5300 5 10 0 0 90 0 1
device=CAPACITOR
T 6400 5300 8 10 0 1 90 0 1
refdes=C?
T 5600 5300 5 10 0 0 90 0 1
description=capacitor
T 5800 5300 5 10 0 0 90 0 1
numslots=0
T 6000 5300 5 10 0 0 90 0 1
symversion=0.1
P 6700 5100 6700 5300 1 0 0
{
T 6650 5250 5 8 0 1 90 6 1
pinnumber=1
T 6750 5250 5 8 0 1 90 8 1
pinseq=1
T 6700 5300 9 8 0 1 90 0 1
pinlabel=1
T 6700 5300 5 8 0 1 90 2 1
pintype=pas
}
P 6700 6000 6700 5800 1 0 0
{
T 6650 5850 5 8 0 1 90 0 1
pinnumber=2
T 6750 5850 5 8 0 1 90 2 1
pinseq=2
T 6700 5800 9 8 0 1 90 6 1
pinlabel=2
T 6700 5800 5 8 0 1 90 8 1
pintype=pas
}
L 6500 5500 6900 5500 3 0 0 0 -1 -1
L 6500 5600 6900 5600 3 0 0 0 -1 -1
L 6700 5800 6700 5600 3 0 0 0 -1 -1
L 6700 5500 6700 5300 3 0 0 0 -1 -1
]
{
T 6200 5300 5 10 0 0 90 0 1
device=CAPACITOR
T 6500 5600 5 10 1 1 180 0 1
refdes=C210
T 6000 5300 5 10 0 0 90 0 1
symversion=0.1
T 6500 5400 5 10 1 1 180 0 1
value=1uf
}
C 10700 16200 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10900 16450 8 10 0 1 0 3 1
net=Vcc:1
L 10750 16400 11050 16400 3 0 0 0 -1 -1
P 10900 16200 10900 16400 1 0 0
{
T 10950 16250 5 6 0 1 0 0 1
pinnumber=1
T 10950 16250 5 6 0 0 0 0 1
pinseq=1
T 10950 16250 5 6 0 1 0 0 1
pinlabel=1
T 10950 16250 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 10900 16450 5 10 0 1 0 3 1
net=AVDD:1
T 10700 16400 5 10 1 1 0 0 1
value=AVDD
}
C 12600 15200 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 11900 15400 5 10 0 0 90 0 1
device=CAPACITOR
T 12100 15400 8 10 0 1 90 0 1
refdes=C?
T 11300 15400 5 10 0 0 90 0 1
description=capacitor
T 11500 15400 5 10 0 0 90 0 1
numslots=0
T 11700 15400 5 10 0 0 90 0 1
symversion=0.1
P 12400 15200 12400 15400 1 0 0
{
T 12350 15350 5 8 0 1 90 6 1
pinnumber=1
T 12450 15350 5 8 0 1 90 8 1
pinseq=1
T 12400 15400 9 8 0 1 90 0 1
pinlabel=1
T 12400 15400 5 8 0 1 90 2 1
pintype=pas
}
P 12400 16100 12400 15900 1 0 0
{
T 12350 15950 5 8 0 1 90 0 1
pinnumber=2
T 12450 15950 5 8 0 1 90 2 1
pinseq=2
T 12400 15900 9 8 0 1 90 6 1
pinlabel=2
T 12400 15900 5 8 0 1 90 8 1
pintype=pas
}
L 12200 15600 12600 15600 3 0 0 0 -1 -1
L 12200 15700 12600 15700 3 0 0 0 -1 -1
L 12400 15900 12400 15700 3 0 0 0 -1 -1
L 12400 15600 12400 15400 3 0 0 0 -1 -1
]
{
T 11900 15400 5 10 0 0 90 0 1
device=CAPACITOR
T 11700 15400 5 10 0 0 90 0 1
symversion=0.1
T 12200 15700 5 10 1 1 180 0 1
refdes=C201
T 12200 15500 5 10 1 1 180 0 1
value=1nf
}
C 13500 15200 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 12800 15400 5 10 0 0 90 0 1
device=CAPACITOR
T 13000 15400 8 10 0 1 90 0 1
refdes=C?
T 12200 15400 5 10 0 0 90 0 1
description=capacitor
T 12400 15400 5 10 0 0 90 0 1
numslots=0
T 12600 15400 5 10 0 0 90 0 1
symversion=0.1
P 13300 15200 13300 15400 1 0 0
{
T 13250 15350 5 8 0 1 90 6 1
pinnumber=1
T 13350 15350 5 8 0 1 90 8 1
pinseq=1
T 13300 15400 9 8 0 1 90 0 1
pinlabel=1
T 13300 15400 5 8 0 1 90 2 1
pintype=pas
}
P 13300 16100 13300 15900 1 0 0
{
T 13250 15950 5 8 0 1 90 0 1
pinnumber=2
T 13350 15950 5 8 0 1 90 2 1
pinseq=2
T 13300 15900 9 8 0 1 90 6 1
pinlabel=2
T 13300 15900 5 8 0 1 90 8 1
pintype=pas
}
L 13100 15600 13500 15600 3 0 0 0 -1 -1
L 13100 15700 13500 15700 3 0 0 0 -1 -1
L 13300 15900 13300 15700 3 0 0 0 -1 -1
L 13300 15600 13300 15400 3 0 0 0 -1 -1
]
{
T 12800 15400 5 10 0 0 90 0 1
device=CAPACITOR
T 12600 15400 5 10 0 0 90 0 1
symversion=0.1
T 13100 15700 5 10 1 1 180 0 1
refdes=C202
T 13100 15500 5 10 1 1 180 0 1
value=1uf
}
C 12300 14900 1 0 0 EMBEDDEDgnd-1.sym
[
T 12600 14950 8 10 0 0 0 0 1
net=GND:1
P 12400 15000 12400 15200 1 0 1
{
T 12458 15061 5 4 0 1 0 0 1
pintype=pwr
T 12458 15061 5 4 0 1 0 0 1
pinlabel=1
T 12458 15061 5 4 0 0 0 0 1
pinseq=1
T 12458 15061 5 4 0 1 0 0 1
pinnumber=1
}
L 12300 15000 12500 15000 3 0 0 0 -1 -1
L 12355 14950 12445 14950 3 0 0 0 -1 -1
L 12380 14910 12420 14910 3 0 0 0 -1 -1
]
C 13200 14900 1 0 0 EMBEDDEDgnd-1.sym
[
T 13500 14950 8 10 0 0 0 0 1
net=GND:1
P 13300 15000 13300 15200 1 0 1
{
T 13358 15061 5 4 0 1 0 0 1
pintype=pwr
T 13358 15061 5 4 0 1 0 0 1
pinlabel=1
T 13358 15061 5 4 0 0 0 0 1
pinseq=1
T 13358 15061 5 4 0 1 0 0 1
pinnumber=1
}
L 13200 15000 13400 15000 3 0 0 0 -1 -1
L 13255 14950 13345 14950 3 0 0 0 -1 -1
L 13280 14910 13320 14910 3 0 0 0 -1 -1
]
N 13300 16100 9000 16100 4
N 10900 16100 10900 16200 4
N 11800 13700 11700 13700 4
N 11700 13700 11700 16100 4
N 11700 14500 11400 14500 4
N 11400 14700 11600 14700 4
N 11600 12400 11600 15100 4
N 11600 12400 10400 12400 4
N 10400 6500 10400 12400 4
N 10400 6500 7800 6500 4
N 7800 6500 7800 7200 4
N 9200 14700 9000 14700 4
N 9000 12900 9000 15200 4
N 9000 12900 8800 12900 4
N 8800 12900 8800 12300 4
N 8800 12300 10300 12300 4
N 10300 12300 10300 6600 4
N 8000 6600 10300 6600 4
N 8000 6600 8000 7200 4
C 9100 15200 1 90 0 EMBEDDEDresistor-1.sym
[
T 9100 15200 8 10 0 1 90 0 1
class=DISCRETE
T 9100 15200 8 10 0 1 90 0 1
pins=2
T 8800 15400 8 10 0 1 90 0 1
refdes=R?
L 8900 15401 9000 15350 3 0 0 0 -1 -1
P 9000 15200 9000 15352 1 0 0
{
T 8950 15300 5 8 0 1 90 0 1
pinnumber=1
T 8950 15300 5 8 0 0 90 0 1
pinseq=1
T 8950 15300 5 8 0 1 90 0 1
pinlabel=1
T 8950 15300 5 8 0 1 90 0 1
pintype=pas
}
P 9000 16100 9000 15950 1 0 0
{
T 8950 16000 5 8 0 1 90 0 1
pinnumber=2
T 8950 16000 5 8 0 0 90 0 1
pinseq=2
T 8950 16000 5 8 0 1 90 0 1
pinlabel=2
T 8950 16000 5 8 0 1 90 0 1
pintype=pas
}
L 9100 15900 9000 15950 3 0 0 0 -1 -1
L 8900 15800 9100 15900 3 0 0 0 -1 -1
T 8700 15500 5 10 0 0 90 0 1
device=RESISTOR
L 9100 15500 8900 15400 3 0 0 0 -1 -1
L 8900 15600 9100 15500 3 0 0 0 -1 -1
L 9100 15700 8900 15600 3 0 0 0 -1 -1
L 8900 15800 9100 15700 3 0 0 0 -1 -1
]
{
T 8700 15500 5 10 0 0 90 0 1
device=RESISTOR
T 8800 15800 5 10 1 1 180 0 1
refdes=R201
T 8500 15400 5 10 1 1 0 0 1
value=180
}
C 11300 15200 1 90 0 EMBEDDEDresistor-1.sym
[
T 11300 15200 8 10 0 1 90 0 1
class=DISCRETE
T 11300 15200 8 10 0 1 90 0 1
pins=2
T 11000 15400 8 10 0 1 90 0 1
refdes=R?
L 11100 15401 11200 15350 3 0 0 0 -1 -1
P 11200 15200 11200 15352 1 0 0
{
T 11150 15300 5 8 0 1 90 0 1
pinnumber=1
T 11150 15300 5 8 0 0 90 0 1
pinseq=1
T 11150 15300 5 8 0 1 90 0 1
pinlabel=1
T 11150 15300 5 8 0 1 90 0 1
pintype=pas
}
P 11200 16100 11200 15950 1 0 0
{
T 11150 16000 5 8 0 1 90 0 1
pinnumber=2
T 11150 16000 5 8 0 0 90 0 1
pinseq=2
T 11150 16000 5 8 0 1 90 0 1
pinlabel=2
T 11150 16000 5 8 0 1 90 0 1
pintype=pas
}
L 11300 15900 11200 15950 3 0 0 0 -1 -1
L 11100 15800 11300 15900 3 0 0 0 -1 -1
T 10900 15500 5 10 0 0 90 0 1
device=RESISTOR
L 11300 15500 11100 15400 3 0 0 0 -1 -1
L 11100 15600 11300 15500 3 0 0 0 -1 -1
L 11300 15700 11100 15600 3 0 0 0 -1 -1
L 11100 15800 11300 15700 3 0 0 0 -1 -1
]
{
T 10900 15500 5 10 0 0 90 0 1
device=RESISTOR
T 11000 15800 5 10 1 1 180 0 1
refdes=R202
T 10700 15400 5 10 1 1 0 0 1
value=180
}
N 11200 15200 11200 15100 4
N 11200 15100 11600 15100 4
C 13400 13800 1 0 0 EMBEDDEDgnd-1.sym
[
T 13700 13850 8 10 0 0 0 0 1
net=GND:1
P 13500 13900 13500 14100 1 0 1
{
T 13558 13961 5 4 0 1 0 0 1
pintype=pwr
T 13558 13961 5 4 0 1 0 0 1
pinlabel=1
T 13558 13961 5 4 0 0 0 0 1
pinseq=1
T 13558 13961 5 4 0 1 0 0 1
pinnumber=1
}
L 13400 13900 13600 13900 3 0 0 0 -1 -1
L 13455 13850 13545 13850 3 0 0 0 -1 -1
L 13480 13810 13520 13810 3 0 0 0 -1 -1
]
N 13500 14100 13500 14500 4
N 13500 14500 13600 14500 4
C 5300 13900 1 0 0 EMBEDDEDgnd-1.sym
[
T 5600 13950 8 10 0 0 0 0 1
net=GND:1
P 5400 14000 5400 14200 1 0 1
{
T 5458 14061 5 4 0 1 0 0 1
pintype=pwr
T 5458 14061 5 4 0 1 0 0 1
pinlabel=1
T 5458 14061 5 4 0 0 0 0 1
pinseq=1
T 5458 14061 5 4 0 1 0 0 1
pinnumber=1
}
L 5300 14000 5500 14000 3 0 0 0 -1 -1
L 5355 13950 5445 13950 3 0 0 0 -1 -1
L 5380 13910 5420 13910 3 0 0 0 -1 -1
]
N 5400 14200 5400 14800 4
N 5400 14800 5300 14800 4
C 17400 5200 1 180 0 EMBEDDEDgnd-1.sym
[
T 17100 5150 8 10 0 0 180 0 1
net=GND:1
P 17300 5100 17300 4900 1 0 1
{
T 17242 5039 5 4 0 1 180 0 1
pinnumber=1
T 17242 5039 5 4 0 0 180 0 1
pinseq=1
T 17242 5039 5 4 0 1 180 0 1
pinlabel=1
T 17242 5039 5 4 0 1 180 0 1
pintype=pwr
}
L 17400 5100 17200 5100 3 0 0 0 -1 -1
L 17345 5150 17255 5150 3 0 0 0 -1 -1
L 17320 5190 17280 5190 3 0 0 0 -1 -1
]
N 17300 4900 17300 4800 4
N 22300 3800 22300 4000 4
C 16700 5000 1 90 0 EMBEDDEDinductor-1.sym
[
T 16000 5200 5 10 0 0 90 0 1
symversion=0.1
T 15800 5200 5 10 0 0 90 0 1
numslots=0
T 15600 5200 5 10 0 0 90 0 1
description=inductor
T 16400 5200 8 10 0 1 90 0 1
refdes=L?
A 16600 5592 4 270 180 3 0 0 0 -1 -1
A 16600 5450 4 270 180 3 0 0 0 -1 -1
A 16600 5308 4 270 180 3 0 0 0 -1 -1
L 16600 5150 16600 5162 3 0 0 0 -1 -1
L 16600 5738 16600 5750 3 0 0 0 -1 -1
T 16200 5200 5 10 0 0 90 0 1
device=INDUCTOR
A 16600 5663 75 90 180 3 0 0 0 -1 -1
A 16600 5521 75 90 180 3 0 0 0 -1 -1
A 16600 5379 75 90 180 3 0 0 0 -1 -1
A 16600 5237 75 90 180 3 0 0 0 -1 -1
P 16600 5000 16600 5150 1 0 0
{
T 16550 5100 5 8 0 1 90 6 1
pinnumber=1
T 16650 5100 5 8 0 1 90 8 1
pinseq=1
T 16600 5200 9 8 0 1 90 0 1
pinlabel=1
T 16600 5200 5 8 0 1 90 2 1
pintype=pas
}
P 16600 5900 16600 5750 1 0 0
{
T 16550 5800 5 8 0 1 90 0 1
pinnumber=2
T 16650 5800 5 8 0 1 90 2 1
pinseq=2
T 16600 5700 9 8 0 1 90 6 1
pinlabel=2
T 16600 5700 5 8 0 1 90 8 1
pintype=pas
}
]
{
T 16200 5200 5 10 0 0 90 0 1
device=INDUCTOR
T 16400 5600 5 10 1 1 180 0 1
refdes=L202
T 16000 5200 5 10 0 0 90 0 1
symversion=0.1
}
N 8000 4100 7800 4100 4
N 7800 4100 7800 6000 4
N 5400 6000 9500 6000 4
C 8800 5100 1 90 0 EMBEDDEDresistor-1.sym
[
T 8800 5100 8 10 0 1 90 0 1
class=DISCRETE
T 8800 5100 8 10 0 1 90 0 1
pins=2
T 8500 5300 8 10 0 1 90 0 1
refdes=R?
L 8600 5301 8700 5250 3 0 0 0 -1 -1
P 8700 5100 8700 5252 1 0 0
{
T 8650 5200 5 8 0 1 90 0 1
pinnumber=1
T 8650 5200 5 8 0 0 90 0 1
pinseq=1
T 8650 5200 5 8 0 1 90 0 1
pinlabel=1
T 8650 5200 5 8 0 1 90 0 1
pintype=pas
}
P 8700 6000 8700 5850 1 0 0
{
T 8650 5900 5 8 0 1 90 0 1
pinnumber=2
T 8650 5900 5 8 0 0 90 0 1
pinseq=2
T 8650 5900 5 8 0 1 90 0 1
pinlabel=2
T 8650 5900 5 8 0 1 90 0 1
pintype=pas
}
L 8800 5800 8700 5850 3 0 0 0 -1 -1
L 8600 5700 8800 5800 3 0 0 0 -1 -1
T 8400 5400 5 10 0 0 90 0 1
device=RESISTOR
L 8800 5400 8600 5300 3 0 0 0 -1 -1
L 8600 5500 8800 5400 3 0 0 0 -1 -1
L 8800 5600 8600 5500 3 0 0 0 -1 -1
L 8600 5700 8800 5600 3 0 0 0 -1 -1
]
{
T 8400 5400 5 10 0 0 90 0 1
device=RESISTOR
T 8500 5700 5 10 1 1 180 0 1
refdes=R204
T 8200 5300 5 10 1 1 0 0 1
value=180
}
C 9600 5100 1 90 0 EMBEDDEDresistor-1.sym
[
T 9600 5100 8 10 0 1 90 0 1
class=DISCRETE
T 9600 5100 8 10 0 1 90 0 1
pins=2
T 9300 5300 8 10 0 1 90 0 1
refdes=R?
L 9400 5301 9500 5250 3 0 0 0 -1 -1
P 9500 5100 9500 5252 1 0 0
{
T 9450 5200 5 8 0 1 90 0 1
pinnumber=1
T 9450 5200 5 8 0 0 90 0 1
pinseq=1
T 9450 5200 5 8 0 1 90 0 1
pinlabel=1
T 9450 5200 5 8 0 1 90 0 1
pintype=pas
}
P 9500 6000 9500 5850 1 0 0
{
T 9450 5900 5 8 0 1 90 0 1
pinnumber=2
T 9450 5900 5 8 0 0 90 0 1
pinseq=2
T 9450 5900 5 8 0 1 90 0 1
pinlabel=2
T 9450 5900 5 8 0 1 90 0 1
pintype=pas
}
L 9600 5800 9500 5850 3 0 0 0 -1 -1
L 9400 5700 9600 5800 3 0 0 0 -1 -1
T 9200 5400 5 10 0 0 90 0 1
device=RESISTOR
L 9600 5400 9400 5300 3 0 0 0 -1 -1
L 9400 5500 9600 5400 3 0 0 0 -1 -1
L 9600 5600 9400 5500 3 0 0 0 -1 -1
L 9400 5700 9600 5600 3 0 0 0 -1 -1
]
{
T 9200 5400 5 10 0 0 90 0 1
device=RESISTOR
T 9300 5700 5 10 1 1 180 0 1
refdes=R205
T 9000 5300 5 10 1 1 0 0 1
value=180
}
N 8700 5100 8000 5100 4
N 9500 5100 10200 5100 4
C 5600 4800 1 0 0 EMBEDDEDgnd-1.sym
[
T 5900 4850 8 10 0 0 0 0 1
net=GND:1
P 5700 4900 5700 5100 1 0 1
{
T 5758 4961 5 4 0 1 0 0 1
pintype=pwr
T 5758 4961 5 4 0 1 0 0 1
pinlabel=1
T 5758 4961 5 4 0 0 0 0 1
pinseq=1
T 5758 4961 5 4 0 1 0 0 1
pinnumber=1
}
L 5600 4900 5800 4900 3 0 0 0 -1 -1
L 5655 4850 5745 4850 3 0 0 0 -1 -1
L 5680 4810 5720 4810 3 0 0 0 -1 -1
]
C 6600 4800 1 0 0 EMBEDDEDgnd-1.sym
[
T 6900 4850 8 10 0 0 0 0 1
net=GND:1
P 6700 4900 6700 5100 1 0 1
{
T 6758 4961 5 4 0 1 0 0 1
pintype=pwr
T 6758 4961 5 4 0 1 0 0 1
pinlabel=1
T 6758 4961 5 4 0 0 0 0 1
pinseq=1
T 6758 4961 5 4 0 1 0 0 1
pinnumber=1
}
L 6600 4900 6800 4900 3 0 0 0 -1 -1
L 6655 4850 6745 4850 3 0 0 0 -1 -1
L 6680 4810 6720 4810 3 0 0 0 -1 -1
]
C 5100 6700 1 0 0 EMBEDDEDgnd-1.sym
[
T 5400 6750 8 10 0 0 0 0 1
net=GND:1
P 5200 6800 5200 7000 1 0 1
{
T 5258 6861 5 4 0 1 0 0 1
pintype=pwr
T 5258 6861 5 4 0 1 0 0 1
pinlabel=1
T 5258 6861 5 4 0 0 0 0 1
pinseq=1
T 5258 6861 5 4 0 1 0 0 1
pinnumber=1
}
L 5100 6800 5300 6800 3 0 0 0 -1 -1
L 5155 6750 5245 6750 3 0 0 0 -1 -1
L 5180 6710 5220 6710 3 0 0 0 -1 -1
]
N 5400 8600 5200 8600 4
N 5200 7000 5200 11600 4
N 6800 7200 6800 7000 4
N 5200 7000 9900 7000 4
N 9900 7000 9900 9400 4
N 9900 8800 9600 8800 4
N 9600 9400 9900 9400 4
N 7000 11400 7000 11600 4
N 5200 11600 7800 11600 4
N 7800 11400 7800 11600 4
N 7600 11400 7600 11800 4
N 5000 11800 10100 11800 4
N 5000 9000 5000 11900 4
N 6800 11400 6800 11800 4
N 16600 5000 16600 4300 4
C 16400 6800 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16475 7050 9 8 1 0 0 0 1
+5V
T 16700 6800 8 8 0 0 0 0 1
net=+5V:1
P 16600 6800 16600 7000 1 0 0
{
T 16650 6850 5 6 0 1 0 0 1
pintype=pwr
T 16650 6850 5 6 0 1 0 0 1
pinlabel=1
T 16650 6850 5 6 0 0 0 0 1
pinseq=1
T 16650 6850 5 6 0 1 0 0 1
pinnumber=1
}
L 16450 7000 16750 7000 3 0 0 0 -1 -1
]
C 16200 12400 1 0 0 EMBEDDED5V-plus-1.sym
[
T 16275 12650 9 8 1 0 0 0 1
+5V
T 16500 12400 8 8 0 0 0 0 1
net=+5V:1
P 16400 12400 16400 12600 1 0 0
{
T 16450 12450 5 6 0 1 0 0 1
pintype=pwr
T 16450 12450 5 6 0 1 0 0 1
pinlabel=1
T 16450 12450 5 6 0 0 0 0 1
pinseq=1
T 16450 12450 5 6 0 1 0 0 1
pinnumber=1
}
L 16250 12600 16550 12600 3 0 0 0 -1 -1
]
C 16700 5900 1 90 0 EMBEDDEDresistor-1.sym
[
T 16700 5900 8 10 0 1 90 0 1
class=DISCRETE
T 16700 5900 8 10 0 1 90 0 1
pins=2
T 16400 6100 8 10 0 1 90 0 1
refdes=R?
L 16500 6101 16600 6050 3 0 0 0 -1 -1
P 16600 5900 16600 6052 1 0 0
{
T 16550 6000 5 8 0 1 90 0 1
pinnumber=1
T 16550 6000 5 8 0 0 90 0 1
pinseq=1
T 16550 6000 5 8 0 1 90 0 1
pinlabel=1
T 16550 6000 5 8 0 1 90 0 1
pintype=pas
}
P 16600 6800 16600 6650 1 0 0
{
T 16550 6700 5 8 0 1 90 0 1
pinnumber=2
T 16550 6700 5 8 0 0 90 0 1
pinseq=2
T 16550 6700 5 8 0 1 90 0 1
pinlabel=2
T 16550 6700 5 8 0 1 90 0 1
pintype=pas
}
L 16700 6600 16600 6650 3 0 0 0 -1 -1
L 16500 6500 16700 6600 3 0 0 0 -1 -1
T 16300 6200 5 10 0 0 90 0 1
device=RESISTOR
L 16700 6200 16500 6100 3 0 0 0 -1 -1
L 16500 6300 16700 6200 3 0 0 0 -1 -1
L 16700 6400 16500 6300 3 0 0 0 -1 -1
L 16500 6500 16700 6400 3 0 0 0 -1 -1
]
{
T 16300 6200 5 10 0 0 90 0 1
device=RESISTOR
T 16400 6500 5 10 1 1 180 0 1
refdes=R206
T 15900 6100 5 10 1 1 0 0 1
value=60 1%
}
C 16500 10200 1 90 0 EMBEDDEDinductor-1.sym
[
T 15800 10400 5 10 0 0 90 0 1
symversion=0.1
T 15600 10400 5 10 0 0 90 0 1
numslots=0
T 15400 10400 5 10 0 0 90 0 1
description=inductor
T 16200 10400 8 10 0 1 90 0 1
refdes=L?
A 16400 10792 4 270 180 3 0 0 0 -1 -1
A 16400 10650 4 270 180 3 0 0 0 -1 -1
A 16400 10508 4 270 180 3 0 0 0 -1 -1
L 16400 10350 16400 10362 3 0 0 0 -1 -1
L 16400 10938 16400 10950 3 0 0 0 -1 -1
T 16000 10400 5 10 0 0 90 0 1
device=INDUCTOR
A 16400 10863 75 90 180 3 0 0 0 -1 -1
A 16400 10721 75 90 180 3 0 0 0 -1 -1
A 16400 10579 75 90 180 3 0 0 0 -1 -1
A 16400 10437 75 90 180 3 0 0 0 -1 -1
P 16400 10200 16400 10350 1 0 0
{
T 16350 10300 5 8 0 1 90 6 1
pinnumber=1
T 16450 10300 5 8 0 1 90 8 1
pinseq=1
T 16400 10400 9 8 0 1 90 0 1
pinlabel=1
T 16400 10400 5 8 0 1 90 2 1
pintype=pas
}
P 16400 11100 16400 10950 1 0 0
{
T 16350 11000 5 8 0 1 90 0 1
pinnumber=2
T 16450 11000 5 8 0 1 90 2 1
pinseq=2
T 16400 10900 9 8 0 1 90 6 1
pinlabel=2
T 16400 10900 5 8 0 1 90 8 1
pintype=pas
}
]
{
T 16000 10400 5 10 0 0 90 0 1
device=INDUCTOR
T 16200 10800 5 10 1 1 180 0 1
refdes=L201
T 15800 10400 5 10 0 0 90 0 1
symversion=0.1
}
N 16400 11500 16900 11500 4
N 16900 11500 16900 12600 4
N 16900 12600 19700 12600 4
C 17900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 17200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 17400 11900 8 10 0 1 90 0 1
refdes=C?
T 16600 11900 5 10 0 0 90 0 1
description=capacitor
T 16800 11900 5 10 0 0 90 0 1
numslots=0
T 17000 11900 5 10 0 0 90 0 1
symversion=0.1
P 17700 11700 17700 11900 1 0 0
{
T 17650 11850 5 8 0 1 90 6 1
pinnumber=1
T 17750 11850 5 8 0 1 90 8 1
pinseq=1
T 17700 11900 9 8 0 1 90 0 1
pinlabel=1
T 17700 11900 5 8 0 1 90 2 1
pintype=pas
}
P 17700 12600 17700 12400 1 0 0
{
T 17650 12450 5 8 0 1 90 0 1
pinnumber=2
T 17750 12450 5 8 0 1 90 2 1
pinseq=2
T 17700 12400 9 8 0 1 90 6 1
pinlabel=2
T 17700 12400 5 8 0 1 90 8 1
pintype=pas
}
L 17500 12100 17900 12100 3 0 0 0 -1 -1
L 17500 12200 17900 12200 3 0 0 0 -1 -1
L 17700 12400 17700 12200 3 0 0 0 -1 -1
L 17700 12100 17700 11900 3 0 0 0 -1 -1
]
{
T 17200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 12300 5 10 1 1 180 0 1
refdes=C205
T 17000 11900 5 10 0 0 90 0 1
symversion=0.1
T 17500 12100 5 10 1 1 180 0 1
value=10uf
}
C 18900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 18200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 18400 11900 8 10 0 1 90 0 1
refdes=C?
T 17600 11900 5 10 0 0 90 0 1
description=capacitor
T 17800 11900 5 10 0 0 90 0 1
numslots=0
T 18000 11900 5 10 0 0 90 0 1
symversion=0.1
P 18700 11700 18700 11900 1 0 0
{
T 18650 11850 5 8 0 1 90 6 1
pinnumber=1
T 18750 11850 5 8 0 1 90 8 1
pinseq=1
T 18700 11900 9 8 0 1 90 0 1
pinlabel=1
T 18700 11900 5 8 0 1 90 2 1
pintype=pas
}
P 18700 12600 18700 12400 1 0 0
{
T 18650 12450 5 8 0 1 90 0 1
pinnumber=2
T 18750 12450 5 8 0 1 90 2 1
pinseq=2
T 18700 12400 9 8 0 1 90 6 1
pinlabel=2
T 18700 12400 5 8 0 1 90 8 1
pintype=pas
}
L 18500 12100 18900 12100 3 0 0 0 -1 -1
L 18500 12200 18900 12200 3 0 0 0 -1 -1
L 18700 12400 18700 12200 3 0 0 0 -1 -1
L 18700 12100 18700 11900 3 0 0 0 -1 -1
]
{
T 18200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 18500 12300 5 10 1 1 180 0 1
refdes=C206
T 18000 11900 5 10 0 0 90 0 1
symversion=0.1
T 18500 12100 5 10 1 1 180 0 1
value=0.1uf
}
C 19900 11700 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 19200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 19400 11900 8 10 0 1 90 0 1
refdes=C?
T 18600 11900 5 10 0 0 90 0 1
description=capacitor
T 18800 11900 5 10 0 0 90 0 1
numslots=0
T 19000 11900 5 10 0 0 90 0 1
symversion=0.1
P 19700 11700 19700 11900 1 0 0
{
T 19650 11850 5 8 0 1 90 6 1
pinnumber=1
T 19750 11850 5 8 0 1 90 8 1
pinseq=1
T 19700 11900 9 8 0 1 90 0 1
pinlabel=1
T 19700 11900 5 8 0 1 90 2 1
pintype=pas
}
P 19700 12600 19700 12400 1 0 0
{
T 19650 12450 5 8 0 1 90 0 1
pinnumber=2
T 19750 12450 5 8 0 1 90 2 1
pinseq=2
T 19700 12400 9 8 0 1 90 6 1
pinlabel=2
T 19700 12400 5 8 0 1 90 8 1
pintype=pas
}
L 19500 12100 19900 12100 3 0 0 0 -1 -1
L 19500 12200 19900 12200 3 0 0 0 -1 -1
L 19700 12400 19700 12200 3 0 0 0 -1 -1
L 19700 12100 19700 11900 3 0 0 0 -1 -1
]
{
T 19200 11900 5 10 0 0 90 0 1
device=CAPACITOR
T 19500 12300 5 10 1 1 180 0 1
refdes=C207
T 19000 11900 5 10 0 0 90 0 1
symversion=0.1
T 19500 12100 5 10 1 1 180 0 1
value=0.01uf
}
C 17600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
T 17900 11450 8 10 0 0 0 0 1
net=GND:1
P 17700 11500 17700 11700 1 0 1
{
T 17758 11561 5 4 0 1 0 0 1
pinnumber=1
T 17758 11561 5 4 0 0 0 0 1
pinseq=1
T 17758 11561 5 4 0 1 0 0 1
pinlabel=1
T 17758 11561 5 4 0 1 0 0 1
pintype=pwr
}
L 17600 11500 17800 11500 3 0 0 0 -1 -1
L 17655 11450 17745 11450 3 0 0 0 -1 -1
L 17680 11410 17720 11410 3 0 0 0 -1 -1
]
C 18600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
T 18900 11450 8 10 0 0 0 0 1
net=GND:1
P 18700 11500 18700 11700 1 0 1
{
T 18758 11561 5 4 0 1 0 0 1
pinnumber=1
T 18758 11561 5 4 0 0 0 0 1
pinseq=1
T 18758 11561 5 4 0 1 0 0 1
pinlabel=1
T 18758 11561 5 4 0 1 0 0 1
pintype=pwr
}
L 18600 11500 18800 11500 3 0 0 0 -1 -1
L 18655 11450 18745 11450 3 0 0 0 -1 -1
L 18680 11410 18720 11410 3 0 0 0 -1 -1
]
C 19600 11400 1 0 0 EMBEDDEDgnd-1.sym
[
T 19900 11450 8 10 0 0 0 0 1
net=GND:1
P 19700 11500 19700 11700 1 0 1
{
T 19758 11561 5 4 0 1 0 0 1
pinnumber=1
T 19758 11561 5 4 0 0 0 0 1
pinseq=1
T 19758 11561 5 4 0 1 0 0 1
pinlabel=1
T 19758 11561 5 4 0 1 0 0 1
pintype=pwr
}
L 19600 11500 19800 11500 3 0 0 0 -1 -1
L 19655 11450 19745 11450 3 0 0 0 -1 -1
L 19680 11410 19720 11410 3 0 0 0 -1 -1
]
N 17000 5900 17000 7000 4
N 17000 7000 19800 7000 4
C 18000 6100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 17300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 17500 6300 8 10 0 1 90 0 1
refdes=C?
T 16700 6300 5 10 0 0 90 0 1
description=capacitor
T 16900 6300 5 10 0 0 90 0 1
numslots=0
T 17100 6300 5 10 0 0 90 0 1
symversion=0.1
P 17800 6100 17800 6300 1 0 0
{
T 17750 6250 5 8 0 1 90 6 1
pinnumber=1
T 17850 6250 5 8 0 1 90 8 1
pinseq=1
T 17800 6300 9 8 0 1 90 0 1
pinlabel=1
T 17800 6300 5 8 0 1 90 2 1
pintype=pas
}
P 17800 7000 17800 6800 1 0 0
{
T 17750 6850 5 8 0 1 90 0 1
pinnumber=2
T 17850 6850 5 8 0 1 90 2 1
pinseq=2
T 17800 6800 9 8 0 1 90 6 1
pinlabel=2
T 17800 6800 5 8 0 1 90 8 1
pintype=pas
}
L 17600 6500 18000 6500 3 0 0 0 -1 -1
L 17600 6600 18000 6600 3 0 0 0 -1 -1
L 17800 6800 17800 6600 3 0 0 0 -1 -1
L 17800 6500 17800 6300 3 0 0 0 -1 -1
]
{
T 17300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 17100 6300 5 10 0 0 90 0 1
symversion=0.1
T 17600 6700 5 10 1 1 180 0 1
refdes=C212
T 17600 6500 5 10 1 1 180 0 1
value=10uf
}
C 19000 6100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 18300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 18500 6300 8 10 0 1 90 0 1
refdes=C?
T 17700 6300 5 10 0 0 90 0 1
description=capacitor
T 17900 6300 5 10 0 0 90 0 1
numslots=0
T 18100 6300 5 10 0 0 90 0 1
symversion=0.1
P 18800 6100 18800 6300 1 0 0
{
T 18750 6250 5 8 0 1 90 6 1
pinnumber=1
T 18850 6250 5 8 0 1 90 8 1
pinseq=1
T 18800 6300 9 8 0 1 90 0 1
pinlabel=1
T 18800 6300 5 8 0 1 90 2 1
pintype=pas
}
P 18800 7000 18800 6800 1 0 0
{
T 18750 6850 5 8 0 1 90 0 1
pinnumber=2
T 18850 6850 5 8 0 1 90 2 1
pinseq=2
T 18800 6800 9 8 0 1 90 6 1
pinlabel=2
T 18800 6800 5 8 0 1 90 8 1
pintype=pas
}
L 18600 6500 19000 6500 3 0 0 0 -1 -1
L 18600 6600 19000 6600 3 0 0 0 -1 -1
L 18800 6800 18800 6600 3 0 0 0 -1 -1
L 18800 6500 18800 6300 3 0 0 0 -1 -1
]
{
T 18300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 18100 6300 5 10 0 0 90 0 1
symversion=0.1
T 18600 6700 5 10 1 1 180 0 1
refdes=C213
T 18600 6500 5 10 1 1 180 0 1
value=0.1uf
}
C 20000 6100 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 19300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 19500 6300 8 10 0 1 90 0 1
refdes=C?
T 18700 6300 5 10 0 0 90 0 1
description=capacitor
T 18900 6300 5 10 0 0 90 0 1
numslots=0
T 19100 6300 5 10 0 0 90 0 1
symversion=0.1
P 19800 6100 19800 6300 1 0 0
{
T 19750 6250 5 8 0 1 90 6 1
pinnumber=1
T 19850 6250 5 8 0 1 90 8 1
pinseq=1
T 19800 6300 9 8 0 1 90 0 1
pinlabel=1
T 19800 6300 5 8 0 1 90 2 1
pintype=pas
}
P 19800 7000 19800 6800 1 0 0
{
T 19750 6850 5 8 0 1 90 0 1
pinnumber=2
T 19850 6850 5 8 0 1 90 2 1
pinseq=2
T 19800 6800 9 8 0 1 90 6 1
pinlabel=2
T 19800 6800 5 8 0 1 90 8 1
pintype=pas
}
L 19600 6500 20000 6500 3 0 0 0 -1 -1
L 19600 6600 20000 6600 3 0 0 0 -1 -1
L 19800 6800 19800 6600 3 0 0 0 -1 -1
L 19800 6500 19800 6300 3 0 0 0 -1 -1
]
{
T 19300 6300 5 10 0 0 90 0 1
device=CAPACITOR
T 19100 6300 5 10 0 0 90 0 1
symversion=0.1
T 19600 6700 5 10 1 1 180 0 1
refdes=C214
T 19600 6500 5 10 1 1 180 0 1
value=0.01uf
}
C 17700 5800 1 0 0 EMBEDDEDgnd-1.sym
[
T 18000 5850 8 10 0 0 0 0 1
net=GND:1
P 17800 5900 17800 6100 1 0 1
{
T 17858 5961 5 4 0 1 0 0 1
pinnumber=1
T 17858 5961 5 4 0 0 0 0 1
pinseq=1
T 17858 5961 5 4 0 1 0 0 1
pinlabel=1
T 17858 5961 5 4 0 1 0 0 1
pintype=pwr
}
L 17700 5900 17900 5900 3 0 0 0 -1 -1
L 17755 5850 17845 5850 3 0 0 0 -1 -1
L 17780 5810 17820 5810 3 0 0 0 -1 -1
]
C 18700 5800 1 0 0 EMBEDDEDgnd-1.sym
[
T 19000 5850 8 10 0 0 0 0 1
net=GND:1
P 18800 5900 18800 6100 1 0 1
{
T 18858 5961 5 4 0 1 0 0 1
pinnumber=1
T 18858 5961 5 4 0 0 0 0 1
pinseq=1
T 18858 5961 5 4 0 1 0 0 1
pinlabel=1
T 18858 5961 5 4 0 1 0 0 1
pintype=pwr
}
L 18700 5900 18900 5900 3 0 0 0 -1 -1
L 18755 5850 18845 5850 3 0 0 0 -1 -1
L 18780 5810 18820 5810 3 0 0 0 -1 -1
]
C 19700 5800 1 0 0 EMBEDDEDgnd-1.sym
[
T 20000 5850 8 10 0 0 0 0 1
net=GND:1
P 19800 5900 19800 6100 1 0 1
{
T 19858 5961 5 4 0 1 0 0 1
pinnumber=1
T 19858 5961 5 4 0 0 0 0 1
pinseq=1
T 19858 5961 5 4 0 1 0 0 1
pinlabel=1
T 19858 5961 5 4 0 1 0 0 1
pintype=pwr
}
L 19700 5900 19900 5900 3 0 0 0 -1 -1
L 19755 5850 19845 5850 3 0 0 0 -1 -1
L 19780 5810 19820 5810 3 0 0 0 -1 -1
]
N 17000 5900 16600 5900 4
N 2600 1800 14900 1800 4
N 14900 1800 14900 2800 4
N 14900 2800 15400 2800 4
N 15400 2800 15400 4500 4
N 15400 4500 15200 4500 4
N 2600 2100 14700 2100 4
N 14700 2100 14700 3000 4
N 14700 3000 15200 3000 4
N 15200 3000 15200 4100 4
N 2900 3900 2900 2100 4
N 2900 4300 2800 4300 4
N 2800 4300 2800 1800 4
N 16400 11500 16400 11100 4
C 11900 9500 1 0 0 EMBEDDEDresistor-1.sym
[
T 11900 9500 8 10 0 1 0 0 1
class=DISCRETE
T 11900 9500 8 10 0 1 0 0 1
pins=2
T 12100 9800 8 10 0 1 0 0 1
refdes=R?
L 12101 9700 12050 9600 3 0 0 0 -1 -1
P 11900 9600 12052 9600 1 0 0
{
T 12000 9650 5 8 0 1 0 0 1
pinnumber=1
T 12000 9650 5 8 0 0 0 0 1
pinseq=1
T 12000 9650 5 8 0 1 0 0 1
pinlabel=1
T 12000 9650 5 8 0 1 0 0 1
pintype=pas
}
P 12800 9600 12650 9600 1 0 0
{
T 12700 9650 5 8 0 1 0 0 1
pinnumber=2
T 12700 9650 5 8 0 0 0 0 1
pinseq=2
T 12700 9650 5 8 0 1 0 0 1
pinlabel=2
T 12700 9650 5 8 0 1 0 0 1
pintype=pas
}
L 12600 9500 12650 9600 3 0 0 0 -1 -1
L 12500 9700 12600 9500 3 0 0 0 -1 -1
T 12200 9900 5 10 0 0 0 0 1
device=RESISTOR
L 12200 9500 12100 9700 3 0 0 0 -1 -1
L 12300 9700 12200 9500 3 0 0 0 -1 -1
L 12400 9500 12300 9700 3 0 0 0 -1 -1
L 12500 9700 12400 9500 3 0 0 0 -1 -1
]
{
T 12200 9900 5 10 0 0 0 0 1
device=RESISTOR
T 11900 9700 5 10 1 1 0 0 1
refdes=R206
T 12400 9700 5 10 1 1 0 0 1
value=4.7k
}
N 9600 9600 11900 9600 4
C 11900 12000 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 12700 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 12500 8 10 0 1 0 0 1
refdes=C?
T 12100 13300 5 10 0 0 0 0 1
description=capacitor
T 12100 13100 5 10 0 0 0 0 1
numslots=0
T 12100 12900 5 10 0 0 0 0 1
symversion=0.1
P 11900 12200 12100 12200 1 0 0
{
T 12100 12200 5 8 0 1 0 2 1
pintype=pas
T 12100 12200 9 8 0 1 0 0 1
pinlabel=1
T 12050 12150 5 8 0 1 0 8 1
pinseq=1
T 12050 12250 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 12200 12600 12200 1 0 0
{
T 12600 12200 5 8 0 1 0 8 1
pintype=pas
T 12600 12200 9 8 0 1 0 6 1
pinlabel=2
T 12650 12150 5 8 0 1 0 2 1
pinseq=2
T 12650 12250 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 12400 12300 12000 3 0 0 0 -1 -1
L 12400 12400 12400 12000 3 0 0 0 -1 -1
L 12600 12200 12400 12200 3 0 0 0 -1 -1
L 12300 12200 12100 12200 3 0 0 0 -1 -1
]
{
T 12100 12700 5 10 0 0 0 0 1
device=CAPACITOR
T 11800 12400 5 10 1 1 0 0 1
refdes=C216
T 12100 12900 5 10 0 0 0 0 1
symversion=0.1
T 12300 12400 5 10 1 1 0 0 1
value=10pf
}
C 11900 11400 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 12100 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 11900 8 10 0 1 0 0 1
refdes=C?
T 12100 12700 5 10 0 0 0 0 1
description=capacitor
T 12100 12500 5 10 0 0 0 0 1
numslots=0
T 12100 12300 5 10 0 0 0 0 1
symversion=0.1
P 11900 11600 12100 11600 1 0 0
{
T 12100 11600 5 8 0 1 0 2 1
pintype=pas
T 12100 11600 9 8 0 1 0 0 1
pinlabel=1
T 12050 11550 5 8 0 1 0 8 1
pinseq=1
T 12050 11650 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 11600 12600 11600 1 0 0
{
T 12600 11600 5 8 0 1 0 8 1
pintype=pas
T 12600 11600 9 8 0 1 0 6 1
pinlabel=2
T 12650 11550 5 8 0 1 0 2 1
pinseq=2
T 12650 11650 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 11800 12300 11400 3 0 0 0 -1 -1
L 12400 11800 12400 11400 3 0 0 0 -1 -1
L 12600 11600 12400 11600 3 0 0 0 -1 -1
L 12300 11600 12100 11600 3 0 0 0 -1 -1
]
{
T 12100 12100 5 10 0 0 0 0 1
device=CAPACITOR
T 11800 11800 5 10 1 1 0 0 1
refdes=C217
T 12100 12300 5 10 0 0 0 0 1
symversion=0.1
T 12300 11800 5 10 1 1 0 0 1
value=0.1uf
}
C 11900 10600 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 11300 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 11100 8 10 0 1 0 0 1
refdes=C?
T 12100 11900 5 10 0 0 0 0 1
description=capacitor
T 12100 11700 5 10 0 0 0 0 1
numslots=0
T 12100 11500 5 10 0 0 0 0 1
symversion=0.1
P 11900 10800 12100 10800 1 0 0
{
T 12100 10800 5 8 0 1 0 2 1
pintype=pas
T 12100 10800 9 8 0 1 0 0 1
pinlabel=1
T 12050 10750 5 8 0 1 0 8 1
pinseq=1
T 12050 10850 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 10800 12600 10800 1 0 0
{
T 12600 10800 5 8 0 1 0 8 1
pintype=pas
T 12600 10800 9 8 0 1 0 6 1
pinlabel=2
T 12650 10750 5 8 0 1 0 2 1
pinseq=2
T 12650 10850 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 11000 12300 10600 3 0 0 0 -1 -1
L 12400 11000 12400 10600 3 0 0 0 -1 -1
L 12600 10800 12400 10800 3 0 0 0 -1 -1
L 12300 10800 12100 10800 3 0 0 0 -1 -1
]
{
T 12100 11300 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 11500 5 10 0 0 0 0 1
symversion=0.1
T 11800 11000 5 10 1 1 0 0 1
refdes=C218
T 12300 11000 5 10 1 1 0 0 1
value=10pf
}
C 11900 10000 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 10700 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 10500 8 10 0 1 0 0 1
refdes=C?
T 12100 11300 5 10 0 0 0 0 1
description=capacitor
T 12100 11100 5 10 0 0 0 0 1
numslots=0
T 12100 10900 5 10 0 0 0 0 1
symversion=0.1
P 11900 10200 12100 10200 1 0 0
{
T 12100 10200 5 8 0 1 0 2 1
pintype=pas
T 12100 10200 9 8 0 1 0 0 1
pinlabel=1
T 12050 10150 5 8 0 1 0 8 1
pinseq=1
T 12050 10250 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 10200 12600 10200 1 0 0
{
T 12600 10200 5 8 0 1 0 8 1
pintype=pas
T 12600 10200 9 8 0 1 0 6 1
pinlabel=2
T 12650 10150 5 8 0 1 0 2 1
pinseq=2
T 12650 10250 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 10400 12300 10000 3 0 0 0 -1 -1
L 12400 10400 12400 10000 3 0 0 0 -1 -1
L 12600 10200 12400 10200 3 0 0 0 -1 -1
L 12300 10200 12100 10200 3 0 0 0 -1 -1
]
{
T 12100 10700 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 10900 5 10 0 0 0 0 1
symversion=0.1
T 11800 10400 5 10 1 1 0 0 1
refdes=C219
T 12300 10400 5 10 1 1 0 0 1
value=0.1uf
}
N 9600 10000 11500 10000 4
N 11500 10000 11500 12200 4
N 11500 11600 11900 11600 4
N 11900 12200 11500 12200 4
N 9600 9800 11700 9800 4
N 11700 9800 11700 10800 4
N 11700 10800 11900 10800 4
N 11900 10200 11700 10200 4
N 8000 11800 8000 11400 4
N 7200 7200 7200 7000 4
C 11900 8500 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 9200 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 9000 8 10 0 1 0 0 1
refdes=C?
T 12100 9800 5 10 0 0 0 0 1
description=capacitor
T 12100 9600 5 10 0 0 0 0 1
numslots=0
T 12100 9400 5 10 0 0 0 0 1
symversion=0.1
P 11900 8700 12100 8700 1 0 0
{
T 12100 8700 5 8 0 1 0 2 1
pintype=pas
T 12100 8700 9 8 0 1 0 0 1
pinlabel=1
T 12050 8650 5 8 0 1 0 8 1
pinseq=1
T 12050 8750 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 8700 12600 8700 1 0 0
{
T 12600 8700 5 8 0 1 0 8 1
pintype=pas
T 12600 8700 9 8 0 1 0 6 1
pinlabel=2
T 12650 8650 5 8 0 1 0 2 1
pinseq=2
T 12650 8750 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 8900 12300 8500 3 0 0 0 -1 -1
L 12400 8900 12400 8500 3 0 0 0 -1 -1
L 12600 8700 12400 8700 3 0 0 0 -1 -1
L 12300 8700 12100 8700 3 0 0 0 -1 -1
]
{
T 12100 9200 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 9400 5 10 0 0 0 0 1
symversion=0.1
T 11800 8900 5 10 1 1 0 0 1
refdes=C220
T 12300 8900 5 10 1 1 0 0 1
value=10pf
}
C 11900 7900 1 0 0 EMBEDDEDcapacitor-1.sym
[
T 12100 8600 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 8400 8 10 0 1 0 0 1
refdes=C?
T 12100 9200 5 10 0 0 0 0 1
description=capacitor
T 12100 9000 5 10 0 0 0 0 1
numslots=0
T 12100 8800 5 10 0 0 0 0 1
symversion=0.1
P 11900 8100 12100 8100 1 0 0
{
T 12100 8100 5 8 0 1 0 2 1
pintype=pas
T 12100 8100 9 8 0 1 0 0 1
pinlabel=1
T 12050 8050 5 8 0 1 0 8 1
pinseq=1
T 12050 8150 5 8 0 1 0 6 1
pinnumber=1
}
P 12800 8100 12600 8100 1 0 0
{
T 12600 8100 5 8 0 1 0 8 1
pintype=pas
T 12600 8100 9 8 0 1 0 6 1
pinlabel=2
T 12650 8050 5 8 0 1 0 2 1
pinseq=2
T 12650 8150 5 8 0 1 0 0 1
pinnumber=2
}
L 12300 8300 12300 7900 3 0 0 0 -1 -1
L 12400 8300 12400 7900 3 0 0 0 -1 -1
L 12600 8100 12400 8100 3 0 0 0 -1 -1
L 12300 8100 12100 8100 3 0 0 0 -1 -1
]
{
T 12100 8600 5 10 0 0 0 0 1
device=CAPACITOR
T 12100 8800 5 10 0 0 0 0 1
symversion=0.1
T 11800 8300 5 10 1 1 0 0 1
refdes=C221
T 12300 8300 5 10 1 1 0 0 1
value=0.1uf
}
N 11700 8700 11900 8700 4
N 11900 8100 11700 8100 4
N 9600 9000 11700 9000 4
N 11700 9000 11700 8100 4
C 12700 7600 1 0 0 EMBEDDEDgnd-1.sym
[
T 13000 7650 8 10 0 0 0 0 1
net=GND:1
P 12800 7700 12800 7900 1 0 1
{
T 12858 7761 5 4 0 1 0 0 1
pinnumber=1
T 12858 7761 5 4 0 0 0 0 1
pinseq=1
T 12858 7761 5 4 0 1 0 0 1
pinlabel=1
T 12858 7761 5 4 0 1 0 0 1
pintype=pwr
}
L 12700 7700 12900 7700 3 0 0 0 -1 -1
L 12755 7650 12845 7650 3 0 0 0 -1 -1
L 12780 7610 12820 7610 3 0 0 0 -1 -1
]
N 12800 12200 12800 7900 4
N 9600 8600 10100 8600 4
N 10100 6800 10100 11800 4
N 10100 6800 7000 6800 4
N 7000 6800 7000 7200 4
N 8200 7200 8200 6800 4
C 4800 11900 1 0 0 EMBEDDEDgeneric-power.sym
[
T 5000 12150 8 10 0 1 0 3 1
net=Vcc:1
L 4850 12100 5150 12100 3 0 0 0 -1 -1
P 5000 11900 5000 12100 1 0 0
{
T 5050 11950 5 6 0 1 0 0 1
pinnumber=1
T 5050 11950 5 6 0 0 0 0 1
pinseq=1
T 5050 11950 5 6 0 1 0 0 1
pinlabel=1
T 5050 11950 5 6 0 1 0 0 1
pintype=pwr
}
]
{
T 5000 12150 5 10 0 1 0 3 1
net=AVDD:1
T 4800 12100 5 10 1 1 0 0 1
value=AVDD
}
N 5400 9000 5000 9000 4
N 5400 8800 4700 8800 4
N 4700 8800 4700 6400 4
N 4700 6400 10600 6400 4
C 12300 7000 1 0 0 EMBEDDEDresistor-1.sym
[
T 12300 7000 8 10 0 1 0 0 1
class=DISCRETE
T 12300 7000 8 10 0 1 0 0 1
pins=2
T 12500 7300 8 10 0 1 0 0 1
refdes=R?
L 12501 7200 12450 7100 3 0 0 0 -1 -1
P 12300 7100 12452 7100 1 0 0
{
T 12400 7150 5 8 0 1 0 0 1
pinnumber=1
T 12400 7150 5 8 0 0 0 0 1
pinseq=1
T 12400 7150 5 8 0 1 0 0 1
pinlabel=1
T 12400 7150 5 8 0 1 0 0 1
pintype=pas
}
P 13200 7100 13050 7100 1 0 0
{
T 13100 7150 5 8 0 1 0 0 1
pinnumber=2
T 13100 7150 5 8 0 0 0 0 1
pinseq=2
T 13100 7150 5 8 0 1 0 0 1
pinlabel=2
T 13100 7150 5 8 0 1 0 0 1
pintype=pas
}
L 13000 7000 13050 7100 3 0 0 0 -1 -1
L 12900 7200 13000 7000 3 0 0 0 -1 -1
T 12600 7400 5 10 0 0 0 0 1
device=RESISTOR
L 12600 7000 12500 7200 3 0 0 0 -1 -1
L 12700 7200 12600 7000 3 0 0 0 -1 -1
L 12800 7000 12700 7200 3 0 0 0 -1 -1
L 12900 7200 12800 7000 3 0 0 0 -1 -1
]
{
T 12600 7400 5 10 0 0 0 0 1
device=RESISTOR
T 12300 7200 5 10 1 1 0 0 1
refdes=R207
T 12800 7200 5 10 1 1 0 0 1
value=680
}
N 9600 9200 13500 9200 4
N 13500 9200 13500 7100 4
N 13500 7100 13200 7100 4
C 13700 6200 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 13000 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 13200 6400 8 10 0 1 90 0 1
refdes=C?
T 12400 6400 5 10 0 0 90 0 1
description=capacitor
T 12600 6400 5 10 0 0 90 0 1
numslots=0
T 12800 6400 5 10 0 0 90 0 1
symversion=0.1
P 13500 6200 13500 6400 1 0 0
{
T 13450 6350 5 8 0 1 90 6 1
pinnumber=1
T 13550 6350 5 8 0 1 90 8 1
pinseq=1
T 13500 6400 9 8 0 1 90 0 1
pinlabel=1
T 13500 6400 5 8 0 1 90 2 1
pintype=pas
}
P 13500 7100 13500 6900 1 0 0
{
T 13450 6950 5 8 0 1 90 0 1
pinnumber=2
T 13550 6950 5 8 0 1 90 2 1
pinseq=2
T 13500 6900 9 8 0 1 90 6 1
pinlabel=2
T 13500 6900 5 8 0 1 90 8 1
pintype=pas
}
L 13300 6600 13700 6600 3 0 0 0 -1 -1
L 13300 6700 13700 6700 3 0 0 0 -1 -1
L 13500 6900 13500 6700 3 0 0 0 -1 -1
L 13500 6600 13500 6400 3 0 0 0 -1 -1
]
{
T 13000 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 12800 6400 5 10 0 0 90 0 1
symversion=0.1
T 14200 6800 5 10 1 1 180 0 1
refdes=C224
T 14300 6600 5 10 1 1 180 0 1
value=1200pf
}
C 13400 5900 1 0 0 EMBEDDEDgnd-1.sym
[
T 13700 5950 8 10 0 0 0 0 1
net=GND:1
P 13500 6000 13500 6200 1 0 1
{
T 13558 6061 5 4 0 1 0 0 1
pinnumber=1
T 13558 6061 5 4 0 0 0 0 1
pinseq=1
T 13558 6061 5 4 0 1 0 0 1
pinlabel=1
T 13558 6061 5 4 0 1 0 0 1
pintype=pwr
}
L 13400 6000 13600 6000 3 0 0 0 -1 -1
L 13455 5950 13545 5950 3 0 0 0 -1 -1
L 13480 5910 13520 5910 3 0 0 0 -1 -1
]
C 11100 6200 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 10400 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 10600 6400 8 10 0 1 90 0 1
refdes=C?
T 9800 6400 5 10 0 0 90 0 1
description=capacitor
T 10000 6400 5 10 0 0 90 0 1
numslots=0
T 10200 6400 5 10 0 0 90 0 1
symversion=0.1
P 10900 6200 10900 6400 1 0 0
{
T 10850 6350 5 8 0 1 90 6 1
pinnumber=1
T 10950 6350 5 8 0 1 90 8 1
pinseq=1
T 10900 6400 9 8 0 1 90 0 1
pinlabel=1
T 10900 6400 5 8 0 1 90 2 1
pintype=pas
}
P 10900 7100 10900 6900 1 0 0
{
T 10850 6950 5 8 0 1 90 0 1
pinnumber=2
T 10950 6950 5 8 0 1 90 2 1
pinseq=2
T 10900 6900 9 8 0 1 90 6 1
pinlabel=2
T 10900 6900 5 8 0 1 90 8 1
pintype=pas
}
L 10700 6600 11100 6600 3 0 0 0 -1 -1
L 10700 6700 11100 6700 3 0 0 0 -1 -1
L 10900 6900 10900 6700 3 0 0 0 -1 -1
L 10900 6600 10900 6400 3 0 0 0 -1 -1
]
{
T 10400 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 10200 6400 5 10 0 0 90 0 1
symversion=0.1
T 11600 6800 5 10 1 1 180 0 1
refdes=C222
T 11700 6600 5 10 1 1 180 0 1
value=2700pf
}
C 10800 5900 1 0 0 EMBEDDEDgnd-1.sym
[
T 11100 5950 8 10 0 0 0 0 1
net=GND:1
P 10900 6000 10900 6200 1 0 1
{
T 10958 6061 5 4 0 1 0 0 1
pinnumber=1
T 10958 6061 5 4 0 0 0 0 1
pinseq=1
T 10958 6061 5 4 0 1 0 0 1
pinlabel=1
T 10958 6061 5 4 0 1 0 0 1
pintype=pwr
}
L 10800 6000 11000 6000 3 0 0 0 -1 -1
L 10855 5950 10945 5950 3 0 0 0 -1 -1
L 10880 5910 10920 5910 3 0 0 0 -1 -1
]
C 12200 6200 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 11500 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 11700 6400 8 10 0 1 90 0 1
refdes=C?
T 10900 6400 5 10 0 0 90 0 1
description=capacitor
T 11100 6400 5 10 0 0 90 0 1
numslots=0
T 11300 6400 5 10 0 0 90 0 1
symversion=0.1
P 12000 6200 12000 6400 1 0 0
{
T 11950 6350 5 8 0 1 90 6 1
pinnumber=1
T 12050 6350 5 8 0 1 90 8 1
pinseq=1
T 12000 6400 9 8 0 1 90 0 1
pinlabel=1
T 12000 6400 5 8 0 1 90 2 1
pintype=pas
}
P 12000 7100 12000 6900 1 0 0
{
T 11950 6950 5 8 0 1 90 0 1
pinnumber=2
T 12050 6950 5 8 0 1 90 2 1
pinseq=2
T 12000 6900 9 8 0 1 90 6 1
pinlabel=2
T 12000 6900 5 8 0 1 90 8 1
pintype=pas
}
L 11800 6600 12200 6600 3 0 0 0 -1 -1
L 11800 6700 12200 6700 3 0 0 0 -1 -1
L 12000 6900 12000 6700 3 0 0 0 -1 -1
L 12000 6600 12000 6400 3 0 0 0 -1 -1
]
{
T 11500 6400 5 10 0 0 90 0 1
device=CAPACITOR
T 11300 6400 5 10 0 0 90 0 1
symversion=0.1
T 12700 6800 5 10 1 1 180 0 1
refdes=C223
T 12700 6600 5 10 1 1 180 0 1
value=39nf
}
C 11900 5000 1 0 0 EMBEDDEDgnd-1.sym
[
T 12200 5050 8 10 0 0 0 0 1
net=GND:1
P 12000 5100 12000 5300 1 0 1
{
T 12058 5161 5 4 0 1 0 0 1
pinnumber=1
T 12058 5161 5 4 0 0 0 0 1
pinseq=1
T 12058 5161 5 4 0 1 0 0 1
pinlabel=1
T 12058 5161 5 4 0 1 0 0 1
pintype=pwr
}
L 11900 5100 12100 5100 3 0 0 0 -1 -1
L 11955 5050 12045 5050 3 0 0 0 -1 -1
L 11980 5010 12020 5010 3 0 0 0 -1 -1
]
N 10600 6400 10600 7100 4
N 10600 7100 12300 7100 4
C 11900 6200 1 270 0 EMBEDDEDresistor-1.sym
[
T 11900 6200 8 10 0 1 270 0 1
class=DISCRETE
T 11900 6200 8 10 0 1 270 0 1
pins=2
T 12200 6000 8 10 0 1 270 0 1
refdes=R?
L 12100 5999 12000 6050 3 0 0 0 -1 -1
P 12000 6200 12000 6048 1 0 0
{
T 12050 6100 5 8 0 1 270 0 1
pinnumber=1
T 12050 6100 5 8 0 0 270 0 1
pinseq=1
T 12050 6100 5 8 0 1 270 0 1
pinlabel=1
T 12050 6100 5 8 0 1 270 0 1
pintype=pas
}
P 12000 5300 12000 5450 1 0 0
{
T 12050 5400 5 8 0 1 270 0 1
pinnumber=2
T 12050 5400 5 8 0 0 270 0 1
pinseq=2
T 12050 5400 5 8 0 1 270 0 1
pinlabel=2
T 12050 5400 5 8 0 1 270 0 1
pintype=pas
}
L 11900 5500 12000 5450 3 0 0 0 -1 -1
L 12100 5600 11900 5500 3 0 0 0 -1 -1
T 12300 5900 5 10 0 0 270 0 1
device=RESISTOR
L 11900 5900 12100 6000 3 0 0 0 -1 -1
L 12100 5800 11900 5900 3 0 0 0 -1 -1
L 11900 5700 12100 5800 3 0 0 0 -1 -1
L 12100 5600 11900 5700 3 0 0 0 -1 -1
]
{
T 12300 5900 5 10 0 0 270 0 1
device=RESISTOR
T 12200 5800 5 10 1 1 0 0 1
refdes=R208
T 12200 5600 5 10 1 1 0 0 1
value=360
}
C 5800 13300 1 0 0 EMBEDDEDgnd-1.sym
[
P 5900 13400 5900 13600 1 0 1
{
T 5958 13461 5 4 0 1 0 0 1
pinnumber=1
T 5958 13461 5 4 0 0 0 0 1
pinseq=1
T 5958 13461 5 4 0 1 0 0 1
pinlabel=1
T 5958 13461 5 4 0 1 0 0 1
pintype=pwr
}
L 5800 13400 6000 13400 3 0 0 0 -1 -1
L 5855 13350 5945 13350 3 0 0 0 -1 -1
L 5880 13310 5920 13310 3 0 0 0 -1 -1
T 6100 13350 8 10 0 0 0 0 1
net=GND:1
]
C 7900 13800 1 90 0 EMBEDDEDcapacitor-1.sym
[
P 7700 13800 7700 14000 1 0 0
{
T 7650 13950 5 8 0 1 90 6 1
pinnumber=1
T 7750 13950 5 8 0 1 90 8 1
pinseq=1
T 7700 14000 9 8 0 1 90 0 1
pinlabel=1
T 7700 14000 5 8 0 1 90 2 1
pintype=pas
}
P 7700 14700 7700 14500 1 0 0
{
T 7650 14550 5 8 0 1 90 0 1
pinnumber=2
T 7750 14550 5 8 0 1 90 2 1
pinseq=2
T 7700 14500 9 8 0 1 90 6 1
pinlabel=2
T 7700 14500 5 8 0 1 90 8 1
pintype=pas
}
L 7500 14200 7900 14200 3 0 0 0 -1 -1
L 7500 14300 7900 14300 3 0 0 0 -1 -1
L 7700 14500 7700 14300 3 0 0 0 -1 -1
L 7700 14200 7700 14000 3 0 0 0 -1 -1
T 7200 14000 5 10 0 0 90 0 1
device=CAPACITOR
T 7400 14000 8 10 0 1 90 0 1
refdes=C?
T 6600 14000 5 10 0 0 90 0 1
description=capacitor
T 6800 14000 5 10 0 0 90 0 1
numslots=0
T 7000 14000 5 10 0 0 90 0 1
symversion=0.1
]
{
T 7200 14000 5 10 0 0 90 0 1
device=CAPACITOR
T 7400 14000 5 10 1 1 90 0 1
refdes=C222
T 7000 14000 5 10 0 0 90 0 1
symversion=0.1
T 8100 14000 5 10 1 1 90 0 1
value=120pf
}
C 7700 14700 1 0 0 EMBEDDEDinductor-1.sym
[
A 8292 14800 4 180 180 3 0 0 0 -1 -1
A 8150 14800 4 180 180 3 0 0 0 -1 -1
A 8008 14800 4 180 180 3 0 0 0 -1 -1
L 7850 14800 7862 14800 3 0 0 0 -1 -1
L 8438 14800 8450 14800 3 0 0 0 -1 -1
A 8363 14800 75 0 180 3 0 0 0 -1 -1
A 8221 14800 75 0 180 3 0 0 0 -1 -1
A 8079 14800 75 0 180 3 0 0 0 -1 -1
A 7937 14800 75 0 180 3 0 0 0 -1 -1
P 7700 14800 7850 14800 1 0 0
{
T 7900 14800 5 8 0 1 0 2 1
pintype=pas
T 7900 14800 9 8 0 1 0 0 1
pinlabel=1
T 7800 14750 5 8 0 1 0 8 1
pinseq=1
T 7800 14850 5 8 0 1 0 6 1
pinnumber=1
}
P 8600 14800 8450 14800 1 0 0
{
T 8400 14800 5 8 0 1 0 8 1
pintype=pas
T 8400 14800 9 8 0 1 0 6 1
pinlabel=2
T 8500 14750 5 8 0 1 0 2 1
pinseq=2
T 8500 14850 5 8 0 1 0 0 1
pinnumber=2
}
T 7900 15400 5 10 0 0 0 0 1
symversion=0.1
T 7900 15600 5 10 0 0 0 0 1
numslots=0
T 7900 15800 5 10 0 0 0 0 1
description=inductor
T 7900 15000 8 10 0 1 0 0 1
refdes=L?
T 7900 15200 5 10 0 0 0 0 1
device=INDUCTOR
]
{
T 7900 15200 5 10 0 0 0 0 1
device=INDUCTOR
T 8400 15100 5 10 1 1 180 0 1
refdes=L203
T 7900 15400 5 10 0 0 0 0 1
symversion=0.1
T 7900 14600 5 10 1 1 0 0 1
value=120nH
}
C 7700 13500 1 0 0 EMBEDDEDinductor-1.sym
[
A 8292 13600 4 180 180 3 0 0 0 -1 -1
A 8150 13600 4 180 180 3 0 0 0 -1 -1
A 8008 13600 4 180 180 3 0 0 0 -1 -1
L 7850 13600 7862 13600 3 0 0 0 -1 -1
L 8438 13600 8450 13600 3 0 0 0 -1 -1
A 8363 13600 75 0 180 3 0 0 0 -1 -1
A 8221 13600 75 0 180 3 0 0 0 -1 -1
A 8079 13600 75 0 180 3 0 0 0 -1 -1
A 7937 13600 75 0 180 3 0 0 0 -1 -1
P 7700 13600 7850 13600 1 0 0
{
T 7900 13600 5 8 0 1 0 2 1
pintype=pas
T 7900 13600 9 8 0 1 0 0 1
pinlabel=1
T 7800 13550 5 8 0 1 0 8 1
pinseq=1
T 7800 13650 5 8 0 1 0 6 1
pinnumber=1
}
P 8600 13600 8450 13600 1 0 0
{
T 8400 13600 5 8 0 1 0 8 1
pintype=pas
T 8400 13600 9 8 0 1 0 6 1
pinlabel=2
T 8500 13550 5 8 0 1 0 2 1
pinseq=2
T 8500 13650 5 8 0 1 0 0 1
pinnumber=2
}
T 7900 14200 5 10 0 0 0 0 1
symversion=0.1
T 7900 14400 5 10 0 0 0 0 1
numslots=0
T 7900 14600 5 10 0 0 0 0 1
description=inductor
T 7900 13800 8 10 0 1 0 0 1
refdes=L?
T 7900 14000 5 10 0 0 0 0 1
device=INDUCTOR
]
{
T 7900 14000 5 10 0 0 0 0 1
device=INDUCTOR
T 8400 13900 5 10 1 1 180 0 1
refdes=L204
T 7900 14200 5 10 0 0 0 0 1
symversion=0.1
T 7900 13400 5 10 1 1 0 0 1
value=120nH
}
N 7700 13600 7700 13800 4
N 7700 13600 7400 13600 4
N 7700 14800 7400 14800 4
N 7700 14700 7700 14800 4
N 8600 14800 8800 14800 4
N 8800 14800 8800 14300 4
N 8800 13600 8800 14100 4
N 8800 14100 9200 14100 4
N 15800 14500 16700 14500 4
N 16700 13100 16700 14500 4
N 16700 13100 13600 13100 4
N 13600 9900 13600 13100 4
N 8600 13600 8800 13600 4
C 7400 13500 1 0 1 EMBEDDEDTC1-1T.sym
[
A 6900 14700 98 270 -180 3 0 0 0 -1 -1
A 6900 14500 98 270 -180 3 0 0 0 -1 -1
A 6900 14300 98 270 -180 3 0 0 0 -1 -1
A 6900 14100 100 270 -180 3 0 0 0 -1 -1
A 6400 14700 98 90 -180 3 0 0 0 -1 -1
A 6900 13900 98 270 -180 3 0 0 0 -1 -1
A 6900 13700 98 270 -180 3 0 0 0 -1 -1
A 6400 14500 98 90 -180 3 0 0 0 -1 -1
A 6400 14300 98 90 -180 3 0 0 0 -1 -1
A 6400 14100 98 90 -180 3 0 0 0 -1 -1
A 6400 13900 98 90 -180 3 0 0 0 -1 -1
A 6400 13700 98 90 -180 3 0 0 0 -1 -1
L 6900 14800 7200 14800 3 0 0 0 -1 -1
L 6900 13600 7200 13600 3 0 0 0 -1 -1
L 6400 14800 6100 14800 3 0 0 0 -1 -1
L 6400 13600 6100 13600 3 0 0 0 -1 -1
L 6700 14900 6700 13500 3 0 0 0 -1 -1
L 6600 14900 6600 13500 3 0 0 0 -1 -1
P 7200 13600 7400 13600 1 0 1
{
T 7300 13700 5 10 1 1 0 6 1
pinnumber=4
T 7100 13700 5 10 0 0 0 6 1
pinseq=4
T 7200 13600 5 10 0 1 0 6 1
pintype=pas
T 7200 13600 5 10 0 1 0 6 1
pinlabel=4
}
P 7200 14800 7400 14800 1 0 1
{
T 7300 14600 5 10 1 1 0 6 1
pinnumber=6
T 7200 14700 5 10 0 0 0 6 1
pinseq=6
T 7200 14800 5 10 0 0 0 6 1
pintype=pas
T 7200 14800 5 10 0 1 0 6 1
pinlabel=6
}
P 6100 13600 5900 13600 1 0 1
{
T 6100 13700 5 10 1 1 0 6 1
pinnumber=3
T 6100 13700 5 10 0 0 0 6 1
pinseq=3
T 6100 13600 5 10 0 1 0 6 1
pintype=pas
T 6100 13600 5 10 0 1 0 6 1
pinlabel=3
}
P 6100 14800 5900 14800 1 0 1
{
T 6100 14600 5 10 1 1 0 6 1
pinnumber=1
T 6100 14700 5 10 0 0 0 6 1
pinseq=1
T 6100 14800 5 10 0 1 0 6 1
pintype=pas
T 6100 14800 5 10 0 1 0 6 1
pinlabel=1
}
L 6400 14200 6100 14200 3 0 0 0 -1 -1
P 6100 14200 5900 14200 1 0 1
{
T 6100 14300 5 10 1 1 0 6 1
pinnumber=2
T 6100 14100 5 10 0 0 0 6 1
pinseq=2
T 6100 14200 5 10 0 0 0 6 1
pintype=pas
T 6100 14200 5 10 0 1 0 6 1
pinlabel=2
}
V 6800 14950 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 6500 14950 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 7400 14900 8 10 0 1 0 6 1
refdes=T?
T 7400 15300 8 10 0 0 0 6 1
device=T1-1T-W38
T 7400 15500 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 7100 15100 8 10 0 1 0 6 1
value=TC1-1T
]
{
T 7400 14900 5 10 1 1 0 6 1
refdes=T201
T 7400 15300 5 10 0 0 0 6 1
device=T1-1T-W38
T 7400 15500 5 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 7100 15100 5 10 1 1 0 6 1
value=TC1-1T
}
C 13300 13000 1 0 1 EMBEDDEDADT8-1T.sym
[
A 12800 14200 98 270 -180 3 0 0 0 -1 -1
A 12800 14000 98 270 -180 3 0 0 0 -1 -1
A 12800 13800 98 270 -180 3 0 0 0 -1 -1
A 12800 13600 100 270 -180 3 0 0 0 -1 -1
A 12300 14200 98 90 -180 3 0 0 0 -1 -1
A 12800 13400 98 270 -180 3 0 0 0 -1 -1
A 12800 13200 98 270 -180 3 0 0 0 -1 -1
A 12300 14000 98 90 -180 3 0 0 0 -1 -1
A 12300 13800 98 90 -180 3 0 0 0 -1 -1
A 12300 13600 98 90 -180 3 0 0 0 -1 -1
A 12300 13400 98 90 -180 3 0 0 0 -1 -1
A 12300 13200 98 90 -180 3 0 0 0 -1 -1
L 12800 14300 13100 14300 3 0 0 0 -1 -1
L 12800 13100 13100 13100 3 0 0 0 -1 -1
L 12300 14300 12000 14300 3 0 0 0 -1 -1
L 12300 13100 12000 13100 3 0 0 0 -1 -1
L 12600 14400 12600 13000 3 0 0 0 -1 -1
L 12500 14400 12500 13000 3 0 0 0 -1 -1
P 12000 14300 11800 14300 1 0 1
{
T 12005 14145 5 10 1 1 0 6 1
pinnumber=4
T 12100 14400 5 10 0 0 0 0 1
pinseq=4
T 12000 14300 5 10 0 1 0 0 1
pintype=pas
T 12055 14295 5 10 0 1 0 0 1
pinlabel=4
}
P 12000 13100 11800 13100 1 0 1
{
T 12005 13145 5 10 1 1 0 6 1
pinnumber=6
T 12000 13000 5 10 0 0 0 0 1
pinseq=6
T 12000 13100 5 10 0 0 0 0 1
pintype=pas
T 12055 13095 5 10 0 1 0 0 1
pinlabel=6
}
P 13100 14300 13300 14300 1 0 1
{
T 13095 14145 5 10 1 1 0 0 1
pinnumber=3
T 13100 14400 5 10 0 0 0 0 1
pinseq=3
T 13100 14300 5 10 0 1 0 0 1
pintype=pas
T 13045 14295 5 10 0 1 0 6 1
pinlabel=3
}
P 13100 13100 13300 13100 1 0 1
{
T 13095 13145 5 10 1 1 0 0 1
pinnumber=1
T 13100 13000 5 10 0 0 0 0 1
pinseq=1
T 13100 13100 5 10 0 1 0 0 1
pintype=pas
T 13045 13095 5 10 0 1 0 6 1
pinlabel=1
}
L 12300 13700 12000 13700 3 0 0 0 -1 -1
V 12700 14450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 12400 14450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 12000 13700 11800 13700 1 0 1
{
T 12100 13800 5 10 0 0 0 0 1
pinseq=5
T 12000 13700 5 10 0 1 0 0 1
pintype=pas
T 12055 13695 5 10 0 1 0 0 1
pinlabel=5
T 12005 13745 5 10 1 1 0 6 1
pinnumber=5
}
T 13300 14400 8 10 0 1 0 6 1
refdes=T?
T 13300 14800 8 10 0 0 0 6 1
device=T1-1T-W38
T 13300 15000 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 13000 14600 8 10 0 1 0 6 1
value=ADT8-1T
]
{
T 13300 14400 5 10 1 1 0 6 1
refdes=T202
T 13300 14800 5 10 0 0 0 6 1
device=T1-1T-W38
T 13300 15000 5 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 13000 14600 5 10 1 1 0 6 1
value=ADT8-1T
}
C 12400 3200 1 0 1 EMBEDDEDTC1-1T.sym
[
A 11900 4400 98 90 180 3 0 0 0 -1 -1
A 11900 4200 98 90 180 3 0 0 0 -1 -1
A 11900 4000 98 90 180 3 0 0 0 -1 -1
A 11900 3800 100 90 180 3 0 0 0 -1 -1
A 11400 4400 98 270 180 3 0 0 0 -1 -1
A 11900 3600 98 90 180 3 0 0 0 -1 -1
A 11900 3400 98 90 180 3 0 0 0 -1 -1
A 11400 4200 98 270 180 3 0 0 0 -1 -1
A 11400 4000 98 270 180 3 0 0 0 -1 -1
A 11400 3800 98 270 180 3 0 0 0 -1 -1
A 11400 3600 98 270 180 3 0 0 0 -1 -1
A 11400 3400 98 270 180 3 0 0 0 -1 -1
L 11900 4500 12200 4500 3 0 0 0 -1 -1
L 11900 3300 12200 3300 3 0 0 0 -1 -1
L 11400 4500 11100 4500 3 0 0 0 -1 -1
L 11400 3300 11100 3300 3 0 0 0 -1 -1
L 11700 4600 11700 3200 3 0 0 0 -1 -1
L 11600 4600 11600 3200 3 0 0 0 -1 -1
P 12200 3300 12400 3300 1 0 1
{
T 12300 3400 5 10 1 1 0 6 1
pinnumber=4
T 12100 3400 5 10 0 0 0 6 1
pinseq=4
T 12200 3300 5 10 0 1 0 6 1
pintype=pas
T 12200 3300 5 10 0 1 0 6 1
pinlabel=4
}
P 12200 4500 12400 4500 1 0 1
{
T 12300 4300 5 10 1 1 0 6 1
pinnumber=6
T 12200 4400 5 10 0 0 0 6 1
pinseq=6
T 12200 4500 5 10 0 0 0 6 1
pintype=pas
T 12200 4500 5 10 0 1 0 6 1
pinlabel=6
}
P 11100 3300 10900 3300 1 0 1
{
T 11100 3400 5 10 1 1 0 6 1
pinnumber=3
T 11100 3400 5 10 0 0 0 6 1
pinseq=3
T 11100 3300 5 10 0 1 0 6 1
pintype=pas
T 11100 3300 5 10 0 1 0 6 1
pinlabel=3
}
P 11100 4500 10900 4500 1 0 1
{
T 11100 4300 5 10 1 1 0 6 1
pinnumber=1
T 11100 4400 5 10 0 0 0 6 1
pinseq=1
T 11100 4500 5 10 0 1 0 6 1
pintype=pas
T 11100 4500 5 10 0 1 0 6 1
pinlabel=1
}
L 11400 3900 11100 3900 3 0 0 0 -1 -1
P 11100 3900 10900 3900 1 0 1
{
T 11100 4000 5 10 1 1 0 6 1
pinnumber=2
T 11100 3800 5 10 0 0 0 6 1
pinseq=2
T 11100 3900 5 10 0 0 0 6 1
pintype=pas
T 11100 3900 5 10 0 1 0 6 1
pinlabel=2
}
V 11800 4650 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 11500 4650 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 12400 4600 8 10 0 1 0 6 1
refdes=T?
T 12400 5000 8 10 0 0 0 6 1
device=T1-1T-W38
T 12400 5200 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 12100 4800 8 10 0 1 0 6 1
value=TC1-1T
]
{
T 12400 4600 5 10 1 1 0 6 1
refdes=T204
T 12400 5000 5 10 0 0 0 6 1
device=T1-1T-W38
T 12400 5200 5 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 12100 4800 5 10 1 1 0 6 1
value=TC1-1T
}
C 5500 3000 1 0 0 EMBEDDEDTC1-1T.sym
[
A 6000 4200 98 90 -180 3 0 0 0 -1 -1
A 6000 4000 98 90 -180 3 0 0 0 -1 -1
A 6000 3800 98 90 -180 3 0 0 0 -1 -1
A 6000 3600 100 90 -180 3 0 0 0 -1 -1
A 6500 4200 98 270 -180 3 0 0 0 -1 -1
A 6000 3400 98 90 -180 3 0 0 0 -1 -1
A 6000 3200 98 90 -180 3 0 0 0 -1 -1
A 6500 4000 98 270 -180 3 0 0 0 -1 -1
A 6500 3800 98 270 -180 3 0 0 0 -1 -1
A 6500 3600 98 270 -180 3 0 0 0 -1 -1
A 6500 3400 98 270 -180 3 0 0 0 -1 -1
A 6500 3200 98 270 -180 3 0 0 0 -1 -1
L 6000 4300 5700 4300 3 0 0 0 -1 -1
L 6000 3100 5700 3100 3 0 0 0 -1 -1
L 6500 4300 6800 4300 3 0 0 0 -1 -1
L 6500 3100 6800 3100 3 0 0 0 -1 -1
L 6200 4400 6200 3000 3 0 0 0 -1 -1
L 6300 4400 6300 3000 3 0 0 0 -1 -1
P 5700 3100 5500 3100 1 0 1
{
T 5600 3200 5 10 1 1 0 0 1
pinnumber=4
T 5800 3200 5 10 0 0 0 0 1
pinseq=4
T 5700 3100 5 10 0 1 0 0 1
pintype=pas
T 5700 3100 5 10 0 1 0 0 1
pinlabel=4
}
P 5700 4300 5500 4300 1 0 1
{
T 5600 4100 5 10 1 1 0 0 1
pinnumber=6
T 5700 4200 5 10 0 0 0 0 1
pinseq=6
T 5700 4300 5 10 0 0 0 0 1
pintype=pas
T 5700 4300 5 10 0 1 0 0 1
pinlabel=6
}
P 6800 3100 7000 3100 1 0 1
{
T 6800 3200 5 10 1 1 0 0 1
pinnumber=3
T 6800 3200 5 10 0 0 0 0 1
pinseq=3
T 6800 3100 5 10 0 1 0 0 1
pintype=pas
T 6800 3100 5 10 0 1 0 0 1
pinlabel=3
}
P 6800 4300 7000 4300 1 0 1
{
T 6800 4100 5 10 1 1 0 0 1
pinnumber=1
T 6800 4200 5 10 0 0 0 0 1
pinseq=1
T 6800 4300 5 10 0 1 0 0 1
pintype=pas
T 6800 4300 5 10 0 1 0 0 1
pinlabel=1
}
L 6500 3700 6800 3700 3 0 0 0 -1 -1
P 6800 3700 7000 3700 1 0 1
{
T 6800 3800 5 10 1 1 0 0 1
pinnumber=2
T 6800 3600 5 10 0 0 0 0 1
pinseq=2
T 6800 3700 5 10 0 0 0 0 1
pintype=pas
T 6800 3700 5 10 0 1 0 0 1
pinlabel=2
}
V 6100 4450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 6400 4450 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 5500 4400 8 10 0 1 0 0 1
refdes=T?
T 5500 4800 8 10 0 0 0 0 1
device=T1-1T-W38
T 5500 5000 8 10 0 0 0 0 1
footprint=MINICIRCUITS_W38
T 5800 4600 8 10 0 1 0 0 1
value=TC1-1T
]
{
T 5500 4400 5 10 1 1 0 0 1
refdes=T203
T 5500 4800 5 10 0 0 0 0 1
device=T1-1T-W38
T 5500 5000 5 10 0 0 0 0 1
footprint=MINICIRCUITS_W38
T 5800 4600 5 10 1 1 0 0 1
value=TC16-161T+
}
