# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../microblaze_com_axi.srcs/sources_1/new/axi_com_top.sv" \
"../../../../microblaze_com_axi.srcs/sources_1/new/master_axi_stream.sv" \
"../../../../microblaze_com_axi.srcs/sources_1/new/slave_axi_stream.sv" \
"../../../../microblaze_com_axi.srcs/sim_1/new/sim_axi.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
