<msgs>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.761 seconds; current allocated memory: 139.281 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.793 seconds; current allocated memory: 141.910 MB."/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_0_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_1_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_2_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_3_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_4_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_5_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_6_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_7_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_8_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_9_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_10_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_11_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_12_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_13_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_14_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:63:58" msg_body="Multiple burst reads of length 9 and bit width 16 has been inferred on bundle 'gmem_15_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:63:58)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_7'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_8'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_9'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_10'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_11'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_12'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_13'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_14'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_15'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_16'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_17'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_18'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_19'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_20'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_21'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_22'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_23'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_24'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_25'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_26'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_27'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_28'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_29'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_30'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 214-115" tags="VITIS_INTERFACE" src_loc_count="2" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" src_loc1="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:92:34" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_92_4'(pipeline.cpp:92:34) has been inferred on bundle 'gmem_31'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (pipeline.cpp:92:34)"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 35.337 seconds; current allocated memory: 160.559 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 160.559 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.308 seconds; current allocated memory: 181.324 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.103 seconds; current allocated memory: 189.828 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.306 seconds; current allocated memory: 223.309 MB."/>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:169:23" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:169:23" LoopLoc-DebugLoc="File pipeline.cpp Line 169 Column 23" LoopName="VITIS_LOOP_169_1" PragmaFunction="pointpillars_cnn" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:171:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:171:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:203:23" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:203:23" LoopLoc-DebugLoc="File pipeline.cpp Line 203 Column 23" LoopName="VITIS_LOOP_203_4" PragmaFunction="pointpillars_cnn" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:205:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:205:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:93:38" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:93:38" LoopLoc-DebugLoc="File pipeline.cpp Line 93 Column 38" LoopName="VITIS_LOOP_93_5" PragmaFunction="pointpillars_cnn" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:95:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:95:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:92:34" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:92:34" LoopLoc-DebugLoc="File pipeline.cpp Line 92 Column 34" LoopName="VITIS_LOOP_92_4" PragmaFunction="pointpillars_cnn" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:95:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:95:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:118:23" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:118:23" LoopLoc-DebugLoc="File pipeline.cpp Line 118 Column 23" LoopName="VITIS_LOOP_118_1" PragmaFunction="pointpillars_cnn" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:120:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:120:1" PragmaType="loop_flatten"/></msg>
<msg msg_groups="AUTOMATION_VERBOSE_PASSED" msg_id="HLS 214-335" msg_severity="INFO" msg_loc="pipeline.cpp:55:26" msg_body="Auto pragma insertion for loop"><args LoopLoc="pipeline.cpp:55:26" LoopLoc-DebugLoc="File pipeline.cpp Line 55 Column 26" LoopName="VITIS_LOOP_55_2" PragmaFunction="conv2d" PragmaIsAuto="1" PragmaOptions=" " PragmaSrcLoc="pipeline.cpp:57:1" PragmaSrcLoc-DebugLoc="pipeline.cpp:57:1" PragmaType="loop_flatten"/></msg>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.275 seconds; current allocated memory: 315.113 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_169_1_VITIS_LOOP_170_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.385 seconds; current allocated memory: 336.047 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 337.176 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-886" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:191" msg_body="Cannot meet target clock period in 'fadd' operation 32 bit ('add2', pipeline.cpp:191) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-886.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-886" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:192" msg_body="Cannot meet target clock period in 'fadd' operation 32 bit ('add3', pipeline.cpp:192) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-886.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-886" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:189" msg_body="Cannot meet target clock period in 'fadd' operation 32 bit ('add', pipeline.cpp:189) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-886.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-886" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:190" msg_body="Cannot meet target clock period in 'fadd' operation 32 bit ('add1', pipeline.cpp:190) (combination delay: 52.720 ns) to honor II constraint (II=1) in region 'loop 'VITIS_LOOP_180_3''." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-886.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 4, Depth = 32, loop 'VITIS_LOOP_180_3'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (52.720 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="1" src_loc0="C:/Users/vladc/Desktop/Proiecte/GitHub/object_detector\pipeline.cpp:190" msg_body="The critical path in module 'pointpillars_cnn_Pipeline_VITIS_LOOP_180_3' consists of the following:
	'fadd' operation 32 bit ('add1', pipeline.cpp:190) [1349]  (52.720 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.095 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_203_4_VITIS_LOOP_204_5'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = NA, Final II = 1, Depth = 50, loop 'VITIS_LOOP_55_2_VITIS_LOOP_56_3'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.941 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 32 seconds. CPU system time: 0 seconds. Elapsed time: 31.799 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_92_4_VITIS_LOOP_93_5_VITIS_LOOP_94_6'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = NA, Final II = 8, Depth = 26, loop 'VITIS_LOOP_118_1_VITIS_LOOP_119_2'"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 390.684 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.848 seconds; current allocated memory: 390.910 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 395.668 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 411.113 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.872 seconds; current allocated memory: 448.609 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.332 seconds; current allocated memory: 493.699 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 3.143 seconds; current allocated memory: 523.836 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.029 seconds; current allocated memory: 554.426 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.517 seconds; current allocated memory: 578.613 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.866 seconds; current allocated memory: 585.727 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 25.547 seconds; current allocated memory: 680.180 MB."/>
</msgs>
