|mipspipeline
clk => PC:ifpc.clk
clk => regifid:ifid_pipeline.clk
clk => regidex:idex_pipeline.clk
clk => regexmem:exmem_pipeline.clk
clk => regmemwb:memwb_pipeline.clk
clk => meminst:ifmem.clock
clk => breg:idbreg.clk
clk => memdados:mem_memdados.clock
Muxpc_out[0] <= mux4:ifmux4.Z[0]
Muxpc_out[1] <= mux4:ifmux4.Z[1]
Muxpc_out[2] <= mux4:ifmux4.Z[2]
Muxpc_out[3] <= mux4:ifmux4.Z[3]
Muxpc_out[4] <= mux4:ifmux4.Z[4]
Muxpc_out[5] <= mux4:ifmux4.Z[5]
Muxpc_out[6] <= mux4:ifmux4.Z[6]
Muxpc_out[7] <= mux4:ifmux4.Z[7]
Muxpc_out[8] <= mux4:ifmux4.Z[8]
Muxpc_out[9] <= mux4:ifmux4.Z[9]
Muxpc_out[10] <= mux4:ifmux4.Z[10]
Muxpc_out[11] <= mux4:ifmux4.Z[11]
Muxpc_out[12] <= mux4:ifmux4.Z[12]
Muxpc_out[13] <= mux4:ifmux4.Z[13]
Muxpc_out[14] <= mux4:ifmux4.Z[14]
Muxpc_out[15] <= mux4:ifmux4.Z[15]
Muxpc_out[16] <= mux4:ifmux4.Z[16]
Muxpc_out[17] <= mux4:ifmux4.Z[17]
Muxpc_out[18] <= mux4:ifmux4.Z[18]
Muxpc_out[19] <= mux4:ifmux4.Z[19]
Muxpc_out[20] <= mux4:ifmux4.Z[20]
Muxpc_out[21] <= mux4:ifmux4.Z[21]
Muxpc_out[22] <= mux4:ifmux4.Z[22]
Muxpc_out[23] <= mux4:ifmux4.Z[23]
Muxpc_out[24] <= mux4:ifmux4.Z[24]
Muxpc_out[25] <= mux4:ifmux4.Z[25]
Muxpc_out[26] <= mux4:ifmux4.Z[26]
Muxpc_out[27] <= mux4:ifmux4.Z[27]
Muxpc_out[28] <= mux4:ifmux4.Z[28]
Muxpc_out[29] <= mux4:ifmux4.Z[29]
Muxpc_out[30] <= mux4:ifmux4.Z[30]
Muxpc_out[31] <= mux4:ifmux4.Z[31]
MEMI_out[0] <= meminst:ifmem.q[0]
MEMI_out[1] <= meminst:ifmem.q[1]
MEMI_out[2] <= meminst:ifmem.q[2]
MEMI_out[3] <= meminst:ifmem.q[3]
MEMI_out[4] <= meminst:ifmem.q[4]
MEMI_out[5] <= meminst:ifmem.q[5]
MEMI_out[6] <= meminst:ifmem.q[6]
MEMI_out[7] <= meminst:ifmem.q[7]
MEMI_out[8] <= meminst:ifmem.q[8]
MEMI_out[9] <= meminst:ifmem.q[9]
MEMI_out[10] <= meminst:ifmem.q[10]
MEMI_out[11] <= meminst:ifmem.q[11]
MEMI_out[12] <= meminst:ifmem.q[12]
MEMI_out[13] <= meminst:ifmem.q[13]
MEMI_out[14] <= meminst:ifmem.q[14]
MEMI_out[15] <= meminst:ifmem.q[15]
MEMI_out[16] <= meminst:ifmem.q[16]
MEMI_out[17] <= meminst:ifmem.q[17]
MEMI_out[18] <= meminst:ifmem.q[18]
MEMI_out[19] <= meminst:ifmem.q[19]
MEMI_out[20] <= meminst:ifmem.q[20]
MEMI_out[21] <= meminst:ifmem.q[21]
MEMI_out[22] <= meminst:ifmem.q[22]
MEMI_out[23] <= meminst:ifmem.q[23]
MEMI_out[24] <= meminst:ifmem.q[24]
MEMI_out[25] <= meminst:ifmem.q[25]
MEMI_out[26] <= meminst:ifmem.q[26]
MEMI_out[27] <= meminst:ifmem.q[27]
MEMI_out[28] <= meminst:ifmem.q[28]
MEMI_out[29] <= meminst:ifmem.q[29]
MEMI_out[30] <= meminst:ifmem.q[30]
MEMI_out[31] <= meminst:ifmem.q[31]
BREGrs_out[0] <= breg:idbreg.r1[0]
BREGrs_out[1] <= breg:idbreg.r1[1]
BREGrs_out[2] <= breg:idbreg.r1[2]
BREGrs_out[3] <= breg:idbreg.r1[3]
BREGrs_out[4] <= breg:idbreg.r1[4]
BREGrs_out[5] <= breg:idbreg.r1[5]
BREGrs_out[6] <= breg:idbreg.r1[6]
BREGrs_out[7] <= breg:idbreg.r1[7]
BREGrs_out[8] <= breg:idbreg.r1[8]
BREGrs_out[9] <= breg:idbreg.r1[9]
BREGrs_out[10] <= breg:idbreg.r1[10]
BREGrs_out[11] <= breg:idbreg.r1[11]
BREGrs_out[12] <= breg:idbreg.r1[12]
BREGrs_out[13] <= breg:idbreg.r1[13]
BREGrs_out[14] <= breg:idbreg.r1[14]
BREGrs_out[15] <= breg:idbreg.r1[15]
BREGrs_out[16] <= breg:idbreg.r1[16]
BREGrs_out[17] <= breg:idbreg.r1[17]
BREGrs_out[18] <= breg:idbreg.r1[18]
BREGrs_out[19] <= breg:idbreg.r1[19]
BREGrs_out[20] <= breg:idbreg.r1[20]
BREGrs_out[21] <= breg:idbreg.r1[21]
BREGrs_out[22] <= breg:idbreg.r1[22]
BREGrs_out[23] <= breg:idbreg.r1[23]
BREGrs_out[24] <= breg:idbreg.r1[24]
BREGrs_out[25] <= breg:idbreg.r1[25]
BREGrs_out[26] <= breg:idbreg.r1[26]
BREGrs_out[27] <= breg:idbreg.r1[27]
BREGrs_out[28] <= breg:idbreg.r1[28]
BREGrs_out[29] <= breg:idbreg.r1[29]
BREGrs_out[30] <= breg:idbreg.r1[30]
BREGrs_out[31] <= breg:idbreg.r1[31]
BREGrt_out[0] <= breg:idbreg.r2[0]
BREGrt_out[1] <= breg:idbreg.r2[1]
BREGrt_out[2] <= breg:idbreg.r2[2]
BREGrt_out[3] <= breg:idbreg.r2[3]
BREGrt_out[4] <= breg:idbreg.r2[4]
BREGrt_out[5] <= breg:idbreg.r2[5]
BREGrt_out[6] <= breg:idbreg.r2[6]
BREGrt_out[7] <= breg:idbreg.r2[7]
BREGrt_out[8] <= breg:idbreg.r2[8]
BREGrt_out[9] <= breg:idbreg.r2[9]
BREGrt_out[10] <= breg:idbreg.r2[10]
BREGrt_out[11] <= breg:idbreg.r2[11]
BREGrt_out[12] <= breg:idbreg.r2[12]
BREGrt_out[13] <= breg:idbreg.r2[13]
BREGrt_out[14] <= breg:idbreg.r2[14]
BREGrt_out[15] <= breg:idbreg.r2[15]
BREGrt_out[16] <= breg:idbreg.r2[16]
BREGrt_out[17] <= breg:idbreg.r2[17]
BREGrt_out[18] <= breg:idbreg.r2[18]
BREGrt_out[19] <= breg:idbreg.r2[19]
BREGrt_out[20] <= breg:idbreg.r2[20]
BREGrt_out[21] <= breg:idbreg.r2[21]
BREGrt_out[22] <= breg:idbreg.r2[22]
BREGrt_out[23] <= breg:idbreg.r2[23]
BREGrt_out[24] <= breg:idbreg.r2[24]
BREGrt_out[25] <= breg:idbreg.r2[25]
BREGrt_out[26] <= breg:idbreg.r2[26]
BREGrt_out[27] <= breg:idbreg.r2[27]
BREGrt_out[28] <= breg:idbreg.r2[28]
BREGrt_out[29] <= breg:idbreg.r2[29]
BREGrt_out[30] <= breg:idbreg.r2[30]
BREGrt_out[31] <= breg:idbreg.r2[31]
WB_out[0] <= controle:idcontrole.WB[0]
WB_out[1] <= controle:idcontrole.WB[1]
WB_out[2] <= controle:idcontrole.WB[2]
EXE_out[0] <= controle:idcontrole.EXE[0]
EXE_out[1] <= controle:idcontrole.EXE[1]
EXE_out[2] <= controle:idcontrole.EXE[2]
EXE_out[3] <= controle:idcontrole.EXE[3]
EXE_out[4] <= controle:idcontrole.EXE[4]
EXE_out[5] <= controle:idcontrole.EXE[5]
EXE_out[6] <= controle:idcontrole.EXE[6]
EXE_out[7] <= controle:idcontrole.EXE[7]
MEM_out[0] <= controle:idcontrole.MEM[0]
MEM_out[1] <= controle:idcontrole.MEM[1]
ULA_out[0] <= ula:exula.Z[0]
ULA_out[1] <= ula:exula.Z[1]
ULA_out[2] <= ula:exula.Z[2]
ULA_out[3] <= ula:exula.Z[3]
ULA_out[4] <= ula:exula.Z[4]
ULA_out[5] <= ula:exula.Z[5]
ULA_out[6] <= ula:exula.Z[6]
ULA_out[7] <= ula:exula.Z[7]
ULA_out[8] <= ula:exula.Z[8]
ULA_out[9] <= ula:exula.Z[9]
ULA_out[10] <= ula:exula.Z[10]
ULA_out[11] <= ula:exula.Z[11]
ULA_out[12] <= ula:exula.Z[12]
ULA_out[13] <= ula:exula.Z[13]
ULA_out[14] <= ula:exula.Z[14]
ULA_out[15] <= ula:exula.Z[15]
ULA_out[16] <= ula:exula.Z[16]
ULA_out[17] <= ula:exula.Z[17]
ULA_out[18] <= ula:exula.Z[18]
ULA_out[19] <= ula:exula.Z[19]
ULA_out[20] <= ula:exula.Z[20]
ULA_out[21] <= ula:exula.Z[21]
ULA_out[22] <= ula:exula.Z[22]
ULA_out[23] <= ula:exula.Z[23]
ULA_out[24] <= ula:exula.Z[24]
ULA_out[25] <= ula:exula.Z[25]
ULA_out[26] <= ula:exula.Z[26]
ULA_out[27] <= ula:exula.Z[27]
ULA_out[28] <= ula:exula.Z[28]
ULA_out[29] <= ula:exula.Z[29]
ULA_out[30] <= ula:exula.Z[30]
ULA_out[31] <= ula:exula.Z[31]
MUXindice_out[0] <= mux4:exmux4_indice.Z[0]
MUXindice_out[1] <= mux4:exmux4_indice.Z[1]
MUXindice_out[2] <= mux4:exmux4_indice.Z[2]
MUXindice_out[3] <= mux4:exmux4_indice.Z[3]
MUXindice_out[4] <= mux4:exmux4_indice.Z[4]
MEMD_out[0] <= memdados:mem_memdados.q[0]
MEMD_out[1] <= memdados:mem_memdados.q[1]
MEMD_out[2] <= memdados:mem_memdados.q[2]
MEMD_out[3] <= memdados:mem_memdados.q[3]
MEMD_out[4] <= memdados:mem_memdados.q[4]
MEMD_out[5] <= memdados:mem_memdados.q[5]
MEMD_out[6] <= memdados:mem_memdados.q[6]
MEMD_out[7] <= memdados:mem_memdados.q[7]
MEMD_out[8] <= memdados:mem_memdados.q[8]
MEMD_out[9] <= memdados:mem_memdados.q[9]
MEMD_out[10] <= memdados:mem_memdados.q[10]
MEMD_out[11] <= memdados:mem_memdados.q[11]
MEMD_out[12] <= memdados:mem_memdados.q[12]
MEMD_out[13] <= memdados:mem_memdados.q[13]
MEMD_out[14] <= memdados:mem_memdados.q[14]
MEMD_out[15] <= memdados:mem_memdados.q[15]
MEMD_out[16] <= memdados:mem_memdados.q[16]
MEMD_out[17] <= memdados:mem_memdados.q[17]
MEMD_out[18] <= memdados:mem_memdados.q[18]
MEMD_out[19] <= memdados:mem_memdados.q[19]
MEMD_out[20] <= memdados:mem_memdados.q[20]
MEMD_out[21] <= memdados:mem_memdados.q[21]
MEMD_out[22] <= memdados:mem_memdados.q[22]
MEMD_out[23] <= memdados:mem_memdados.q[23]
MEMD_out[24] <= memdados:mem_memdados.q[24]
MEMD_out[25] <= memdados:mem_memdados.q[25]
MEMD_out[26] <= memdados:mem_memdados.q[26]
MEMD_out[27] <= memdados:mem_memdados.q[27]
MEMD_out[28] <= memdados:mem_memdados.q[28]
MEMD_out[29] <= memdados:mem_memdados.q[29]
MEMD_out[30] <= memdados:mem_memdados.q[30]
MEMD_out[31] <= memdados:mem_memdados.q[31]
MUXdado_out[0] <= mux4:wbmux4.Z[0]
MUXdado_out[1] <= mux4:wbmux4.Z[1]
MUXdado_out[2] <= mux4:wbmux4.Z[2]
MUXdado_out[3] <= mux4:wbmux4.Z[3]
MUXdado_out[4] <= mux4:wbmux4.Z[4]
MUXdado_out[5] <= mux4:wbmux4.Z[5]
MUXdado_out[6] <= mux4:wbmux4.Z[6]
MUXdado_out[7] <= mux4:wbmux4.Z[7]
MUXdado_out[8] <= mux4:wbmux4.Z[8]
MUXdado_out[9] <= mux4:wbmux4.Z[9]
MUXdado_out[10] <= mux4:wbmux4.Z[10]
MUXdado_out[11] <= mux4:wbmux4.Z[11]
MUXdado_out[12] <= mux4:wbmux4.Z[12]
MUXdado_out[13] <= mux4:wbmux4.Z[13]
MUXdado_out[14] <= mux4:wbmux4.Z[14]
MUXdado_out[15] <= mux4:wbmux4.Z[15]
MUXdado_out[16] <= mux4:wbmux4.Z[16]
MUXdado_out[17] <= mux4:wbmux4.Z[17]
MUXdado_out[18] <= mux4:wbmux4.Z[18]
MUXdado_out[19] <= mux4:wbmux4.Z[19]
MUXdado_out[20] <= mux4:wbmux4.Z[20]
MUXdado_out[21] <= mux4:wbmux4.Z[21]
MUXdado_out[22] <= mux4:wbmux4.Z[22]
MUXdado_out[23] <= mux4:wbmux4.Z[23]
MUXdado_out[24] <= mux4:wbmux4.Z[24]
MUXdado_out[25] <= mux4:wbmux4.Z[25]
MUXdado_out[26] <= mux4:wbmux4.Z[26]
MUXdado_out[27] <= mux4:wbmux4.Z[27]
MUXdado_out[28] <= mux4:wbmux4.Z[28]
MUXdado_out[29] <= mux4:wbmux4.Z[29]
MUXdado_out[30] <= mux4:wbmux4.Z[30]
MUXdado_out[31] <= mux4:wbmux4.Z[31]
mux1_out[0] <= mux2:exmux2_1.Z[0]
mux1_out[1] <= mux2:exmux2_1.Z[1]
mux1_out[2] <= mux2:exmux2_1.Z[2]
mux1_out[3] <= mux2:exmux2_1.Z[3]
mux1_out[4] <= mux2:exmux2_1.Z[4]
mux1_out[5] <= mux2:exmux2_1.Z[5]
mux1_out[6] <= mux2:exmux2_1.Z[6]
mux1_out[7] <= mux2:exmux2_1.Z[7]
mux1_out[8] <= mux2:exmux2_1.Z[8]
mux1_out[9] <= mux2:exmux2_1.Z[9]
mux1_out[10] <= mux2:exmux2_1.Z[10]
mux1_out[11] <= mux2:exmux2_1.Z[11]
mux1_out[12] <= mux2:exmux2_1.Z[12]
mux1_out[13] <= mux2:exmux2_1.Z[13]
mux1_out[14] <= mux2:exmux2_1.Z[14]
mux1_out[15] <= mux2:exmux2_1.Z[15]
mux1_out[16] <= mux2:exmux2_1.Z[16]
mux1_out[17] <= mux2:exmux2_1.Z[17]
mux1_out[18] <= mux2:exmux2_1.Z[18]
mux1_out[19] <= mux2:exmux2_1.Z[19]
mux1_out[20] <= mux2:exmux2_1.Z[20]
mux1_out[21] <= mux2:exmux2_1.Z[21]
mux1_out[22] <= mux2:exmux2_1.Z[22]
mux1_out[23] <= mux2:exmux2_1.Z[23]
mux1_out[24] <= mux2:exmux2_1.Z[24]
mux1_out[25] <= mux2:exmux2_1.Z[25]
mux1_out[26] <= mux2:exmux2_1.Z[26]
mux1_out[27] <= mux2:exmux2_1.Z[27]
mux1_out[28] <= mux2:exmux2_1.Z[28]
mux1_out[29] <= mux2:exmux2_1.Z[29]
mux1_out[30] <= mux2:exmux2_1.Z[30]
mux1_out[31] <= mux2:exmux2_1.Z[31]
mux2_out[0] <= mux2:exmux2_2.Z[0]
mux2_out[1] <= mux2:exmux2_2.Z[1]
mux2_out[2] <= mux2:exmux2_2.Z[2]
mux2_out[3] <= mux2:exmux2_2.Z[3]
mux2_out[4] <= mux2:exmux2_2.Z[4]
mux2_out[5] <= mux2:exmux2_2.Z[5]
mux2_out[6] <= mux2:exmux2_2.Z[6]
mux2_out[7] <= mux2:exmux2_2.Z[7]
mux2_out[8] <= mux2:exmux2_2.Z[8]
mux2_out[9] <= mux2:exmux2_2.Z[9]
mux2_out[10] <= mux2:exmux2_2.Z[10]
mux2_out[11] <= mux2:exmux2_2.Z[11]
mux2_out[12] <= mux2:exmux2_2.Z[12]
mux2_out[13] <= mux2:exmux2_2.Z[13]
mux2_out[14] <= mux2:exmux2_2.Z[14]
mux2_out[15] <= mux2:exmux2_2.Z[15]
mux2_out[16] <= mux2:exmux2_2.Z[16]
mux2_out[17] <= mux2:exmux2_2.Z[17]
mux2_out[18] <= mux2:exmux2_2.Z[18]
mux2_out[19] <= mux2:exmux2_2.Z[19]
mux2_out[20] <= mux2:exmux2_2.Z[20]
mux2_out[21] <= mux2:exmux2_2.Z[21]
mux2_out[22] <= mux2:exmux2_2.Z[22]
mux2_out[23] <= mux2:exmux2_2.Z[23]
mux2_out[24] <= mux2:exmux2_2.Z[24]
mux2_out[25] <= mux2:exmux2_2.Z[25]
mux2_out[26] <= mux2:exmux2_2.Z[26]
mux2_out[27] <= mux2:exmux2_2.Z[27]
mux2_out[28] <= mux2:exmux2_2.Z[28]
mux2_out[29] <= mux2:exmux2_2.Z[29]
mux2_out[30] <= mux2:exmux2_2.Z[30]
mux2_out[31] <= mux2:exmux2_2.Z[31]
PCendwb[0] <= regmemwb:memwb_pipeline.PC4_shift_out[0]
PCendwb[1] <= regmemwb:memwb_pipeline.PC4_shift_out[1]
PCendwb[2] <= regmemwb:memwb_pipeline.PC4_shift_out[2]
PCendwb[3] <= regmemwb:memwb_pipeline.PC4_shift_out[3]
PCendwb[4] <= regmemwb:memwb_pipeline.PC4_shift_out[4]
PCendwb[5] <= regmemwb:memwb_pipeline.PC4_shift_out[5]
PCendwb[6] <= regmemwb:memwb_pipeline.PC4_shift_out[6]
PCendwb[7] <= regmemwb:memwb_pipeline.PC4_shift_out[7]
PCendwb[8] <= regmemwb:memwb_pipeline.PC4_shift_out[8]
PCendwb[9] <= regmemwb:memwb_pipeline.PC4_shift_out[9]
PCendwb[10] <= regmemwb:memwb_pipeline.PC4_shift_out[10]
PCendwb[11] <= regmemwb:memwb_pipeline.PC4_shift_out[11]
PCendwb[12] <= regmemwb:memwb_pipeline.PC4_shift_out[12]
PCendwb[13] <= regmemwb:memwb_pipeline.PC4_shift_out[13]
PCendwb[14] <= regmemwb:memwb_pipeline.PC4_shift_out[14]
PCendwb[15] <= regmemwb:memwb_pipeline.PC4_shift_out[15]
PCendwb[16] <= regmemwb:memwb_pipeline.PC4_shift_out[16]
PCendwb[17] <= regmemwb:memwb_pipeline.PC4_shift_out[17]
PCendwb[18] <= regmemwb:memwb_pipeline.PC4_shift_out[18]
PCendwb[19] <= regmemwb:memwb_pipeline.PC4_shift_out[19]
PCendwb[20] <= regmemwb:memwb_pipeline.PC4_shift_out[20]
PCendwb[21] <= regmemwb:memwb_pipeline.PC4_shift_out[21]
PCendwb[22] <= regmemwb:memwb_pipeline.PC4_shift_out[22]
PCendwb[23] <= regmemwb:memwb_pipeline.PC4_shift_out[23]
PCendwb[24] <= regmemwb:memwb_pipeline.PC4_shift_out[24]
PCendwb[25] <= regmemwb:memwb_pipeline.PC4_shift_out[25]
PCendwb[26] <= regmemwb:memwb_pipeline.PC4_shift_out[26]
PCendwb[27] <= regmemwb:memwb_pipeline.PC4_shift_out[27]
PCendwb[28] <= regmemwb:memwb_pipeline.PC4_shift_out[28]
PCendwb[29] <= regmemwb:memwb_pipeline.PC4_shift_out[29]
PCendwb[30] <= regmemwb:memwb_pipeline.PC4_shift_out[30]
PCendwb[31] <= regmemwb:memwb_pipeline.PC4_shift_out[31]
muxS0 <= sel_mux_pc[0].DB_MAX_OUTPUT_PORT_TYPE
muxS1 <= sel_mux_pc[1].DB_MAX_OUTPUT_PORT_TYPE
saida_conversor0[6] <= conversor7seg:conversor_0.Z[6]
saida_conversor0[5] <= conversor7seg:conversor_0.Z[5]
saida_conversor0[4] <= conversor7seg:conversor_0.Z[4]
saida_conversor0[3] <= conversor7seg:conversor_0.Z[3]
saida_conversor0[2] <= conversor7seg:conversor_0.Z[2]
saida_conversor0[1] <= conversor7seg:conversor_0.Z[1]
saida_conversor0[0] <= conversor7seg:conversor_0.Z[0]
saida_conversor1[6] <= conversor7seg:conversor_1.Z[6]
saida_conversor1[5] <= conversor7seg:conversor_1.Z[5]
saida_conversor1[4] <= conversor7seg:conversor_1.Z[4]
saida_conversor1[3] <= conversor7seg:conversor_1.Z[3]
saida_conversor1[2] <= conversor7seg:conversor_1.Z[2]
saida_conversor1[1] <= conversor7seg:conversor_1.Z[1]
saida_conversor1[0] <= conversor7seg:conversor_1.Z[0]
saida_conversor2[6] <= conversor7seg:conversor_2.Z[6]
saida_conversor2[5] <= conversor7seg:conversor_2.Z[5]
saida_conversor2[4] <= conversor7seg:conversor_2.Z[4]
saida_conversor2[3] <= conversor7seg:conversor_2.Z[3]
saida_conversor2[2] <= conversor7seg:conversor_2.Z[2]
saida_conversor2[1] <= conversor7seg:conversor_2.Z[1]
saida_conversor2[0] <= conversor7seg:conversor_2.Z[0]
saida_conversor3[6] <= conversor7seg:conversor_3.Z[6]
saida_conversor3[5] <= conversor7seg:conversor_3.Z[5]
saida_conversor3[4] <= conversor7seg:conversor_3.Z[4]
saida_conversor3[3] <= conversor7seg:conversor_3.Z[3]
saida_conversor3[2] <= conversor7seg:conversor_3.Z[2]
saida_conversor3[1] <= conversor7seg:conversor_3.Z[1]
saida_conversor3[0] <= conversor7seg:conversor_3.Z[0]
saida_conversor4[6] <= conversor7seg:conversor_4.Z[6]
saida_conversor4[5] <= conversor7seg:conversor_4.Z[5]
saida_conversor4[4] <= conversor7seg:conversor_4.Z[4]
saida_conversor4[3] <= conversor7seg:conversor_4.Z[3]
saida_conversor4[2] <= conversor7seg:conversor_4.Z[2]
saida_conversor4[1] <= conversor7seg:conversor_4.Z[1]
saida_conversor4[0] <= conversor7seg:conversor_4.Z[0]
saida_conversor5[6] <= conversor7seg:conversor_5.Z[6]
saida_conversor5[5] <= conversor7seg:conversor_5.Z[5]
saida_conversor5[4] <= conversor7seg:conversor_5.Z[4]
saida_conversor5[3] <= conversor7seg:conversor_5.Z[3]
saida_conversor5[2] <= conversor7seg:conversor_5.Z[2]
saida_conversor5[1] <= conversor7seg:conversor_5.Z[1]
saida_conversor5[0] <= conversor7seg:conversor_5.Z[0]
saida_conversor6[6] <= conversor7seg:conversor_6.Z[6]
saida_conversor6[5] <= conversor7seg:conversor_6.Z[5]
saida_conversor6[4] <= conversor7seg:conversor_6.Z[4]
saida_conversor6[3] <= conversor7seg:conversor_6.Z[3]
saida_conversor6[2] <= conversor7seg:conversor_6.Z[2]
saida_conversor6[1] <= conversor7seg:conversor_6.Z[1]
saida_conversor6[0] <= conversor7seg:conversor_6.Z[0]
saida_conversor7[6] <= conversor7seg:conversor_7.Z[6]
saida_conversor7[5] <= conversor7seg:conversor_7.Z[5]
saida_conversor7[4] <= conversor7seg:conversor_7.Z[4]
saida_conversor7[3] <= conversor7seg:conversor_7.Z[3]
saida_conversor7[2] <= conversor7seg:conversor_7.Z[2]
saida_conversor7[1] <= conversor7seg:conversor_7.Z[1]
saida_conversor7[0] <= conversor7seg:conversor_7.Z[0]
sel_saida_chaves[0] => mux4:mux4_saida_FPGA.Sel[0]
sel_saida_chaves[1] => mux4:mux4_saida_FPGA.Sel[1]


|mipspipeline|mux4:ifmux4
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
A[0] => Mux31.IN2
A[1] => Mux30.IN2
A[2] => Mux29.IN2
A[3] => Mux28.IN2
A[4] => Mux27.IN2
A[5] => Mux26.IN2
A[6] => Mux25.IN2
A[7] => Mux24.IN2
A[8] => Mux23.IN2
A[9] => Mux22.IN2
A[10] => Mux21.IN2
A[11] => Mux20.IN2
A[12] => Mux19.IN2
A[13] => Mux18.IN2
A[14] => Mux17.IN2
A[15] => Mux16.IN2
A[16] => Mux15.IN2
A[17] => Mux14.IN2
A[18] => Mux13.IN2
A[19] => Mux12.IN2
A[20] => Mux11.IN2
A[21] => Mux10.IN2
A[22] => Mux9.IN2
A[23] => Mux8.IN2
A[24] => Mux7.IN2
A[25] => Mux6.IN2
A[26] => Mux5.IN2
A[27] => Mux4.IN2
A[28] => Mux3.IN2
A[29] => Mux2.IN2
A[30] => Mux1.IN2
A[31] => Mux0.IN2
B[0] => Mux31.IN3
B[1] => Mux30.IN3
B[2] => Mux29.IN3
B[3] => Mux28.IN3
B[4] => Mux27.IN3
B[5] => Mux26.IN3
B[6] => Mux25.IN3
B[7] => Mux24.IN3
B[8] => Mux23.IN3
B[9] => Mux22.IN3
B[10] => Mux21.IN3
B[11] => Mux20.IN3
B[12] => Mux19.IN3
B[13] => Mux18.IN3
B[14] => Mux17.IN3
B[15] => Mux16.IN3
B[16] => Mux15.IN3
B[17] => Mux14.IN3
B[18] => Mux13.IN3
B[19] => Mux12.IN3
B[20] => Mux11.IN3
B[21] => Mux10.IN3
B[22] => Mux9.IN3
B[23] => Mux8.IN3
B[24] => Mux7.IN3
B[25] => Mux6.IN3
B[26] => Mux5.IN3
B[27] => Mux4.IN3
B[28] => Mux3.IN3
B[29] => Mux2.IN3
B[30] => Mux1.IN3
B[31] => Mux0.IN3
C[0] => Mux31.IN4
C[1] => Mux30.IN4
C[2] => Mux29.IN4
C[3] => Mux28.IN4
C[4] => Mux27.IN4
C[5] => Mux26.IN4
C[6] => Mux25.IN4
C[7] => Mux24.IN4
C[8] => Mux23.IN4
C[9] => Mux22.IN4
C[10] => Mux21.IN4
C[11] => Mux20.IN4
C[12] => Mux19.IN4
C[13] => Mux18.IN4
C[14] => Mux17.IN4
C[15] => Mux16.IN4
C[16] => Mux15.IN4
C[17] => Mux14.IN4
C[18] => Mux13.IN4
C[19] => Mux12.IN4
C[20] => Mux11.IN4
C[21] => Mux10.IN4
C[22] => Mux9.IN4
C[23] => Mux8.IN4
C[24] => Mux7.IN4
C[25] => Mux6.IN4
C[26] => Mux5.IN4
C[27] => Mux4.IN4
C[28] => Mux3.IN4
C[29] => Mux2.IN4
C[30] => Mux1.IN4
C[31] => Mux0.IN4
D[0] => Mux31.IN5
D[1] => Mux30.IN5
D[2] => Mux29.IN5
D[3] => Mux28.IN5
D[4] => Mux27.IN5
D[5] => Mux26.IN5
D[6] => Mux25.IN5
D[7] => Mux24.IN5
D[8] => Mux23.IN5
D[9] => Mux22.IN5
D[10] => Mux21.IN5
D[11] => Mux20.IN5
D[12] => Mux19.IN5
D[13] => Mux18.IN5
D[14] => Mux17.IN5
D[15] => Mux16.IN5
D[16] => Mux15.IN5
D[17] => Mux14.IN5
D[18] => Mux13.IN5
D[19] => Mux12.IN5
D[20] => Mux11.IN5
D[21] => Mux10.IN5
D[22] => Mux9.IN5
D[23] => Mux8.IN5
D[24] => Mux7.IN5
D[25] => Mux6.IN5
D[26] => Mux5.IN5
D[27] => Mux4.IN5
D[28] => Mux3.IN5
D[29] => Mux2.IN5
D[30] => Mux1.IN5
D[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|PC:ifpc
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => PC_out[16]~reg0.CLK
clk => PC_out[17]~reg0.CLK
clk => PC_out[18]~reg0.CLK
clk => PC_out[19]~reg0.CLK
clk => PC_out[20]~reg0.CLK
clk => PC_out[21]~reg0.CLK
clk => PC_out[22]~reg0.CLK
clk => PC_out[23]~reg0.CLK
clk => PC_out[24]~reg0.CLK
clk => PC_out[25]~reg0.CLK
clk => PC_out[26]~reg0.CLK
clk => PC_out[27]~reg0.CLK
clk => PC_out[28]~reg0.CLK
clk => PC_out[29]~reg0.CLK
clk => PC_out[30]~reg0.CLK
clk => PC_out[31]~reg0.CLK
PC_in[0] => PC_out[0]~reg0.DATAIN
PC_in[1] => PC_out[1]~reg0.DATAIN
PC_in[2] => PC_out[2]~reg0.DATAIN
PC_in[3] => PC_out[3]~reg0.DATAIN
PC_in[4] => PC_out[4]~reg0.DATAIN
PC_in[5] => PC_out[5]~reg0.DATAIN
PC_in[6] => PC_out[6]~reg0.DATAIN
PC_in[7] => PC_out[7]~reg0.DATAIN
PC_in[8] => PC_out[8]~reg0.DATAIN
PC_in[9] => PC_out[9]~reg0.DATAIN
PC_in[10] => PC_out[10]~reg0.DATAIN
PC_in[11] => PC_out[11]~reg0.DATAIN
PC_in[12] => PC_out[12]~reg0.DATAIN
PC_in[13] => PC_out[13]~reg0.DATAIN
PC_in[14] => PC_out[14]~reg0.DATAIN
PC_in[15] => PC_out[15]~reg0.DATAIN
PC_in[16] => PC_out[16]~reg0.DATAIN
PC_in[17] => PC_out[17]~reg0.DATAIN
PC_in[18] => PC_out[18]~reg0.DATAIN
PC_in[19] => PC_out[19]~reg0.DATAIN
PC_in[20] => PC_out[20]~reg0.DATAIN
PC_in[21] => PC_out[21]~reg0.DATAIN
PC_in[22] => PC_out[22]~reg0.DATAIN
PC_in[23] => PC_out[23]~reg0.DATAIN
PC_in[24] => PC_out[24]~reg0.DATAIN
PC_in[25] => PC_out[25]~reg0.DATAIN
PC_in[26] => PC_out[26]~reg0.DATAIN
PC_in[27] => PC_out[27]~reg0.DATAIN
PC_in[28] => PC_out[28]~reg0.DATAIN
PC_in[29] => PC_out[29]~reg0.DATAIN
PC_in[30] => PC_out[30]~reg0.DATAIN
PC_in[31] => PC_out[31]~reg0.DATAIN
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|meminst:ifmem
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mipspipeline|meminst:ifmem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_egb1:auto_generated.address_a[0]
address_a[1] => altsyncram_egb1:auto_generated.address_a[1]
address_a[2] => altsyncram_egb1:auto_generated.address_a[2]
address_a[3] => altsyncram_egb1:auto_generated.address_a[3]
address_a[4] => altsyncram_egb1:auto_generated.address_a[4]
address_a[5] => altsyncram_egb1:auto_generated.address_a[5]
address_a[6] => altsyncram_egb1:auto_generated.address_a[6]
address_a[7] => altsyncram_egb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_egb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_egb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_egb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_egb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_egb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_egb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_egb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_egb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_egb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_egb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_egb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_egb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_egb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_egb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_egb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_egb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_egb1:auto_generated.q_a[15]
q_a[16] <= altsyncram_egb1:auto_generated.q_a[16]
q_a[17] <= altsyncram_egb1:auto_generated.q_a[17]
q_a[18] <= altsyncram_egb1:auto_generated.q_a[18]
q_a[19] <= altsyncram_egb1:auto_generated.q_a[19]
q_a[20] <= altsyncram_egb1:auto_generated.q_a[20]
q_a[21] <= altsyncram_egb1:auto_generated.q_a[21]
q_a[22] <= altsyncram_egb1:auto_generated.q_a[22]
q_a[23] <= altsyncram_egb1:auto_generated.q_a[23]
q_a[24] <= altsyncram_egb1:auto_generated.q_a[24]
q_a[25] <= altsyncram_egb1:auto_generated.q_a[25]
q_a[26] <= altsyncram_egb1:auto_generated.q_a[26]
q_a[27] <= altsyncram_egb1:auto_generated.q_a[27]
q_a[28] <= altsyncram_egb1:auto_generated.q_a[28]
q_a[29] <= altsyncram_egb1:auto_generated.q_a[29]
q_a[30] <= altsyncram_egb1:auto_generated.q_a[30]
q_a[31] <= altsyncram_egb1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mipspipeline|meminst:ifmem|altsyncram:altsyncram_component|altsyncram_egb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|mipspipeline|somador:ifsomador
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|regifid:ifid_pipeline
clk => instruction_out[0]~reg0.CLK
clk => instruction_out[1]~reg0.CLK
clk => instruction_out[2]~reg0.CLK
clk => instruction_out[3]~reg0.CLK
clk => instruction_out[4]~reg0.CLK
clk => instruction_out[5]~reg0.CLK
clk => instruction_out[6]~reg0.CLK
clk => instruction_out[7]~reg0.CLK
clk => instruction_out[8]~reg0.CLK
clk => instruction_out[9]~reg0.CLK
clk => instruction_out[10]~reg0.CLK
clk => instruction_out[11]~reg0.CLK
clk => instruction_out[12]~reg0.CLK
clk => instruction_out[13]~reg0.CLK
clk => instruction_out[14]~reg0.CLK
clk => instruction_out[15]~reg0.CLK
clk => instruction_out[16]~reg0.CLK
clk => instruction_out[17]~reg0.CLK
clk => instruction_out[18]~reg0.CLK
clk => instruction_out[19]~reg0.CLK
clk => instruction_out[20]~reg0.CLK
clk => instruction_out[21]~reg0.CLK
clk => instruction_out[22]~reg0.CLK
clk => instruction_out[23]~reg0.CLK
clk => instruction_out[24]~reg0.CLK
clk => instruction_out[25]~reg0.CLK
clk => instruction_out[26]~reg0.CLK
clk => instruction_out[27]~reg0.CLK
clk => instruction_out[28]~reg0.CLK
clk => instruction_out[29]~reg0.CLK
clk => instruction_out[30]~reg0.CLK
clk => instruction_out[31]~reg0.CLK
clk => pc4_out[0]~reg0.CLK
clk => pc4_out[1]~reg0.CLK
clk => pc4_out[2]~reg0.CLK
clk => pc4_out[3]~reg0.CLK
clk => pc4_out[4]~reg0.CLK
clk => pc4_out[5]~reg0.CLK
clk => pc4_out[6]~reg0.CLK
clk => pc4_out[7]~reg0.CLK
clk => pc4_out[8]~reg0.CLK
clk => pc4_out[9]~reg0.CLK
clk => pc4_out[10]~reg0.CLK
clk => pc4_out[11]~reg0.CLK
clk => pc4_out[12]~reg0.CLK
clk => pc4_out[13]~reg0.CLK
clk => pc4_out[14]~reg0.CLK
clk => pc4_out[15]~reg0.CLK
clk => pc4_out[16]~reg0.CLK
clk => pc4_out[17]~reg0.CLK
clk => pc4_out[18]~reg0.CLK
clk => pc4_out[19]~reg0.CLK
clk => pc4_out[20]~reg0.CLK
clk => pc4_out[21]~reg0.CLK
clk => pc4_out[22]~reg0.CLK
clk => pc4_out[23]~reg0.CLK
clk => pc4_out[24]~reg0.CLK
clk => pc4_out[25]~reg0.CLK
clk => pc4_out[26]~reg0.CLK
clk => pc4_out[27]~reg0.CLK
clk => pc4_out[28]~reg0.CLK
clk => pc4_out[29]~reg0.CLK
clk => pc4_out[30]~reg0.CLK
clk => pc4_out[31]~reg0.CLK
PC4_in[0] => pc4_out[0]~reg0.DATAIN
PC4_in[1] => pc4_out[1]~reg0.DATAIN
PC4_in[2] => pc4_out[2]~reg0.DATAIN
PC4_in[3] => pc4_out[3]~reg0.DATAIN
PC4_in[4] => pc4_out[4]~reg0.DATAIN
PC4_in[5] => pc4_out[5]~reg0.DATAIN
PC4_in[6] => pc4_out[6]~reg0.DATAIN
PC4_in[7] => pc4_out[7]~reg0.DATAIN
PC4_in[8] => pc4_out[8]~reg0.DATAIN
PC4_in[9] => pc4_out[9]~reg0.DATAIN
PC4_in[10] => pc4_out[10]~reg0.DATAIN
PC4_in[11] => pc4_out[11]~reg0.DATAIN
PC4_in[12] => pc4_out[12]~reg0.DATAIN
PC4_in[13] => pc4_out[13]~reg0.DATAIN
PC4_in[14] => pc4_out[14]~reg0.DATAIN
PC4_in[15] => pc4_out[15]~reg0.DATAIN
PC4_in[16] => pc4_out[16]~reg0.DATAIN
PC4_in[17] => pc4_out[17]~reg0.DATAIN
PC4_in[18] => pc4_out[18]~reg0.DATAIN
PC4_in[19] => pc4_out[19]~reg0.DATAIN
PC4_in[20] => pc4_out[20]~reg0.DATAIN
PC4_in[21] => pc4_out[21]~reg0.DATAIN
PC4_in[22] => pc4_out[22]~reg0.DATAIN
PC4_in[23] => pc4_out[23]~reg0.DATAIN
PC4_in[24] => pc4_out[24]~reg0.DATAIN
PC4_in[25] => pc4_out[25]~reg0.DATAIN
PC4_in[26] => pc4_out[26]~reg0.DATAIN
PC4_in[27] => pc4_out[27]~reg0.DATAIN
PC4_in[28] => pc4_out[28]~reg0.DATAIN
PC4_in[29] => pc4_out[29]~reg0.DATAIN
PC4_in[30] => pc4_out[30]~reg0.DATAIN
PC4_in[31] => pc4_out[31]~reg0.DATAIN
instruction_in[0] => instruction_out[0]~reg0.DATAIN
instruction_in[1] => instruction_out[1]~reg0.DATAIN
instruction_in[2] => instruction_out[2]~reg0.DATAIN
instruction_in[3] => instruction_out[3]~reg0.DATAIN
instruction_in[4] => instruction_out[4]~reg0.DATAIN
instruction_in[5] => instruction_out[5]~reg0.DATAIN
instruction_in[6] => instruction_out[6]~reg0.DATAIN
instruction_in[7] => instruction_out[7]~reg0.DATAIN
instruction_in[8] => instruction_out[8]~reg0.DATAIN
instruction_in[9] => instruction_out[9]~reg0.DATAIN
instruction_in[10] => instruction_out[10]~reg0.DATAIN
instruction_in[11] => instruction_out[11]~reg0.DATAIN
instruction_in[12] => instruction_out[12]~reg0.DATAIN
instruction_in[13] => instruction_out[13]~reg0.DATAIN
instruction_in[14] => instruction_out[14]~reg0.DATAIN
instruction_in[15] => instruction_out[15]~reg0.DATAIN
instruction_in[16] => instruction_out[16]~reg0.DATAIN
instruction_in[17] => instruction_out[17]~reg0.DATAIN
instruction_in[18] => instruction_out[18]~reg0.DATAIN
instruction_in[19] => instruction_out[19]~reg0.DATAIN
instruction_in[20] => instruction_out[20]~reg0.DATAIN
instruction_in[21] => instruction_out[21]~reg0.DATAIN
instruction_in[22] => instruction_out[22]~reg0.DATAIN
instruction_in[23] => instruction_out[23]~reg0.DATAIN
instruction_in[24] => instruction_out[24]~reg0.DATAIN
instruction_in[25] => instruction_out[25]~reg0.DATAIN
instruction_in[26] => instruction_out[26]~reg0.DATAIN
instruction_in[27] => instruction_out[27]~reg0.DATAIN
instruction_in[28] => instruction_out[28]~reg0.DATAIN
instruction_in[29] => instruction_out[29]~reg0.DATAIN
instruction_in[30] => instruction_out[30]~reg0.DATAIN
instruction_in[31] => instruction_out[31]~reg0.DATAIN
pc4_out[0] <= pc4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[1] <= pc4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[2] <= pc4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[3] <= pc4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[4] <= pc4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[5] <= pc4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[6] <= pc4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[7] <= pc4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[8] <= pc4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[9] <= pc4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[10] <= pc4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[11] <= pc4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[12] <= pc4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[13] <= pc4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[14] <= pc4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[15] <= pc4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[16] <= pc4_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[17] <= pc4_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[18] <= pc4_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[19] <= pc4_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[20] <= pc4_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[21] <= pc4_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[22] <= pc4_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[23] <= pc4_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[24] <= pc4_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[25] <= pc4_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[26] <= pc4_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[27] <= pc4_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[28] <= pc4_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[29] <= pc4_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[30] <= pc4_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc4_out[31] <= pc4_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[0] <= instruction_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[1] <= instruction_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[2] <= instruction_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[3] <= instruction_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[4] <= instruction_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[5] <= instruction_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[6] <= instruction_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[7] <= instruction_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[8] <= instruction_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[9] <= instruction_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[10] <= instruction_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[11] <= instruction_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[12] <= instruction_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[13] <= instruction_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[14] <= instruction_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[15] <= instruction_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[16] <= instruction_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[17] <= instruction_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[18] <= instruction_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[19] <= instruction_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[20] <= instruction_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[21] <= instruction_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[22] <= instruction_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[23] <= instruction_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[24] <= instruction_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[25] <= instruction_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[26] <= instruction_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[27] <= instruction_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[28] <= instruction_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[29] <= instruction_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[30] <= instruction_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_out[31] <= instruction_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|controle:idcontrole
opCode[0] => Mux7.IN69
opCode[0] => Mux8.IN69
opCode[0] => Mux9.IN69
opCode[0] => Mux10.IN69
opCode[0] => Mux11.IN69
opCode[0] => Mux12.IN69
opCode[0] => Mux13.IN69
opCode[0] => Mux14.IN69
opCode[0] => Mux15.IN69
opCode[0] => Mux16.IN69
opCode[0] => Mux17.IN69
opCode[0] => Mux18.IN69
opCode[0] => Mux19.IN69
opCode[0] => Mux20.IN69
opCode[0] => Mux21.IN69
opCode[0] => Mux22.IN69
opCode[0] => Mux23.IN69
opCode[1] => Mux7.IN68
opCode[1] => Mux8.IN68
opCode[1] => Mux9.IN68
opCode[1] => Mux10.IN68
opCode[1] => Mux11.IN68
opCode[1] => Mux12.IN68
opCode[1] => Mux13.IN68
opCode[1] => Mux14.IN68
opCode[1] => Mux15.IN68
opCode[1] => Mux16.IN68
opCode[1] => Mux17.IN68
opCode[1] => Mux18.IN68
opCode[1] => Mux19.IN68
opCode[1] => Mux20.IN68
opCode[1] => Mux21.IN68
opCode[1] => Mux22.IN68
opCode[1] => Mux23.IN68
opCode[2] => Mux7.IN67
opCode[2] => Mux8.IN67
opCode[2] => Mux9.IN67
opCode[2] => Mux10.IN67
opCode[2] => Mux11.IN67
opCode[2] => Mux12.IN67
opCode[2] => Mux13.IN67
opCode[2] => Mux14.IN67
opCode[2] => Mux15.IN67
opCode[2] => Mux16.IN67
opCode[2] => Mux17.IN67
opCode[2] => Mux18.IN67
opCode[2] => Mux19.IN67
opCode[2] => Mux20.IN67
opCode[2] => Mux21.IN67
opCode[2] => Mux22.IN67
opCode[2] => Mux23.IN67
opCode[3] => Mux7.IN66
opCode[3] => Mux8.IN66
opCode[3] => Mux9.IN66
opCode[3] => Mux10.IN66
opCode[3] => Mux11.IN66
opCode[3] => Mux12.IN66
opCode[3] => Mux13.IN66
opCode[3] => Mux14.IN66
opCode[3] => Mux15.IN66
opCode[3] => Mux16.IN66
opCode[3] => Mux17.IN66
opCode[3] => Mux18.IN66
opCode[3] => Mux19.IN66
opCode[3] => Mux20.IN66
opCode[3] => Mux21.IN66
opCode[3] => Mux22.IN66
opCode[3] => Mux23.IN66
opCode[4] => Mux7.IN65
opCode[4] => Mux8.IN65
opCode[4] => Mux9.IN65
opCode[4] => Mux10.IN65
opCode[4] => Mux11.IN65
opCode[4] => Mux12.IN65
opCode[4] => Mux13.IN65
opCode[4] => Mux14.IN65
opCode[4] => Mux15.IN65
opCode[4] => Mux16.IN65
opCode[4] => Mux17.IN65
opCode[4] => Mux18.IN65
opCode[4] => Mux19.IN65
opCode[4] => Mux20.IN65
opCode[4] => Mux21.IN65
opCode[4] => Mux22.IN65
opCode[4] => Mux23.IN65
opCode[5] => Mux7.IN64
opCode[5] => Mux8.IN64
opCode[5] => Mux9.IN64
opCode[5] => Mux10.IN64
opCode[5] => Mux11.IN64
opCode[5] => Mux12.IN64
opCode[5] => Mux13.IN64
opCode[5] => Mux14.IN64
opCode[5] => Mux15.IN64
opCode[5] => Mux16.IN64
opCode[5] => Mux17.IN64
opCode[5] => Mux18.IN64
opCode[5] => Mux19.IN64
opCode[5] => Mux20.IN64
opCode[5] => Mux21.IN64
opCode[5] => Mux22.IN64
opCode[5] => Mux23.IN64
Funct[0] => Mux0.IN69
Funct[0] => Mux1.IN69
Funct[0] => Mux3.IN36
Funct[0] => Mux4.IN69
Funct[0] => Mux5.IN69
Funct[1] => Mux0.IN68
Funct[1] => Mux1.IN68
Funct[1] => Mux2.IN36
Funct[1] => Mux3.IN35
Funct[1] => Mux4.IN68
Funct[1] => Mux5.IN68
Funct[1] => Mux6.IN36
Funct[2] => Mux0.IN67
Funct[2] => Mux1.IN67
Funct[2] => Mux2.IN35
Funct[2] => Mux3.IN34
Funct[2] => Mux4.IN67
Funct[2] => Mux5.IN67
Funct[2] => Mux6.IN35
Funct[3] => Mux0.IN66
Funct[3] => Mux1.IN66
Funct[3] => Mux2.IN34
Funct[3] => Mux4.IN66
Funct[3] => Mux5.IN66
Funct[3] => Mux6.IN34
Funct[4] => Mux0.IN65
Funct[4] => Mux1.IN65
Funct[4] => Mux2.IN33
Funct[4] => Mux3.IN33
Funct[4] => Mux4.IN65
Funct[4] => Mux5.IN65
Funct[4] => Mux6.IN33
Funct[5] => Mux0.IN64
Funct[5] => Mux1.IN64
Funct[5] => Mux2.IN32
Funct[5] => Mux3.IN32
Funct[5] => Mux4.IN64
Funct[5] => Mux5.IN64
Funct[5] => Mux6.IN32
WB[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
WB[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
WB[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
MEM[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
MEM[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
EXE[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
EXE[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
EXE[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
EXE[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
EXE[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
EXE[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
EXE[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
EXE[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
jumps <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
jr <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
beq <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
bne <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|breg:idbreg
clk => reg[31][0].CLK
clk => reg[31][1].CLK
clk => reg[31][2].CLK
clk => reg[31][3].CLK
clk => reg[31][4].CLK
clk => reg[31][5].CLK
clk => reg[31][6].CLK
clk => reg[31][7].CLK
clk => reg[31][8].CLK
clk => reg[31][9].CLK
clk => reg[31][10].CLK
clk => reg[31][11].CLK
clk => reg[31][12].CLK
clk => reg[31][13].CLK
clk => reg[31][14].CLK
clk => reg[31][15].CLK
clk => reg[31][16].CLK
clk => reg[31][17].CLK
clk => reg[31][18].CLK
clk => reg[31][19].CLK
clk => reg[31][20].CLK
clk => reg[31][21].CLK
clk => reg[31][22].CLK
clk => reg[31][23].CLK
clk => reg[31][24].CLK
clk => reg[31][25].CLK
clk => reg[31][26].CLK
clk => reg[31][27].CLK
clk => reg[31][28].CLK
clk => reg[31][29].CLK
clk => reg[31][30].CLK
clk => reg[31][31].CLK
clk => reg[30][0].CLK
clk => reg[30][1].CLK
clk => reg[30][2].CLK
clk => reg[30][3].CLK
clk => reg[30][4].CLK
clk => reg[30][5].CLK
clk => reg[30][6].CLK
clk => reg[30][7].CLK
clk => reg[30][8].CLK
clk => reg[30][9].CLK
clk => reg[30][10].CLK
clk => reg[30][11].CLK
clk => reg[30][12].CLK
clk => reg[30][13].CLK
clk => reg[30][14].CLK
clk => reg[30][15].CLK
clk => reg[30][16].CLK
clk => reg[30][17].CLK
clk => reg[30][18].CLK
clk => reg[30][19].CLK
clk => reg[30][20].CLK
clk => reg[30][21].CLK
clk => reg[30][22].CLK
clk => reg[30][23].CLK
clk => reg[30][24].CLK
clk => reg[30][25].CLK
clk => reg[30][26].CLK
clk => reg[30][27].CLK
clk => reg[30][28].CLK
clk => reg[30][29].CLK
clk => reg[30][30].CLK
clk => reg[30][31].CLK
clk => reg[29][0].CLK
clk => reg[29][1].CLK
clk => reg[29][2].CLK
clk => reg[29][3].CLK
clk => reg[29][4].CLK
clk => reg[29][5].CLK
clk => reg[29][6].CLK
clk => reg[29][7].CLK
clk => reg[29][8].CLK
clk => reg[29][9].CLK
clk => reg[29][10].CLK
clk => reg[29][11].CLK
clk => reg[29][12].CLK
clk => reg[29][13].CLK
clk => reg[29][14].CLK
clk => reg[29][15].CLK
clk => reg[29][16].CLK
clk => reg[29][17].CLK
clk => reg[29][18].CLK
clk => reg[29][19].CLK
clk => reg[29][20].CLK
clk => reg[29][21].CLK
clk => reg[29][22].CLK
clk => reg[29][23].CLK
clk => reg[29][24].CLK
clk => reg[29][25].CLK
clk => reg[29][26].CLK
clk => reg[29][27].CLK
clk => reg[29][28].CLK
clk => reg[29][29].CLK
clk => reg[29][30].CLK
clk => reg[29][31].CLK
clk => reg[28][0].CLK
clk => reg[28][1].CLK
clk => reg[28][2].CLK
clk => reg[28][3].CLK
clk => reg[28][4].CLK
clk => reg[28][5].CLK
clk => reg[28][6].CLK
clk => reg[28][7].CLK
clk => reg[28][8].CLK
clk => reg[28][9].CLK
clk => reg[28][10].CLK
clk => reg[28][11].CLK
clk => reg[28][12].CLK
clk => reg[28][13].CLK
clk => reg[28][14].CLK
clk => reg[28][15].CLK
clk => reg[28][16].CLK
clk => reg[28][17].CLK
clk => reg[28][18].CLK
clk => reg[28][19].CLK
clk => reg[28][20].CLK
clk => reg[28][21].CLK
clk => reg[28][22].CLK
clk => reg[28][23].CLK
clk => reg[28][24].CLK
clk => reg[28][25].CLK
clk => reg[28][26].CLK
clk => reg[28][27].CLK
clk => reg[28][28].CLK
clk => reg[28][29].CLK
clk => reg[28][30].CLK
clk => reg[28][31].CLK
clk => reg[27][0].CLK
clk => reg[27][1].CLK
clk => reg[27][2].CLK
clk => reg[27][3].CLK
clk => reg[27][4].CLK
clk => reg[27][5].CLK
clk => reg[27][6].CLK
clk => reg[27][7].CLK
clk => reg[27][8].CLK
clk => reg[27][9].CLK
clk => reg[27][10].CLK
clk => reg[27][11].CLK
clk => reg[27][12].CLK
clk => reg[27][13].CLK
clk => reg[27][14].CLK
clk => reg[27][15].CLK
clk => reg[27][16].CLK
clk => reg[27][17].CLK
clk => reg[27][18].CLK
clk => reg[27][19].CLK
clk => reg[27][20].CLK
clk => reg[27][21].CLK
clk => reg[27][22].CLK
clk => reg[27][23].CLK
clk => reg[27][24].CLK
clk => reg[27][25].CLK
clk => reg[27][26].CLK
clk => reg[27][27].CLK
clk => reg[27][28].CLK
clk => reg[27][29].CLK
clk => reg[27][30].CLK
clk => reg[27][31].CLK
clk => reg[26][0].CLK
clk => reg[26][1].CLK
clk => reg[26][2].CLK
clk => reg[26][3].CLK
clk => reg[26][4].CLK
clk => reg[26][5].CLK
clk => reg[26][6].CLK
clk => reg[26][7].CLK
clk => reg[26][8].CLK
clk => reg[26][9].CLK
clk => reg[26][10].CLK
clk => reg[26][11].CLK
clk => reg[26][12].CLK
clk => reg[26][13].CLK
clk => reg[26][14].CLK
clk => reg[26][15].CLK
clk => reg[26][16].CLK
clk => reg[26][17].CLK
clk => reg[26][18].CLK
clk => reg[26][19].CLK
clk => reg[26][20].CLK
clk => reg[26][21].CLK
clk => reg[26][22].CLK
clk => reg[26][23].CLK
clk => reg[26][24].CLK
clk => reg[26][25].CLK
clk => reg[26][26].CLK
clk => reg[26][27].CLK
clk => reg[26][28].CLK
clk => reg[26][29].CLK
clk => reg[26][30].CLK
clk => reg[26][31].CLK
clk => reg[25][0].CLK
clk => reg[25][1].CLK
clk => reg[25][2].CLK
clk => reg[25][3].CLK
clk => reg[25][4].CLK
clk => reg[25][5].CLK
clk => reg[25][6].CLK
clk => reg[25][7].CLK
clk => reg[25][8].CLK
clk => reg[25][9].CLK
clk => reg[25][10].CLK
clk => reg[25][11].CLK
clk => reg[25][12].CLK
clk => reg[25][13].CLK
clk => reg[25][14].CLK
clk => reg[25][15].CLK
clk => reg[25][16].CLK
clk => reg[25][17].CLK
clk => reg[25][18].CLK
clk => reg[25][19].CLK
clk => reg[25][20].CLK
clk => reg[25][21].CLK
clk => reg[25][22].CLK
clk => reg[25][23].CLK
clk => reg[25][24].CLK
clk => reg[25][25].CLK
clk => reg[25][26].CLK
clk => reg[25][27].CLK
clk => reg[25][28].CLK
clk => reg[25][29].CLK
clk => reg[25][30].CLK
clk => reg[25][31].CLK
clk => reg[24][0].CLK
clk => reg[24][1].CLK
clk => reg[24][2].CLK
clk => reg[24][3].CLK
clk => reg[24][4].CLK
clk => reg[24][5].CLK
clk => reg[24][6].CLK
clk => reg[24][7].CLK
clk => reg[24][8].CLK
clk => reg[24][9].CLK
clk => reg[24][10].CLK
clk => reg[24][11].CLK
clk => reg[24][12].CLK
clk => reg[24][13].CLK
clk => reg[24][14].CLK
clk => reg[24][15].CLK
clk => reg[24][16].CLK
clk => reg[24][17].CLK
clk => reg[24][18].CLK
clk => reg[24][19].CLK
clk => reg[24][20].CLK
clk => reg[24][21].CLK
clk => reg[24][22].CLK
clk => reg[24][23].CLK
clk => reg[24][24].CLK
clk => reg[24][25].CLK
clk => reg[24][26].CLK
clk => reg[24][27].CLK
clk => reg[24][28].CLK
clk => reg[24][29].CLK
clk => reg[24][30].CLK
clk => reg[24][31].CLK
clk => reg[23][0].CLK
clk => reg[23][1].CLK
clk => reg[23][2].CLK
clk => reg[23][3].CLK
clk => reg[23][4].CLK
clk => reg[23][5].CLK
clk => reg[23][6].CLK
clk => reg[23][7].CLK
clk => reg[23][8].CLK
clk => reg[23][9].CLK
clk => reg[23][10].CLK
clk => reg[23][11].CLK
clk => reg[23][12].CLK
clk => reg[23][13].CLK
clk => reg[23][14].CLK
clk => reg[23][15].CLK
clk => reg[23][16].CLK
clk => reg[23][17].CLK
clk => reg[23][18].CLK
clk => reg[23][19].CLK
clk => reg[23][20].CLK
clk => reg[23][21].CLK
clk => reg[23][22].CLK
clk => reg[23][23].CLK
clk => reg[23][24].CLK
clk => reg[23][25].CLK
clk => reg[23][26].CLK
clk => reg[23][27].CLK
clk => reg[23][28].CLK
clk => reg[23][29].CLK
clk => reg[23][30].CLK
clk => reg[23][31].CLK
clk => reg[22][0].CLK
clk => reg[22][1].CLK
clk => reg[22][2].CLK
clk => reg[22][3].CLK
clk => reg[22][4].CLK
clk => reg[22][5].CLK
clk => reg[22][6].CLK
clk => reg[22][7].CLK
clk => reg[22][8].CLK
clk => reg[22][9].CLK
clk => reg[22][10].CLK
clk => reg[22][11].CLK
clk => reg[22][12].CLK
clk => reg[22][13].CLK
clk => reg[22][14].CLK
clk => reg[22][15].CLK
clk => reg[22][16].CLK
clk => reg[22][17].CLK
clk => reg[22][18].CLK
clk => reg[22][19].CLK
clk => reg[22][20].CLK
clk => reg[22][21].CLK
clk => reg[22][22].CLK
clk => reg[22][23].CLK
clk => reg[22][24].CLK
clk => reg[22][25].CLK
clk => reg[22][26].CLK
clk => reg[22][27].CLK
clk => reg[22][28].CLK
clk => reg[22][29].CLK
clk => reg[22][30].CLK
clk => reg[22][31].CLK
clk => reg[21][0].CLK
clk => reg[21][1].CLK
clk => reg[21][2].CLK
clk => reg[21][3].CLK
clk => reg[21][4].CLK
clk => reg[21][5].CLK
clk => reg[21][6].CLK
clk => reg[21][7].CLK
clk => reg[21][8].CLK
clk => reg[21][9].CLK
clk => reg[21][10].CLK
clk => reg[21][11].CLK
clk => reg[21][12].CLK
clk => reg[21][13].CLK
clk => reg[21][14].CLK
clk => reg[21][15].CLK
clk => reg[21][16].CLK
clk => reg[21][17].CLK
clk => reg[21][18].CLK
clk => reg[21][19].CLK
clk => reg[21][20].CLK
clk => reg[21][21].CLK
clk => reg[21][22].CLK
clk => reg[21][23].CLK
clk => reg[21][24].CLK
clk => reg[21][25].CLK
clk => reg[21][26].CLK
clk => reg[21][27].CLK
clk => reg[21][28].CLK
clk => reg[21][29].CLK
clk => reg[21][30].CLK
clk => reg[21][31].CLK
clk => reg[20][0].CLK
clk => reg[20][1].CLK
clk => reg[20][2].CLK
clk => reg[20][3].CLK
clk => reg[20][4].CLK
clk => reg[20][5].CLK
clk => reg[20][6].CLK
clk => reg[20][7].CLK
clk => reg[20][8].CLK
clk => reg[20][9].CLK
clk => reg[20][10].CLK
clk => reg[20][11].CLK
clk => reg[20][12].CLK
clk => reg[20][13].CLK
clk => reg[20][14].CLK
clk => reg[20][15].CLK
clk => reg[20][16].CLK
clk => reg[20][17].CLK
clk => reg[20][18].CLK
clk => reg[20][19].CLK
clk => reg[20][20].CLK
clk => reg[20][21].CLK
clk => reg[20][22].CLK
clk => reg[20][23].CLK
clk => reg[20][24].CLK
clk => reg[20][25].CLK
clk => reg[20][26].CLK
clk => reg[20][27].CLK
clk => reg[20][28].CLK
clk => reg[20][29].CLK
clk => reg[20][30].CLK
clk => reg[20][31].CLK
clk => reg[19][0].CLK
clk => reg[19][1].CLK
clk => reg[19][2].CLK
clk => reg[19][3].CLK
clk => reg[19][4].CLK
clk => reg[19][5].CLK
clk => reg[19][6].CLK
clk => reg[19][7].CLK
clk => reg[19][8].CLK
clk => reg[19][9].CLK
clk => reg[19][10].CLK
clk => reg[19][11].CLK
clk => reg[19][12].CLK
clk => reg[19][13].CLK
clk => reg[19][14].CLK
clk => reg[19][15].CLK
clk => reg[19][16].CLK
clk => reg[19][17].CLK
clk => reg[19][18].CLK
clk => reg[19][19].CLK
clk => reg[19][20].CLK
clk => reg[19][21].CLK
clk => reg[19][22].CLK
clk => reg[19][23].CLK
clk => reg[19][24].CLK
clk => reg[19][25].CLK
clk => reg[19][26].CLK
clk => reg[19][27].CLK
clk => reg[19][28].CLK
clk => reg[19][29].CLK
clk => reg[19][30].CLK
clk => reg[19][31].CLK
clk => reg[18][0].CLK
clk => reg[18][1].CLK
clk => reg[18][2].CLK
clk => reg[18][3].CLK
clk => reg[18][4].CLK
clk => reg[18][5].CLK
clk => reg[18][6].CLK
clk => reg[18][7].CLK
clk => reg[18][8].CLK
clk => reg[18][9].CLK
clk => reg[18][10].CLK
clk => reg[18][11].CLK
clk => reg[18][12].CLK
clk => reg[18][13].CLK
clk => reg[18][14].CLK
clk => reg[18][15].CLK
clk => reg[18][16].CLK
clk => reg[18][17].CLK
clk => reg[18][18].CLK
clk => reg[18][19].CLK
clk => reg[18][20].CLK
clk => reg[18][21].CLK
clk => reg[18][22].CLK
clk => reg[18][23].CLK
clk => reg[18][24].CLK
clk => reg[18][25].CLK
clk => reg[18][26].CLK
clk => reg[18][27].CLK
clk => reg[18][28].CLK
clk => reg[18][29].CLK
clk => reg[18][30].CLK
clk => reg[18][31].CLK
clk => reg[17][0].CLK
clk => reg[17][1].CLK
clk => reg[17][2].CLK
clk => reg[17][3].CLK
clk => reg[17][4].CLK
clk => reg[17][5].CLK
clk => reg[17][6].CLK
clk => reg[17][7].CLK
clk => reg[17][8].CLK
clk => reg[17][9].CLK
clk => reg[17][10].CLK
clk => reg[17][11].CLK
clk => reg[17][12].CLK
clk => reg[17][13].CLK
clk => reg[17][14].CLK
clk => reg[17][15].CLK
clk => reg[17][16].CLK
clk => reg[17][17].CLK
clk => reg[17][18].CLK
clk => reg[17][19].CLK
clk => reg[17][20].CLK
clk => reg[17][21].CLK
clk => reg[17][22].CLK
clk => reg[17][23].CLK
clk => reg[17][24].CLK
clk => reg[17][25].CLK
clk => reg[17][26].CLK
clk => reg[17][27].CLK
clk => reg[17][28].CLK
clk => reg[17][29].CLK
clk => reg[17][30].CLK
clk => reg[17][31].CLK
clk => reg[16][0].CLK
clk => reg[16][1].CLK
clk => reg[16][2].CLK
clk => reg[16][3].CLK
clk => reg[16][4].CLK
clk => reg[16][5].CLK
clk => reg[16][6].CLK
clk => reg[16][7].CLK
clk => reg[16][8].CLK
clk => reg[16][9].CLK
clk => reg[16][10].CLK
clk => reg[16][11].CLK
clk => reg[16][12].CLK
clk => reg[16][13].CLK
clk => reg[16][14].CLK
clk => reg[16][15].CLK
clk => reg[16][16].CLK
clk => reg[16][17].CLK
clk => reg[16][18].CLK
clk => reg[16][19].CLK
clk => reg[16][20].CLK
clk => reg[16][21].CLK
clk => reg[16][22].CLK
clk => reg[16][23].CLK
clk => reg[16][24].CLK
clk => reg[16][25].CLK
clk => reg[16][26].CLK
clk => reg[16][27].CLK
clk => reg[16][28].CLK
clk => reg[16][29].CLK
clk => reg[16][30].CLK
clk => reg[16][31].CLK
clk => reg[15][0].CLK
clk => reg[15][1].CLK
clk => reg[15][2].CLK
clk => reg[15][3].CLK
clk => reg[15][4].CLK
clk => reg[15][5].CLK
clk => reg[15][6].CLK
clk => reg[15][7].CLK
clk => reg[15][8].CLK
clk => reg[15][9].CLK
clk => reg[15][10].CLK
clk => reg[15][11].CLK
clk => reg[15][12].CLK
clk => reg[15][13].CLK
clk => reg[15][14].CLK
clk => reg[15][15].CLK
clk => reg[15][16].CLK
clk => reg[15][17].CLK
clk => reg[15][18].CLK
clk => reg[15][19].CLK
clk => reg[15][20].CLK
clk => reg[15][21].CLK
clk => reg[15][22].CLK
clk => reg[15][23].CLK
clk => reg[15][24].CLK
clk => reg[15][25].CLK
clk => reg[15][26].CLK
clk => reg[15][27].CLK
clk => reg[15][28].CLK
clk => reg[15][29].CLK
clk => reg[15][30].CLK
clk => reg[15][31].CLK
clk => reg[14][0].CLK
clk => reg[14][1].CLK
clk => reg[14][2].CLK
clk => reg[14][3].CLK
clk => reg[14][4].CLK
clk => reg[14][5].CLK
clk => reg[14][6].CLK
clk => reg[14][7].CLK
clk => reg[14][8].CLK
clk => reg[14][9].CLK
clk => reg[14][10].CLK
clk => reg[14][11].CLK
clk => reg[14][12].CLK
clk => reg[14][13].CLK
clk => reg[14][14].CLK
clk => reg[14][15].CLK
clk => reg[14][16].CLK
clk => reg[14][17].CLK
clk => reg[14][18].CLK
clk => reg[14][19].CLK
clk => reg[14][20].CLK
clk => reg[14][21].CLK
clk => reg[14][22].CLK
clk => reg[14][23].CLK
clk => reg[14][24].CLK
clk => reg[14][25].CLK
clk => reg[14][26].CLK
clk => reg[14][27].CLK
clk => reg[14][28].CLK
clk => reg[14][29].CLK
clk => reg[14][30].CLK
clk => reg[14][31].CLK
clk => reg[13][0].CLK
clk => reg[13][1].CLK
clk => reg[13][2].CLK
clk => reg[13][3].CLK
clk => reg[13][4].CLK
clk => reg[13][5].CLK
clk => reg[13][6].CLK
clk => reg[13][7].CLK
clk => reg[13][8].CLK
clk => reg[13][9].CLK
clk => reg[13][10].CLK
clk => reg[13][11].CLK
clk => reg[13][12].CLK
clk => reg[13][13].CLK
clk => reg[13][14].CLK
clk => reg[13][15].CLK
clk => reg[13][16].CLK
clk => reg[13][17].CLK
clk => reg[13][18].CLK
clk => reg[13][19].CLK
clk => reg[13][20].CLK
clk => reg[13][21].CLK
clk => reg[13][22].CLK
clk => reg[13][23].CLK
clk => reg[13][24].CLK
clk => reg[13][25].CLK
clk => reg[13][26].CLK
clk => reg[13][27].CLK
clk => reg[13][28].CLK
clk => reg[13][29].CLK
clk => reg[13][30].CLK
clk => reg[13][31].CLK
clk => reg[12][0].CLK
clk => reg[12][1].CLK
clk => reg[12][2].CLK
clk => reg[12][3].CLK
clk => reg[12][4].CLK
clk => reg[12][5].CLK
clk => reg[12][6].CLK
clk => reg[12][7].CLK
clk => reg[12][8].CLK
clk => reg[12][9].CLK
clk => reg[12][10].CLK
clk => reg[12][11].CLK
clk => reg[12][12].CLK
clk => reg[12][13].CLK
clk => reg[12][14].CLK
clk => reg[12][15].CLK
clk => reg[12][16].CLK
clk => reg[12][17].CLK
clk => reg[12][18].CLK
clk => reg[12][19].CLK
clk => reg[12][20].CLK
clk => reg[12][21].CLK
clk => reg[12][22].CLK
clk => reg[12][23].CLK
clk => reg[12][24].CLK
clk => reg[12][25].CLK
clk => reg[12][26].CLK
clk => reg[12][27].CLK
clk => reg[12][28].CLK
clk => reg[12][29].CLK
clk => reg[12][30].CLK
clk => reg[12][31].CLK
clk => reg[11][0].CLK
clk => reg[11][1].CLK
clk => reg[11][2].CLK
clk => reg[11][3].CLK
clk => reg[11][4].CLK
clk => reg[11][5].CLK
clk => reg[11][6].CLK
clk => reg[11][7].CLK
clk => reg[11][8].CLK
clk => reg[11][9].CLK
clk => reg[11][10].CLK
clk => reg[11][11].CLK
clk => reg[11][12].CLK
clk => reg[11][13].CLK
clk => reg[11][14].CLK
clk => reg[11][15].CLK
clk => reg[11][16].CLK
clk => reg[11][17].CLK
clk => reg[11][18].CLK
clk => reg[11][19].CLK
clk => reg[11][20].CLK
clk => reg[11][21].CLK
clk => reg[11][22].CLK
clk => reg[11][23].CLK
clk => reg[11][24].CLK
clk => reg[11][25].CLK
clk => reg[11][26].CLK
clk => reg[11][27].CLK
clk => reg[11][28].CLK
clk => reg[11][29].CLK
clk => reg[11][30].CLK
clk => reg[11][31].CLK
clk => reg[10][0].CLK
clk => reg[10][1].CLK
clk => reg[10][2].CLK
clk => reg[10][3].CLK
clk => reg[10][4].CLK
clk => reg[10][5].CLK
clk => reg[10][6].CLK
clk => reg[10][7].CLK
clk => reg[10][8].CLK
clk => reg[10][9].CLK
clk => reg[10][10].CLK
clk => reg[10][11].CLK
clk => reg[10][12].CLK
clk => reg[10][13].CLK
clk => reg[10][14].CLK
clk => reg[10][15].CLK
clk => reg[10][16].CLK
clk => reg[10][17].CLK
clk => reg[10][18].CLK
clk => reg[10][19].CLK
clk => reg[10][20].CLK
clk => reg[10][21].CLK
clk => reg[10][22].CLK
clk => reg[10][23].CLK
clk => reg[10][24].CLK
clk => reg[10][25].CLK
clk => reg[10][26].CLK
clk => reg[10][27].CLK
clk => reg[10][28].CLK
clk => reg[10][29].CLK
clk => reg[10][30].CLK
clk => reg[10][31].CLK
clk => reg[9][0].CLK
clk => reg[9][1].CLK
clk => reg[9][2].CLK
clk => reg[9][3].CLK
clk => reg[9][4].CLK
clk => reg[9][5].CLK
clk => reg[9][6].CLK
clk => reg[9][7].CLK
clk => reg[9][8].CLK
clk => reg[9][9].CLK
clk => reg[9][10].CLK
clk => reg[9][11].CLK
clk => reg[9][12].CLK
clk => reg[9][13].CLK
clk => reg[9][14].CLK
clk => reg[9][15].CLK
clk => reg[9][16].CLK
clk => reg[9][17].CLK
clk => reg[9][18].CLK
clk => reg[9][19].CLK
clk => reg[9][20].CLK
clk => reg[9][21].CLK
clk => reg[9][22].CLK
clk => reg[9][23].CLK
clk => reg[9][24].CLK
clk => reg[9][25].CLK
clk => reg[9][26].CLK
clk => reg[9][27].CLK
clk => reg[9][28].CLK
clk => reg[9][29].CLK
clk => reg[9][30].CLK
clk => reg[9][31].CLK
clk => reg[8][0].CLK
clk => reg[8][1].CLK
clk => reg[8][2].CLK
clk => reg[8][3].CLK
clk => reg[8][4].CLK
clk => reg[8][5].CLK
clk => reg[8][6].CLK
clk => reg[8][7].CLK
clk => reg[8][8].CLK
clk => reg[8][9].CLK
clk => reg[8][10].CLK
clk => reg[8][11].CLK
clk => reg[8][12].CLK
clk => reg[8][13].CLK
clk => reg[8][14].CLK
clk => reg[8][15].CLK
clk => reg[8][16].CLK
clk => reg[8][17].CLK
clk => reg[8][18].CLK
clk => reg[8][19].CLK
clk => reg[8][20].CLK
clk => reg[8][21].CLK
clk => reg[8][22].CLK
clk => reg[8][23].CLK
clk => reg[8][24].CLK
clk => reg[8][25].CLK
clk => reg[8][26].CLK
clk => reg[8][27].CLK
clk => reg[8][28].CLK
clk => reg[8][29].CLK
clk => reg[8][30].CLK
clk => reg[8][31].CLK
clk => reg[7][0].CLK
clk => reg[7][1].CLK
clk => reg[7][2].CLK
clk => reg[7][3].CLK
clk => reg[7][4].CLK
clk => reg[7][5].CLK
clk => reg[7][6].CLK
clk => reg[7][7].CLK
clk => reg[7][8].CLK
clk => reg[7][9].CLK
clk => reg[7][10].CLK
clk => reg[7][11].CLK
clk => reg[7][12].CLK
clk => reg[7][13].CLK
clk => reg[7][14].CLK
clk => reg[7][15].CLK
clk => reg[7][16].CLK
clk => reg[7][17].CLK
clk => reg[7][18].CLK
clk => reg[7][19].CLK
clk => reg[7][20].CLK
clk => reg[7][21].CLK
clk => reg[7][22].CLK
clk => reg[7][23].CLK
clk => reg[7][24].CLK
clk => reg[7][25].CLK
clk => reg[7][26].CLK
clk => reg[7][27].CLK
clk => reg[7][28].CLK
clk => reg[7][29].CLK
clk => reg[7][30].CLK
clk => reg[7][31].CLK
clk => reg[6][0].CLK
clk => reg[6][1].CLK
clk => reg[6][2].CLK
clk => reg[6][3].CLK
clk => reg[6][4].CLK
clk => reg[6][5].CLK
clk => reg[6][6].CLK
clk => reg[6][7].CLK
clk => reg[6][8].CLK
clk => reg[6][9].CLK
clk => reg[6][10].CLK
clk => reg[6][11].CLK
clk => reg[6][12].CLK
clk => reg[6][13].CLK
clk => reg[6][14].CLK
clk => reg[6][15].CLK
clk => reg[6][16].CLK
clk => reg[6][17].CLK
clk => reg[6][18].CLK
clk => reg[6][19].CLK
clk => reg[6][20].CLK
clk => reg[6][21].CLK
clk => reg[6][22].CLK
clk => reg[6][23].CLK
clk => reg[6][24].CLK
clk => reg[6][25].CLK
clk => reg[6][26].CLK
clk => reg[6][27].CLK
clk => reg[6][28].CLK
clk => reg[6][29].CLK
clk => reg[6][30].CLK
clk => reg[6][31].CLK
clk => reg[5][0].CLK
clk => reg[5][1].CLK
clk => reg[5][2].CLK
clk => reg[5][3].CLK
clk => reg[5][4].CLK
clk => reg[5][5].CLK
clk => reg[5][6].CLK
clk => reg[5][7].CLK
clk => reg[5][8].CLK
clk => reg[5][9].CLK
clk => reg[5][10].CLK
clk => reg[5][11].CLK
clk => reg[5][12].CLK
clk => reg[5][13].CLK
clk => reg[5][14].CLK
clk => reg[5][15].CLK
clk => reg[5][16].CLK
clk => reg[5][17].CLK
clk => reg[5][18].CLK
clk => reg[5][19].CLK
clk => reg[5][20].CLK
clk => reg[5][21].CLK
clk => reg[5][22].CLK
clk => reg[5][23].CLK
clk => reg[5][24].CLK
clk => reg[5][25].CLK
clk => reg[5][26].CLK
clk => reg[5][27].CLK
clk => reg[5][28].CLK
clk => reg[5][29].CLK
clk => reg[5][30].CLK
clk => reg[5][31].CLK
clk => reg[4][0].CLK
clk => reg[4][1].CLK
clk => reg[4][2].CLK
clk => reg[4][3].CLK
clk => reg[4][4].CLK
clk => reg[4][5].CLK
clk => reg[4][6].CLK
clk => reg[4][7].CLK
clk => reg[4][8].CLK
clk => reg[4][9].CLK
clk => reg[4][10].CLK
clk => reg[4][11].CLK
clk => reg[4][12].CLK
clk => reg[4][13].CLK
clk => reg[4][14].CLK
clk => reg[4][15].CLK
clk => reg[4][16].CLK
clk => reg[4][17].CLK
clk => reg[4][18].CLK
clk => reg[4][19].CLK
clk => reg[4][20].CLK
clk => reg[4][21].CLK
clk => reg[4][22].CLK
clk => reg[4][23].CLK
clk => reg[4][24].CLK
clk => reg[4][25].CLK
clk => reg[4][26].CLK
clk => reg[4][27].CLK
clk => reg[4][28].CLK
clk => reg[4][29].CLK
clk => reg[4][30].CLK
clk => reg[4][31].CLK
clk => reg[3][0].CLK
clk => reg[3][1].CLK
clk => reg[3][2].CLK
clk => reg[3][3].CLK
clk => reg[3][4].CLK
clk => reg[3][5].CLK
clk => reg[3][6].CLK
clk => reg[3][7].CLK
clk => reg[3][8].CLK
clk => reg[3][9].CLK
clk => reg[3][10].CLK
clk => reg[3][11].CLK
clk => reg[3][12].CLK
clk => reg[3][13].CLK
clk => reg[3][14].CLK
clk => reg[3][15].CLK
clk => reg[3][16].CLK
clk => reg[3][17].CLK
clk => reg[3][18].CLK
clk => reg[3][19].CLK
clk => reg[3][20].CLK
clk => reg[3][21].CLK
clk => reg[3][22].CLK
clk => reg[3][23].CLK
clk => reg[3][24].CLK
clk => reg[3][25].CLK
clk => reg[3][26].CLK
clk => reg[3][27].CLK
clk => reg[3][28].CLK
clk => reg[3][29].CLK
clk => reg[3][30].CLK
clk => reg[3][31].CLK
clk => reg[2][0].CLK
clk => reg[2][1].CLK
clk => reg[2][2].CLK
clk => reg[2][3].CLK
clk => reg[2][4].CLK
clk => reg[2][5].CLK
clk => reg[2][6].CLK
clk => reg[2][7].CLK
clk => reg[2][8].CLK
clk => reg[2][9].CLK
clk => reg[2][10].CLK
clk => reg[2][11].CLK
clk => reg[2][12].CLK
clk => reg[2][13].CLK
clk => reg[2][14].CLK
clk => reg[2][15].CLK
clk => reg[2][16].CLK
clk => reg[2][17].CLK
clk => reg[2][18].CLK
clk => reg[2][19].CLK
clk => reg[2][20].CLK
clk => reg[2][21].CLK
clk => reg[2][22].CLK
clk => reg[2][23].CLK
clk => reg[2][24].CLK
clk => reg[2][25].CLK
clk => reg[2][26].CLK
clk => reg[2][27].CLK
clk => reg[2][28].CLK
clk => reg[2][29].CLK
clk => reg[2][30].CLK
clk => reg[2][31].CLK
clk => reg[1][0].CLK
clk => reg[1][1].CLK
clk => reg[1][2].CLK
clk => reg[1][3].CLK
clk => reg[1][4].CLK
clk => reg[1][5].CLK
clk => reg[1][6].CLK
clk => reg[1][7].CLK
clk => reg[1][8].CLK
clk => reg[1][9].CLK
clk => reg[1][10].CLK
clk => reg[1][11].CLK
clk => reg[1][12].CLK
clk => reg[1][13].CLK
clk => reg[1][14].CLK
clk => reg[1][15].CLK
clk => reg[1][16].CLK
clk => reg[1][17].CLK
clk => reg[1][18].CLK
clk => reg[1][19].CLK
clk => reg[1][20].CLK
clk => reg[1][21].CLK
clk => reg[1][22].CLK
clk => reg[1][23].CLK
clk => reg[1][24].CLK
clk => reg[1][25].CLK
clk => reg[1][26].CLK
clk => reg[1][27].CLK
clk => reg[1][28].CLK
clk => reg[1][29].CLK
clk => reg[1][30].CLK
clk => reg[1][31].CLK
wren => reg[31][9].ENA
wren => reg[31][8].ENA
wren => reg[31][7].ENA
wren => reg[31][6].ENA
wren => reg[31][5].ENA
wren => reg[31][4].ENA
wren => reg[31][3].ENA
wren => reg[31][2].ENA
wren => reg[31][1].ENA
wren => reg[31][0].ENA
wren => reg[31][10].ENA
wren => reg[31][11].ENA
wren => reg[31][12].ENA
wren => reg[31][13].ENA
wren => reg[31][14].ENA
wren => reg[31][15].ENA
wren => reg[31][16].ENA
wren => reg[31][17].ENA
wren => reg[31][18].ENA
wren => reg[31][19].ENA
wren => reg[31][20].ENA
wren => reg[31][21].ENA
wren => reg[31][22].ENA
wren => reg[31][23].ENA
wren => reg[31][24].ENA
wren => reg[31][25].ENA
wren => reg[31][26].ENA
wren => reg[31][27].ENA
wren => reg[31][28].ENA
wren => reg[31][29].ENA
wren => reg[31][30].ENA
wren => reg[31][31].ENA
wren => reg[30][0].ENA
wren => reg[30][1].ENA
wren => reg[30][2].ENA
wren => reg[30][3].ENA
wren => reg[30][4].ENA
wren => reg[30][5].ENA
wren => reg[30][6].ENA
wren => reg[30][7].ENA
wren => reg[30][8].ENA
wren => reg[30][9].ENA
wren => reg[30][10].ENA
wren => reg[30][11].ENA
wren => reg[30][12].ENA
wren => reg[30][13].ENA
wren => reg[30][14].ENA
wren => reg[30][15].ENA
wren => reg[30][16].ENA
wren => reg[30][17].ENA
wren => reg[30][18].ENA
wren => reg[30][19].ENA
wren => reg[30][20].ENA
wren => reg[30][21].ENA
wren => reg[30][22].ENA
wren => reg[30][23].ENA
wren => reg[30][24].ENA
wren => reg[30][25].ENA
wren => reg[30][26].ENA
wren => reg[30][27].ENA
wren => reg[30][28].ENA
wren => reg[30][29].ENA
wren => reg[30][30].ENA
wren => reg[30][31].ENA
wren => reg[29][0].ENA
wren => reg[29][1].ENA
wren => reg[29][2].ENA
wren => reg[29][3].ENA
wren => reg[29][4].ENA
wren => reg[29][5].ENA
wren => reg[29][6].ENA
wren => reg[29][7].ENA
wren => reg[29][8].ENA
wren => reg[29][9].ENA
wren => reg[29][10].ENA
wren => reg[29][11].ENA
wren => reg[29][12].ENA
wren => reg[29][13].ENA
wren => reg[29][14].ENA
wren => reg[29][15].ENA
wren => reg[29][16].ENA
wren => reg[29][17].ENA
wren => reg[29][18].ENA
wren => reg[29][19].ENA
wren => reg[29][20].ENA
wren => reg[29][21].ENA
wren => reg[29][22].ENA
wren => reg[29][23].ENA
wren => reg[29][24].ENA
wren => reg[29][25].ENA
wren => reg[29][26].ENA
wren => reg[29][27].ENA
wren => reg[29][28].ENA
wren => reg[29][29].ENA
wren => reg[29][30].ENA
wren => reg[29][31].ENA
wren => reg[28][0].ENA
wren => reg[28][1].ENA
wren => reg[28][2].ENA
wren => reg[28][3].ENA
wren => reg[28][4].ENA
wren => reg[28][5].ENA
wren => reg[28][6].ENA
wren => reg[28][7].ENA
wren => reg[28][8].ENA
wren => reg[28][9].ENA
wren => reg[28][10].ENA
wren => reg[28][11].ENA
wren => reg[28][12].ENA
wren => reg[28][13].ENA
wren => reg[28][14].ENA
wren => reg[28][15].ENA
wren => reg[28][16].ENA
wren => reg[28][17].ENA
wren => reg[28][18].ENA
wren => reg[28][19].ENA
wren => reg[28][20].ENA
wren => reg[28][21].ENA
wren => reg[28][22].ENA
wren => reg[28][23].ENA
wren => reg[28][24].ENA
wren => reg[28][25].ENA
wren => reg[28][26].ENA
wren => reg[28][27].ENA
wren => reg[28][28].ENA
wren => reg[28][29].ENA
wren => reg[28][30].ENA
wren => reg[28][31].ENA
wren => reg[27][0].ENA
wren => reg[27][1].ENA
wren => reg[27][2].ENA
wren => reg[27][3].ENA
wren => reg[27][4].ENA
wren => reg[27][5].ENA
wren => reg[27][6].ENA
wren => reg[27][7].ENA
wren => reg[27][8].ENA
wren => reg[27][9].ENA
wren => reg[27][10].ENA
wren => reg[27][11].ENA
wren => reg[27][12].ENA
wren => reg[27][13].ENA
wren => reg[27][14].ENA
wren => reg[27][15].ENA
wren => reg[27][16].ENA
wren => reg[27][17].ENA
wren => reg[27][18].ENA
wren => reg[27][19].ENA
wren => reg[27][20].ENA
wren => reg[27][21].ENA
wren => reg[27][22].ENA
wren => reg[27][23].ENA
wren => reg[27][24].ENA
wren => reg[27][25].ENA
wren => reg[27][26].ENA
wren => reg[27][27].ENA
wren => reg[27][28].ENA
wren => reg[27][29].ENA
wren => reg[27][30].ENA
wren => reg[27][31].ENA
wren => reg[26][0].ENA
wren => reg[26][1].ENA
wren => reg[26][2].ENA
wren => reg[26][3].ENA
wren => reg[26][4].ENA
wren => reg[26][5].ENA
wren => reg[26][6].ENA
wren => reg[26][7].ENA
wren => reg[26][8].ENA
wren => reg[26][9].ENA
wren => reg[26][10].ENA
wren => reg[26][11].ENA
wren => reg[26][12].ENA
wren => reg[26][13].ENA
wren => reg[26][14].ENA
wren => reg[26][15].ENA
wren => reg[26][16].ENA
wren => reg[26][17].ENA
wren => reg[26][18].ENA
wren => reg[26][19].ENA
wren => reg[26][20].ENA
wren => reg[26][21].ENA
wren => reg[26][22].ENA
wren => reg[26][23].ENA
wren => reg[26][24].ENA
wren => reg[26][25].ENA
wren => reg[26][26].ENA
wren => reg[26][27].ENA
wren => reg[26][28].ENA
wren => reg[26][29].ENA
wren => reg[26][30].ENA
wren => reg[26][31].ENA
wren => reg[25][0].ENA
wren => reg[25][1].ENA
wren => reg[25][2].ENA
wren => reg[25][3].ENA
wren => reg[25][4].ENA
wren => reg[25][5].ENA
wren => reg[25][6].ENA
wren => reg[25][7].ENA
wren => reg[25][8].ENA
wren => reg[25][9].ENA
wren => reg[25][10].ENA
wren => reg[25][11].ENA
wren => reg[25][12].ENA
wren => reg[25][13].ENA
wren => reg[25][14].ENA
wren => reg[25][15].ENA
wren => reg[25][16].ENA
wren => reg[25][17].ENA
wren => reg[25][18].ENA
wren => reg[25][19].ENA
wren => reg[25][20].ENA
wren => reg[25][21].ENA
wren => reg[25][22].ENA
wren => reg[25][23].ENA
wren => reg[25][24].ENA
wren => reg[25][25].ENA
wren => reg[25][26].ENA
wren => reg[25][27].ENA
wren => reg[25][28].ENA
wren => reg[25][29].ENA
wren => reg[25][30].ENA
wren => reg[25][31].ENA
wren => reg[24][0].ENA
wren => reg[24][1].ENA
wren => reg[24][2].ENA
wren => reg[24][3].ENA
wren => reg[24][4].ENA
wren => reg[24][5].ENA
wren => reg[24][6].ENA
wren => reg[24][7].ENA
wren => reg[24][8].ENA
wren => reg[24][9].ENA
wren => reg[24][10].ENA
wren => reg[24][11].ENA
wren => reg[24][12].ENA
wren => reg[24][13].ENA
wren => reg[24][14].ENA
wren => reg[24][15].ENA
wren => reg[24][16].ENA
wren => reg[24][17].ENA
wren => reg[24][18].ENA
wren => reg[24][19].ENA
wren => reg[24][20].ENA
wren => reg[24][21].ENA
wren => reg[24][22].ENA
wren => reg[24][23].ENA
wren => reg[24][24].ENA
wren => reg[24][25].ENA
wren => reg[24][26].ENA
wren => reg[24][27].ENA
wren => reg[24][28].ENA
wren => reg[24][29].ENA
wren => reg[24][30].ENA
wren => reg[24][31].ENA
wren => reg[23][0].ENA
wren => reg[23][1].ENA
wren => reg[23][2].ENA
wren => reg[23][3].ENA
wren => reg[23][4].ENA
wren => reg[23][5].ENA
wren => reg[23][6].ENA
wren => reg[23][7].ENA
wren => reg[23][8].ENA
wren => reg[23][9].ENA
wren => reg[23][10].ENA
wren => reg[23][11].ENA
wren => reg[23][12].ENA
wren => reg[23][13].ENA
wren => reg[23][14].ENA
wren => reg[23][15].ENA
wren => reg[23][16].ENA
wren => reg[23][17].ENA
wren => reg[23][18].ENA
wren => reg[23][19].ENA
wren => reg[23][20].ENA
wren => reg[23][21].ENA
wren => reg[23][22].ENA
wren => reg[23][23].ENA
wren => reg[23][24].ENA
wren => reg[23][25].ENA
wren => reg[23][26].ENA
wren => reg[23][27].ENA
wren => reg[23][28].ENA
wren => reg[23][29].ENA
wren => reg[23][30].ENA
wren => reg[23][31].ENA
wren => reg[22][0].ENA
wren => reg[22][1].ENA
wren => reg[22][2].ENA
wren => reg[22][3].ENA
wren => reg[22][4].ENA
wren => reg[22][5].ENA
wren => reg[22][6].ENA
wren => reg[22][7].ENA
wren => reg[22][8].ENA
wren => reg[22][9].ENA
wren => reg[22][10].ENA
wren => reg[22][11].ENA
wren => reg[22][12].ENA
wren => reg[22][13].ENA
wren => reg[22][14].ENA
wren => reg[22][15].ENA
wren => reg[22][16].ENA
wren => reg[22][17].ENA
wren => reg[22][18].ENA
wren => reg[22][19].ENA
wren => reg[22][20].ENA
wren => reg[22][21].ENA
wren => reg[22][22].ENA
wren => reg[22][23].ENA
wren => reg[22][24].ENA
wren => reg[22][25].ENA
wren => reg[22][26].ENA
wren => reg[22][27].ENA
wren => reg[22][28].ENA
wren => reg[22][29].ENA
wren => reg[22][30].ENA
wren => reg[22][31].ENA
wren => reg[21][0].ENA
wren => reg[21][1].ENA
wren => reg[21][2].ENA
wren => reg[21][3].ENA
wren => reg[21][4].ENA
wren => reg[21][5].ENA
wren => reg[21][6].ENA
wren => reg[21][7].ENA
wren => reg[21][8].ENA
wren => reg[21][9].ENA
wren => reg[21][10].ENA
wren => reg[21][11].ENA
wren => reg[21][12].ENA
wren => reg[21][13].ENA
wren => reg[21][14].ENA
wren => reg[21][15].ENA
wren => reg[21][16].ENA
wren => reg[21][17].ENA
wren => reg[21][18].ENA
wren => reg[21][19].ENA
wren => reg[21][20].ENA
wren => reg[21][21].ENA
wren => reg[21][22].ENA
wren => reg[21][23].ENA
wren => reg[21][24].ENA
wren => reg[21][25].ENA
wren => reg[21][26].ENA
wren => reg[21][27].ENA
wren => reg[21][28].ENA
wren => reg[21][29].ENA
wren => reg[21][30].ENA
wren => reg[21][31].ENA
wren => reg[20][0].ENA
wren => reg[20][1].ENA
wren => reg[20][2].ENA
wren => reg[20][3].ENA
wren => reg[20][4].ENA
wren => reg[20][5].ENA
wren => reg[20][6].ENA
wren => reg[20][7].ENA
wren => reg[20][8].ENA
wren => reg[20][9].ENA
wren => reg[20][10].ENA
wren => reg[20][11].ENA
wren => reg[20][12].ENA
wren => reg[20][13].ENA
wren => reg[20][14].ENA
wren => reg[20][15].ENA
wren => reg[20][16].ENA
wren => reg[20][17].ENA
wren => reg[20][18].ENA
wren => reg[20][19].ENA
wren => reg[20][20].ENA
wren => reg[20][21].ENA
wren => reg[20][22].ENA
wren => reg[20][23].ENA
wren => reg[20][24].ENA
wren => reg[20][25].ENA
wren => reg[20][26].ENA
wren => reg[20][27].ENA
wren => reg[20][28].ENA
wren => reg[20][29].ENA
wren => reg[20][30].ENA
wren => reg[20][31].ENA
wren => reg[19][0].ENA
wren => reg[19][1].ENA
wren => reg[19][2].ENA
wren => reg[19][3].ENA
wren => reg[19][4].ENA
wren => reg[19][5].ENA
wren => reg[19][6].ENA
wren => reg[19][7].ENA
wren => reg[19][8].ENA
wren => reg[19][9].ENA
wren => reg[19][10].ENA
wren => reg[19][11].ENA
wren => reg[19][12].ENA
wren => reg[19][13].ENA
wren => reg[19][14].ENA
wren => reg[19][15].ENA
wren => reg[19][16].ENA
wren => reg[19][17].ENA
wren => reg[19][18].ENA
wren => reg[19][19].ENA
wren => reg[19][20].ENA
wren => reg[19][21].ENA
wren => reg[19][22].ENA
wren => reg[19][23].ENA
wren => reg[19][24].ENA
wren => reg[19][25].ENA
wren => reg[19][26].ENA
wren => reg[19][27].ENA
wren => reg[19][28].ENA
wren => reg[19][29].ENA
wren => reg[19][30].ENA
wren => reg[19][31].ENA
wren => reg[18][0].ENA
wren => reg[18][1].ENA
wren => reg[18][2].ENA
wren => reg[18][3].ENA
wren => reg[18][4].ENA
wren => reg[18][5].ENA
wren => reg[18][6].ENA
wren => reg[18][7].ENA
wren => reg[18][8].ENA
wren => reg[18][9].ENA
wren => reg[18][10].ENA
wren => reg[18][11].ENA
wren => reg[18][12].ENA
wren => reg[18][13].ENA
wren => reg[18][14].ENA
wren => reg[18][15].ENA
wren => reg[18][16].ENA
wren => reg[18][17].ENA
wren => reg[18][18].ENA
wren => reg[18][19].ENA
wren => reg[18][20].ENA
wren => reg[18][21].ENA
wren => reg[18][22].ENA
wren => reg[18][23].ENA
wren => reg[18][24].ENA
wren => reg[18][25].ENA
wren => reg[18][26].ENA
wren => reg[18][27].ENA
wren => reg[18][28].ENA
wren => reg[18][29].ENA
wren => reg[18][30].ENA
wren => reg[18][31].ENA
wren => reg[17][0].ENA
wren => reg[17][1].ENA
wren => reg[17][2].ENA
wren => reg[17][3].ENA
wren => reg[17][4].ENA
wren => reg[17][5].ENA
wren => reg[17][6].ENA
wren => reg[17][7].ENA
wren => reg[17][8].ENA
wren => reg[17][9].ENA
wren => reg[17][10].ENA
wren => reg[17][11].ENA
wren => reg[17][12].ENA
wren => reg[17][13].ENA
wren => reg[17][14].ENA
wren => reg[17][15].ENA
wren => reg[17][16].ENA
wren => reg[17][17].ENA
wren => reg[17][18].ENA
wren => reg[17][19].ENA
wren => reg[17][20].ENA
wren => reg[17][21].ENA
wren => reg[17][22].ENA
wren => reg[17][23].ENA
wren => reg[17][24].ENA
wren => reg[17][25].ENA
wren => reg[17][26].ENA
wren => reg[17][27].ENA
wren => reg[17][28].ENA
wren => reg[17][29].ENA
wren => reg[17][30].ENA
wren => reg[17][31].ENA
wren => reg[16][0].ENA
wren => reg[16][1].ENA
wren => reg[16][2].ENA
wren => reg[16][3].ENA
wren => reg[16][4].ENA
wren => reg[16][5].ENA
wren => reg[16][6].ENA
wren => reg[16][7].ENA
wren => reg[16][8].ENA
wren => reg[16][9].ENA
wren => reg[16][10].ENA
wren => reg[16][11].ENA
wren => reg[16][12].ENA
wren => reg[16][13].ENA
wren => reg[16][14].ENA
wren => reg[16][15].ENA
wren => reg[16][16].ENA
wren => reg[16][17].ENA
wren => reg[16][18].ENA
wren => reg[16][19].ENA
wren => reg[16][20].ENA
wren => reg[16][21].ENA
wren => reg[16][22].ENA
wren => reg[16][23].ENA
wren => reg[16][24].ENA
wren => reg[16][25].ENA
wren => reg[16][26].ENA
wren => reg[16][27].ENA
wren => reg[16][28].ENA
wren => reg[16][29].ENA
wren => reg[16][30].ENA
wren => reg[16][31].ENA
wren => reg[15][0].ENA
wren => reg[15][1].ENA
wren => reg[15][2].ENA
wren => reg[15][3].ENA
wren => reg[15][4].ENA
wren => reg[15][5].ENA
wren => reg[15][6].ENA
wren => reg[15][7].ENA
wren => reg[15][8].ENA
wren => reg[15][9].ENA
wren => reg[15][10].ENA
wren => reg[15][11].ENA
wren => reg[15][12].ENA
wren => reg[15][13].ENA
wren => reg[15][14].ENA
wren => reg[15][15].ENA
wren => reg[15][16].ENA
wren => reg[15][17].ENA
wren => reg[15][18].ENA
wren => reg[15][19].ENA
wren => reg[15][20].ENA
wren => reg[15][21].ENA
wren => reg[15][22].ENA
wren => reg[15][23].ENA
wren => reg[15][24].ENA
wren => reg[15][25].ENA
wren => reg[15][26].ENA
wren => reg[15][27].ENA
wren => reg[15][28].ENA
wren => reg[15][29].ENA
wren => reg[15][30].ENA
wren => reg[15][31].ENA
wren => reg[14][0].ENA
wren => reg[14][1].ENA
wren => reg[14][2].ENA
wren => reg[14][3].ENA
wren => reg[14][4].ENA
wren => reg[14][5].ENA
wren => reg[14][6].ENA
wren => reg[14][7].ENA
wren => reg[14][8].ENA
wren => reg[14][9].ENA
wren => reg[14][10].ENA
wren => reg[14][11].ENA
wren => reg[14][12].ENA
wren => reg[14][13].ENA
wren => reg[14][14].ENA
wren => reg[14][15].ENA
wren => reg[14][16].ENA
wren => reg[14][17].ENA
wren => reg[14][18].ENA
wren => reg[14][19].ENA
wren => reg[14][20].ENA
wren => reg[14][21].ENA
wren => reg[14][22].ENA
wren => reg[14][23].ENA
wren => reg[14][24].ENA
wren => reg[14][25].ENA
wren => reg[14][26].ENA
wren => reg[14][27].ENA
wren => reg[14][28].ENA
wren => reg[14][29].ENA
wren => reg[14][30].ENA
wren => reg[14][31].ENA
wren => reg[13][0].ENA
wren => reg[13][1].ENA
wren => reg[13][2].ENA
wren => reg[13][3].ENA
wren => reg[13][4].ENA
wren => reg[13][5].ENA
wren => reg[13][6].ENA
wren => reg[13][7].ENA
wren => reg[13][8].ENA
wren => reg[13][9].ENA
wren => reg[13][10].ENA
wren => reg[13][11].ENA
wren => reg[13][12].ENA
wren => reg[13][13].ENA
wren => reg[13][14].ENA
wren => reg[13][15].ENA
wren => reg[13][16].ENA
wren => reg[13][17].ENA
wren => reg[13][18].ENA
wren => reg[13][19].ENA
wren => reg[13][20].ENA
wren => reg[13][21].ENA
wren => reg[13][22].ENA
wren => reg[13][23].ENA
wren => reg[13][24].ENA
wren => reg[13][25].ENA
wren => reg[13][26].ENA
wren => reg[13][27].ENA
wren => reg[13][28].ENA
wren => reg[13][29].ENA
wren => reg[13][30].ENA
wren => reg[13][31].ENA
wren => reg[12][0].ENA
wren => reg[12][1].ENA
wren => reg[12][2].ENA
wren => reg[12][3].ENA
wren => reg[12][4].ENA
wren => reg[12][5].ENA
wren => reg[12][6].ENA
wren => reg[12][7].ENA
wren => reg[12][8].ENA
wren => reg[12][9].ENA
wren => reg[12][10].ENA
wren => reg[12][11].ENA
wren => reg[12][12].ENA
wren => reg[12][13].ENA
wren => reg[12][14].ENA
wren => reg[12][15].ENA
wren => reg[12][16].ENA
wren => reg[12][17].ENA
wren => reg[12][18].ENA
wren => reg[12][19].ENA
wren => reg[12][20].ENA
wren => reg[12][21].ENA
wren => reg[12][22].ENA
wren => reg[12][23].ENA
wren => reg[12][24].ENA
wren => reg[12][25].ENA
wren => reg[12][26].ENA
wren => reg[12][27].ENA
wren => reg[12][28].ENA
wren => reg[12][29].ENA
wren => reg[12][30].ENA
wren => reg[12][31].ENA
wren => reg[11][0].ENA
wren => reg[11][1].ENA
wren => reg[11][2].ENA
wren => reg[11][3].ENA
wren => reg[11][4].ENA
wren => reg[11][5].ENA
wren => reg[11][6].ENA
wren => reg[11][7].ENA
wren => reg[11][8].ENA
wren => reg[11][9].ENA
wren => reg[11][10].ENA
wren => reg[11][11].ENA
wren => reg[11][12].ENA
wren => reg[11][13].ENA
wren => reg[11][14].ENA
wren => reg[11][15].ENA
wren => reg[11][16].ENA
wren => reg[11][17].ENA
wren => reg[11][18].ENA
wren => reg[11][19].ENA
wren => reg[11][20].ENA
wren => reg[11][21].ENA
wren => reg[11][22].ENA
wren => reg[11][23].ENA
wren => reg[11][24].ENA
wren => reg[11][25].ENA
wren => reg[11][26].ENA
wren => reg[11][27].ENA
wren => reg[11][28].ENA
wren => reg[11][29].ENA
wren => reg[11][30].ENA
wren => reg[11][31].ENA
wren => reg[10][0].ENA
wren => reg[10][1].ENA
wren => reg[10][2].ENA
wren => reg[10][3].ENA
wren => reg[10][4].ENA
wren => reg[10][5].ENA
wren => reg[10][6].ENA
wren => reg[10][7].ENA
wren => reg[10][8].ENA
wren => reg[10][9].ENA
wren => reg[10][10].ENA
wren => reg[10][11].ENA
wren => reg[10][12].ENA
wren => reg[10][13].ENA
wren => reg[10][14].ENA
wren => reg[10][15].ENA
wren => reg[10][16].ENA
wren => reg[10][17].ENA
wren => reg[10][18].ENA
wren => reg[10][19].ENA
wren => reg[10][20].ENA
wren => reg[10][21].ENA
wren => reg[10][22].ENA
wren => reg[10][23].ENA
wren => reg[10][24].ENA
wren => reg[10][25].ENA
wren => reg[10][26].ENA
wren => reg[10][27].ENA
wren => reg[10][28].ENA
wren => reg[10][29].ENA
wren => reg[10][30].ENA
wren => reg[10][31].ENA
wren => reg[9][0].ENA
wren => reg[9][1].ENA
wren => reg[9][2].ENA
wren => reg[9][3].ENA
wren => reg[9][4].ENA
wren => reg[9][5].ENA
wren => reg[9][6].ENA
wren => reg[9][7].ENA
wren => reg[9][8].ENA
wren => reg[9][9].ENA
wren => reg[9][10].ENA
wren => reg[9][11].ENA
wren => reg[9][12].ENA
wren => reg[9][13].ENA
wren => reg[9][14].ENA
wren => reg[9][15].ENA
wren => reg[9][16].ENA
wren => reg[9][17].ENA
wren => reg[9][18].ENA
wren => reg[9][19].ENA
wren => reg[9][20].ENA
wren => reg[9][21].ENA
wren => reg[9][22].ENA
wren => reg[9][23].ENA
wren => reg[9][24].ENA
wren => reg[9][25].ENA
wren => reg[9][26].ENA
wren => reg[9][27].ENA
wren => reg[9][28].ENA
wren => reg[9][29].ENA
wren => reg[9][30].ENA
wren => reg[9][31].ENA
wren => reg[8][0].ENA
wren => reg[8][1].ENA
wren => reg[8][2].ENA
wren => reg[8][3].ENA
wren => reg[8][4].ENA
wren => reg[8][5].ENA
wren => reg[8][6].ENA
wren => reg[8][7].ENA
wren => reg[8][8].ENA
wren => reg[8][9].ENA
wren => reg[8][10].ENA
wren => reg[8][11].ENA
wren => reg[8][12].ENA
wren => reg[8][13].ENA
wren => reg[8][14].ENA
wren => reg[8][15].ENA
wren => reg[8][16].ENA
wren => reg[8][17].ENA
wren => reg[8][18].ENA
wren => reg[8][19].ENA
wren => reg[8][20].ENA
wren => reg[8][21].ENA
wren => reg[8][22].ENA
wren => reg[8][23].ENA
wren => reg[8][24].ENA
wren => reg[8][25].ENA
wren => reg[8][26].ENA
wren => reg[8][27].ENA
wren => reg[8][28].ENA
wren => reg[8][29].ENA
wren => reg[8][30].ENA
wren => reg[8][31].ENA
wren => reg[7][0].ENA
wren => reg[7][1].ENA
wren => reg[7][2].ENA
wren => reg[7][3].ENA
wren => reg[7][4].ENA
wren => reg[7][5].ENA
wren => reg[7][6].ENA
wren => reg[7][7].ENA
wren => reg[7][8].ENA
wren => reg[7][9].ENA
wren => reg[7][10].ENA
wren => reg[7][11].ENA
wren => reg[7][12].ENA
wren => reg[7][13].ENA
wren => reg[7][14].ENA
wren => reg[7][15].ENA
wren => reg[7][16].ENA
wren => reg[7][17].ENA
wren => reg[7][18].ENA
wren => reg[7][19].ENA
wren => reg[7][20].ENA
wren => reg[7][21].ENA
wren => reg[7][22].ENA
wren => reg[7][23].ENA
wren => reg[7][24].ENA
wren => reg[7][25].ENA
wren => reg[7][26].ENA
wren => reg[7][27].ENA
wren => reg[7][28].ENA
wren => reg[7][29].ENA
wren => reg[7][30].ENA
wren => reg[7][31].ENA
wren => reg[6][0].ENA
wren => reg[6][1].ENA
wren => reg[6][2].ENA
wren => reg[6][3].ENA
wren => reg[6][4].ENA
wren => reg[6][5].ENA
wren => reg[6][6].ENA
wren => reg[6][7].ENA
wren => reg[6][8].ENA
wren => reg[6][9].ENA
wren => reg[6][10].ENA
wren => reg[6][11].ENA
wren => reg[6][12].ENA
wren => reg[6][13].ENA
wren => reg[6][14].ENA
wren => reg[6][15].ENA
wren => reg[6][16].ENA
wren => reg[6][17].ENA
wren => reg[6][18].ENA
wren => reg[6][19].ENA
wren => reg[6][20].ENA
wren => reg[6][21].ENA
wren => reg[6][22].ENA
wren => reg[6][23].ENA
wren => reg[6][24].ENA
wren => reg[6][25].ENA
wren => reg[6][26].ENA
wren => reg[6][27].ENA
wren => reg[6][28].ENA
wren => reg[6][29].ENA
wren => reg[6][30].ENA
wren => reg[6][31].ENA
wren => reg[5][0].ENA
wren => reg[5][1].ENA
wren => reg[5][2].ENA
wren => reg[5][3].ENA
wren => reg[5][4].ENA
wren => reg[5][5].ENA
wren => reg[5][6].ENA
wren => reg[5][7].ENA
wren => reg[5][8].ENA
wren => reg[5][9].ENA
wren => reg[5][10].ENA
wren => reg[5][11].ENA
wren => reg[5][12].ENA
wren => reg[5][13].ENA
wren => reg[5][14].ENA
wren => reg[5][15].ENA
wren => reg[5][16].ENA
wren => reg[5][17].ENA
wren => reg[5][18].ENA
wren => reg[5][19].ENA
wren => reg[5][20].ENA
wren => reg[5][21].ENA
wren => reg[5][22].ENA
wren => reg[5][23].ENA
wren => reg[5][24].ENA
wren => reg[5][25].ENA
wren => reg[5][26].ENA
wren => reg[5][27].ENA
wren => reg[5][28].ENA
wren => reg[5][29].ENA
wren => reg[5][30].ENA
wren => reg[5][31].ENA
wren => reg[4][0].ENA
wren => reg[4][1].ENA
wren => reg[4][2].ENA
wren => reg[4][3].ENA
wren => reg[4][4].ENA
wren => reg[4][5].ENA
wren => reg[4][6].ENA
wren => reg[4][7].ENA
wren => reg[4][8].ENA
wren => reg[4][9].ENA
wren => reg[4][10].ENA
wren => reg[4][11].ENA
wren => reg[4][12].ENA
wren => reg[4][13].ENA
wren => reg[4][14].ENA
wren => reg[4][15].ENA
wren => reg[4][16].ENA
wren => reg[4][17].ENA
wren => reg[4][18].ENA
wren => reg[4][19].ENA
wren => reg[4][20].ENA
wren => reg[4][21].ENA
wren => reg[4][22].ENA
wren => reg[4][23].ENA
wren => reg[4][24].ENA
wren => reg[4][25].ENA
wren => reg[4][26].ENA
wren => reg[4][27].ENA
wren => reg[4][28].ENA
wren => reg[4][29].ENA
wren => reg[4][30].ENA
wren => reg[4][31].ENA
wren => reg[3][0].ENA
wren => reg[3][1].ENA
wren => reg[3][2].ENA
wren => reg[3][3].ENA
wren => reg[3][4].ENA
wren => reg[3][5].ENA
wren => reg[3][6].ENA
wren => reg[3][7].ENA
wren => reg[3][8].ENA
wren => reg[3][9].ENA
wren => reg[3][10].ENA
wren => reg[3][11].ENA
wren => reg[3][12].ENA
wren => reg[3][13].ENA
wren => reg[3][14].ENA
wren => reg[3][15].ENA
wren => reg[3][16].ENA
wren => reg[3][17].ENA
wren => reg[3][18].ENA
wren => reg[3][19].ENA
wren => reg[3][20].ENA
wren => reg[3][21].ENA
wren => reg[3][22].ENA
wren => reg[3][23].ENA
wren => reg[3][24].ENA
wren => reg[3][25].ENA
wren => reg[3][26].ENA
wren => reg[3][27].ENA
wren => reg[3][28].ENA
wren => reg[3][29].ENA
wren => reg[3][30].ENA
wren => reg[3][31].ENA
wren => reg[2][0].ENA
wren => reg[2][1].ENA
wren => reg[2][2].ENA
wren => reg[2][3].ENA
wren => reg[2][4].ENA
wren => reg[2][5].ENA
wren => reg[2][6].ENA
wren => reg[2][7].ENA
wren => reg[2][8].ENA
wren => reg[2][9].ENA
wren => reg[2][10].ENA
wren => reg[2][11].ENA
wren => reg[2][12].ENA
wren => reg[2][13].ENA
wren => reg[2][14].ENA
wren => reg[2][15].ENA
wren => reg[2][16].ENA
wren => reg[2][17].ENA
wren => reg[2][18].ENA
wren => reg[2][19].ENA
wren => reg[2][20].ENA
wren => reg[2][21].ENA
wren => reg[2][22].ENA
wren => reg[2][23].ENA
wren => reg[2][24].ENA
wren => reg[2][25].ENA
wren => reg[2][26].ENA
wren => reg[2][27].ENA
wren => reg[2][28].ENA
wren => reg[2][29].ENA
wren => reg[2][30].ENA
wren => reg[2][31].ENA
wren => reg[1][0].ENA
wren => reg[1][1].ENA
wren => reg[1][2].ENA
wren => reg[1][3].ENA
wren => reg[1][4].ENA
wren => reg[1][5].ENA
wren => reg[1][6].ENA
wren => reg[1][7].ENA
wren => reg[1][8].ENA
wren => reg[1][9].ENA
wren => reg[1][10].ENA
wren => reg[1][11].ENA
wren => reg[1][12].ENA
wren => reg[1][13].ENA
wren => reg[1][14].ENA
wren => reg[1][15].ENA
wren => reg[1][16].ENA
wren => reg[1][17].ENA
wren => reg[1][18].ENA
wren => reg[1][19].ENA
wren => reg[1][20].ENA
wren => reg[1][21].ENA
wren => reg[1][22].ENA
wren => reg[1][23].ENA
wren => reg[1][24].ENA
wren => reg[1][25].ENA
wren => reg[1][26].ENA
wren => reg[1][27].ENA
wren => reg[1][28].ENA
wren => reg[1][29].ENA
wren => reg[1][30].ENA
wren => reg[1][31].ENA
radd1[0] => Mux0.IN5
radd1[0] => Mux1.IN5
radd1[0] => Mux2.IN5
radd1[0] => Mux3.IN5
radd1[0] => Mux4.IN5
radd1[0] => Mux5.IN5
radd1[0] => Mux6.IN5
radd1[0] => Mux7.IN5
radd1[0] => Mux8.IN5
radd1[0] => Mux9.IN5
radd1[0] => Mux10.IN5
radd1[0] => Mux11.IN5
radd1[0] => Mux12.IN5
radd1[0] => Mux13.IN5
radd1[0] => Mux14.IN5
radd1[0] => Mux15.IN5
radd1[0] => Mux16.IN5
radd1[0] => Mux17.IN5
radd1[0] => Mux18.IN5
radd1[0] => Mux19.IN5
radd1[0] => Mux20.IN5
radd1[0] => Mux21.IN5
radd1[0] => Mux22.IN5
radd1[0] => Mux23.IN5
radd1[0] => Mux24.IN5
radd1[0] => Mux25.IN5
radd1[0] => Mux26.IN5
radd1[0] => Mux27.IN5
radd1[0] => Mux28.IN5
radd1[0] => Mux29.IN5
radd1[0] => Mux30.IN5
radd1[0] => Mux31.IN5
radd1[1] => Mux0.IN4
radd1[1] => Mux1.IN4
radd1[1] => Mux2.IN4
radd1[1] => Mux3.IN4
radd1[1] => Mux4.IN4
radd1[1] => Mux5.IN4
radd1[1] => Mux6.IN4
radd1[1] => Mux7.IN4
radd1[1] => Mux8.IN4
radd1[1] => Mux9.IN4
radd1[1] => Mux10.IN4
radd1[1] => Mux11.IN4
radd1[1] => Mux12.IN4
radd1[1] => Mux13.IN4
radd1[1] => Mux14.IN4
radd1[1] => Mux15.IN4
radd1[1] => Mux16.IN4
radd1[1] => Mux17.IN4
radd1[1] => Mux18.IN4
radd1[1] => Mux19.IN4
radd1[1] => Mux20.IN4
radd1[1] => Mux21.IN4
radd1[1] => Mux22.IN4
radd1[1] => Mux23.IN4
radd1[1] => Mux24.IN4
radd1[1] => Mux25.IN4
radd1[1] => Mux26.IN4
radd1[1] => Mux27.IN4
radd1[1] => Mux28.IN4
radd1[1] => Mux29.IN4
radd1[1] => Mux30.IN4
radd1[1] => Mux31.IN4
radd1[2] => Mux0.IN3
radd1[2] => Mux1.IN3
radd1[2] => Mux2.IN3
radd1[2] => Mux3.IN3
radd1[2] => Mux4.IN3
radd1[2] => Mux5.IN3
radd1[2] => Mux6.IN3
radd1[2] => Mux7.IN3
radd1[2] => Mux8.IN3
radd1[2] => Mux9.IN3
radd1[2] => Mux10.IN3
radd1[2] => Mux11.IN3
radd1[2] => Mux12.IN3
radd1[2] => Mux13.IN3
radd1[2] => Mux14.IN3
radd1[2] => Mux15.IN3
radd1[2] => Mux16.IN3
radd1[2] => Mux17.IN3
radd1[2] => Mux18.IN3
radd1[2] => Mux19.IN3
radd1[2] => Mux20.IN3
radd1[2] => Mux21.IN3
radd1[2] => Mux22.IN3
radd1[2] => Mux23.IN3
radd1[2] => Mux24.IN3
radd1[2] => Mux25.IN3
radd1[2] => Mux26.IN3
radd1[2] => Mux27.IN3
radd1[2] => Mux28.IN3
radd1[2] => Mux29.IN3
radd1[2] => Mux30.IN3
radd1[2] => Mux31.IN3
radd1[3] => Mux0.IN2
radd1[3] => Mux1.IN2
radd1[3] => Mux2.IN2
radd1[3] => Mux3.IN2
radd1[3] => Mux4.IN2
radd1[3] => Mux5.IN2
radd1[3] => Mux6.IN2
radd1[3] => Mux7.IN2
radd1[3] => Mux8.IN2
radd1[3] => Mux9.IN2
radd1[3] => Mux10.IN2
radd1[3] => Mux11.IN2
radd1[3] => Mux12.IN2
radd1[3] => Mux13.IN2
radd1[3] => Mux14.IN2
radd1[3] => Mux15.IN2
radd1[3] => Mux16.IN2
radd1[3] => Mux17.IN2
radd1[3] => Mux18.IN2
radd1[3] => Mux19.IN2
radd1[3] => Mux20.IN2
radd1[3] => Mux21.IN2
radd1[3] => Mux22.IN2
radd1[3] => Mux23.IN2
radd1[3] => Mux24.IN2
radd1[3] => Mux25.IN2
radd1[3] => Mux26.IN2
radd1[3] => Mux27.IN2
radd1[3] => Mux28.IN2
radd1[3] => Mux29.IN2
radd1[3] => Mux30.IN2
radd1[3] => Mux31.IN2
radd1[4] => Mux0.IN1
radd1[4] => Mux1.IN1
radd1[4] => Mux2.IN1
radd1[4] => Mux3.IN1
radd1[4] => Mux4.IN1
radd1[4] => Mux5.IN1
radd1[4] => Mux6.IN1
radd1[4] => Mux7.IN1
radd1[4] => Mux8.IN1
radd1[4] => Mux9.IN1
radd1[4] => Mux10.IN1
radd1[4] => Mux11.IN1
radd1[4] => Mux12.IN1
radd1[4] => Mux13.IN1
radd1[4] => Mux14.IN1
radd1[4] => Mux15.IN1
radd1[4] => Mux16.IN1
radd1[4] => Mux17.IN1
radd1[4] => Mux18.IN1
radd1[4] => Mux19.IN1
radd1[4] => Mux20.IN1
radd1[4] => Mux21.IN1
radd1[4] => Mux22.IN1
radd1[4] => Mux23.IN1
radd1[4] => Mux24.IN1
radd1[4] => Mux25.IN1
radd1[4] => Mux26.IN1
radd1[4] => Mux27.IN1
radd1[4] => Mux28.IN1
radd1[4] => Mux29.IN1
radd1[4] => Mux30.IN1
radd1[4] => Mux31.IN1
radd2[0] => Mux32.IN5
radd2[0] => Mux33.IN5
radd2[0] => Mux34.IN5
radd2[0] => Mux35.IN5
radd2[0] => Mux36.IN5
radd2[0] => Mux37.IN5
radd2[0] => Mux38.IN5
radd2[0] => Mux39.IN5
radd2[0] => Mux40.IN5
radd2[0] => Mux41.IN5
radd2[0] => Mux42.IN5
radd2[0] => Mux43.IN5
radd2[0] => Mux44.IN5
radd2[0] => Mux45.IN5
radd2[0] => Mux46.IN5
radd2[0] => Mux47.IN5
radd2[0] => Mux48.IN5
radd2[0] => Mux49.IN5
radd2[0] => Mux50.IN5
radd2[0] => Mux51.IN5
radd2[0] => Mux52.IN5
radd2[0] => Mux53.IN5
radd2[0] => Mux54.IN5
radd2[0] => Mux55.IN5
radd2[0] => Mux56.IN5
radd2[0] => Mux57.IN5
radd2[0] => Mux58.IN5
radd2[0] => Mux59.IN5
radd2[0] => Mux60.IN5
radd2[0] => Mux61.IN5
radd2[0] => Mux62.IN5
radd2[0] => Mux63.IN5
radd2[1] => Mux32.IN4
radd2[1] => Mux33.IN4
radd2[1] => Mux34.IN4
radd2[1] => Mux35.IN4
radd2[1] => Mux36.IN4
radd2[1] => Mux37.IN4
radd2[1] => Mux38.IN4
radd2[1] => Mux39.IN4
radd2[1] => Mux40.IN4
radd2[1] => Mux41.IN4
radd2[1] => Mux42.IN4
radd2[1] => Mux43.IN4
radd2[1] => Mux44.IN4
radd2[1] => Mux45.IN4
radd2[1] => Mux46.IN4
radd2[1] => Mux47.IN4
radd2[1] => Mux48.IN4
radd2[1] => Mux49.IN4
radd2[1] => Mux50.IN4
radd2[1] => Mux51.IN4
radd2[1] => Mux52.IN4
radd2[1] => Mux53.IN4
radd2[1] => Mux54.IN4
radd2[1] => Mux55.IN4
radd2[1] => Mux56.IN4
radd2[1] => Mux57.IN4
radd2[1] => Mux58.IN4
radd2[1] => Mux59.IN4
radd2[1] => Mux60.IN4
radd2[1] => Mux61.IN4
radd2[1] => Mux62.IN4
radd2[1] => Mux63.IN4
radd2[2] => Mux32.IN3
radd2[2] => Mux33.IN3
radd2[2] => Mux34.IN3
radd2[2] => Mux35.IN3
radd2[2] => Mux36.IN3
radd2[2] => Mux37.IN3
radd2[2] => Mux38.IN3
radd2[2] => Mux39.IN3
radd2[2] => Mux40.IN3
radd2[2] => Mux41.IN3
radd2[2] => Mux42.IN3
radd2[2] => Mux43.IN3
radd2[2] => Mux44.IN3
radd2[2] => Mux45.IN3
radd2[2] => Mux46.IN3
radd2[2] => Mux47.IN3
radd2[2] => Mux48.IN3
radd2[2] => Mux49.IN3
radd2[2] => Mux50.IN3
radd2[2] => Mux51.IN3
radd2[2] => Mux52.IN3
radd2[2] => Mux53.IN3
radd2[2] => Mux54.IN3
radd2[2] => Mux55.IN3
radd2[2] => Mux56.IN3
radd2[2] => Mux57.IN3
radd2[2] => Mux58.IN3
radd2[2] => Mux59.IN3
radd2[2] => Mux60.IN3
radd2[2] => Mux61.IN3
radd2[2] => Mux62.IN3
radd2[2] => Mux63.IN3
radd2[3] => Mux32.IN2
radd2[3] => Mux33.IN2
radd2[3] => Mux34.IN2
radd2[3] => Mux35.IN2
radd2[3] => Mux36.IN2
radd2[3] => Mux37.IN2
radd2[3] => Mux38.IN2
radd2[3] => Mux39.IN2
radd2[3] => Mux40.IN2
radd2[3] => Mux41.IN2
radd2[3] => Mux42.IN2
radd2[3] => Mux43.IN2
radd2[3] => Mux44.IN2
radd2[3] => Mux45.IN2
radd2[3] => Mux46.IN2
radd2[3] => Mux47.IN2
radd2[3] => Mux48.IN2
radd2[3] => Mux49.IN2
radd2[3] => Mux50.IN2
radd2[3] => Mux51.IN2
radd2[3] => Mux52.IN2
radd2[3] => Mux53.IN2
radd2[3] => Mux54.IN2
radd2[3] => Mux55.IN2
radd2[3] => Mux56.IN2
radd2[3] => Mux57.IN2
radd2[3] => Mux58.IN2
radd2[3] => Mux59.IN2
radd2[3] => Mux60.IN2
radd2[3] => Mux61.IN2
radd2[3] => Mux62.IN2
radd2[3] => Mux63.IN2
radd2[4] => Mux32.IN1
radd2[4] => Mux33.IN1
radd2[4] => Mux34.IN1
radd2[4] => Mux35.IN1
radd2[4] => Mux36.IN1
radd2[4] => Mux37.IN1
radd2[4] => Mux38.IN1
radd2[4] => Mux39.IN1
radd2[4] => Mux40.IN1
radd2[4] => Mux41.IN1
radd2[4] => Mux42.IN1
radd2[4] => Mux43.IN1
radd2[4] => Mux44.IN1
radd2[4] => Mux45.IN1
radd2[4] => Mux46.IN1
radd2[4] => Mux47.IN1
radd2[4] => Mux48.IN1
radd2[4] => Mux49.IN1
radd2[4] => Mux50.IN1
radd2[4] => Mux51.IN1
radd2[4] => Mux52.IN1
radd2[4] => Mux53.IN1
radd2[4] => Mux54.IN1
radd2[4] => Mux55.IN1
radd2[4] => Mux56.IN1
radd2[4] => Mux57.IN1
radd2[4] => Mux58.IN1
radd2[4] => Mux59.IN1
radd2[4] => Mux60.IN1
radd2[4] => Mux61.IN1
radd2[4] => Mux62.IN1
radd2[4] => Mux63.IN1
wadd[0] => Decoder0.IN4
wadd[1] => Decoder0.IN3
wadd[2] => Decoder0.IN2
wadd[3] => Decoder0.IN1
wadd[4] => Decoder0.IN0
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[0] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[1] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[2] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[3] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[4] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[5] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[6] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[7] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[8] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[9] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[10] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[11] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[12] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[13] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[14] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[15] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[16] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[17] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[18] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[19] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[20] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[21] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[22] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[23] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[24] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[25] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[26] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[27] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[28] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[29] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[30] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
wdata[31] => reg.DATAB
r1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
r2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
r2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
r2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
r2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
r2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
r2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
r2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
r2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
r2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
r2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
r2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
r2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
r2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
r2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
r2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
r2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
r2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
r2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
r2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
r2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
r2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
r2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
r2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
r2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
r2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
r2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
r2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
r2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
r2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
r2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
r2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
r2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|regidex:idex_pipeline
clk => bne_out~reg0.CLK
clk => beq_out~reg0.CLK
clk => reg_rd_out[0]~reg0.CLK
clk => reg_rd_out[1]~reg0.CLK
clk => reg_rd_out[2]~reg0.CLK
clk => reg_rd_out[3]~reg0.CLK
clk => reg_rd_out[4]~reg0.CLK
clk => reg_rt_out[0]~reg0.CLK
clk => reg_rt_out[1]~reg0.CLK
clk => reg_rt_out[2]~reg0.CLK
clk => reg_rt_out[3]~reg0.CLK
clk => reg_rt_out[4]~reg0.CLK
clk => shamnt_out[0]~reg0.CLK
clk => shamnt_out[1]~reg0.CLK
clk => shamnt_out[2]~reg0.CLK
clk => shamnt_out[3]~reg0.CLK
clk => shamnt_out[4]~reg0.CLK
clk => sign_ext_imm_out[0]~reg0.CLK
clk => sign_ext_imm_out[1]~reg0.CLK
clk => sign_ext_imm_out[2]~reg0.CLK
clk => sign_ext_imm_out[3]~reg0.CLK
clk => sign_ext_imm_out[4]~reg0.CLK
clk => sign_ext_imm_out[5]~reg0.CLK
clk => sign_ext_imm_out[6]~reg0.CLK
clk => sign_ext_imm_out[7]~reg0.CLK
clk => sign_ext_imm_out[8]~reg0.CLK
clk => sign_ext_imm_out[9]~reg0.CLK
clk => sign_ext_imm_out[10]~reg0.CLK
clk => sign_ext_imm_out[11]~reg0.CLK
clk => sign_ext_imm_out[12]~reg0.CLK
clk => sign_ext_imm_out[13]~reg0.CLK
clk => sign_ext_imm_out[14]~reg0.CLK
clk => sign_ext_imm_out[15]~reg0.CLK
clk => sign_ext_imm_out[16]~reg0.CLK
clk => sign_ext_imm_out[17]~reg0.CLK
clk => sign_ext_imm_out[18]~reg0.CLK
clk => sign_ext_imm_out[19]~reg0.CLK
clk => sign_ext_imm_out[20]~reg0.CLK
clk => sign_ext_imm_out[21]~reg0.CLK
clk => sign_ext_imm_out[22]~reg0.CLK
clk => sign_ext_imm_out[23]~reg0.CLK
clk => sign_ext_imm_out[24]~reg0.CLK
clk => sign_ext_imm_out[25]~reg0.CLK
clk => sign_ext_imm_out[26]~reg0.CLK
clk => sign_ext_imm_out[27]~reg0.CLK
clk => sign_ext_imm_out[28]~reg0.CLK
clk => sign_ext_imm_out[29]~reg0.CLK
clk => sign_ext_imm_out[30]~reg0.CLK
clk => sign_ext_imm_out[31]~reg0.CLK
clk => read_data2_out[0]~reg0.CLK
clk => read_data2_out[1]~reg0.CLK
clk => read_data2_out[2]~reg0.CLK
clk => read_data2_out[3]~reg0.CLK
clk => read_data2_out[4]~reg0.CLK
clk => read_data2_out[5]~reg0.CLK
clk => read_data2_out[6]~reg0.CLK
clk => read_data2_out[7]~reg0.CLK
clk => read_data2_out[8]~reg0.CLK
clk => read_data2_out[9]~reg0.CLK
clk => read_data2_out[10]~reg0.CLK
clk => read_data2_out[11]~reg0.CLK
clk => read_data2_out[12]~reg0.CLK
clk => read_data2_out[13]~reg0.CLK
clk => read_data2_out[14]~reg0.CLK
clk => read_data2_out[15]~reg0.CLK
clk => read_data2_out[16]~reg0.CLK
clk => read_data2_out[17]~reg0.CLK
clk => read_data2_out[18]~reg0.CLK
clk => read_data2_out[19]~reg0.CLK
clk => read_data2_out[20]~reg0.CLK
clk => read_data2_out[21]~reg0.CLK
clk => read_data2_out[22]~reg0.CLK
clk => read_data2_out[23]~reg0.CLK
clk => read_data2_out[24]~reg0.CLK
clk => read_data2_out[25]~reg0.CLK
clk => read_data2_out[26]~reg0.CLK
clk => read_data2_out[27]~reg0.CLK
clk => read_data2_out[28]~reg0.CLK
clk => read_data2_out[29]~reg0.CLK
clk => read_data2_out[30]~reg0.CLK
clk => read_data2_out[31]~reg0.CLK
clk => read_data1_out[0]~reg0.CLK
clk => read_data1_out[1]~reg0.CLK
clk => read_data1_out[2]~reg0.CLK
clk => read_data1_out[3]~reg0.CLK
clk => read_data1_out[4]~reg0.CLK
clk => read_data1_out[5]~reg0.CLK
clk => read_data1_out[6]~reg0.CLK
clk => read_data1_out[7]~reg0.CLK
clk => read_data1_out[8]~reg0.CLK
clk => read_data1_out[9]~reg0.CLK
clk => read_data1_out[10]~reg0.CLK
clk => read_data1_out[11]~reg0.CLK
clk => read_data1_out[12]~reg0.CLK
clk => read_data1_out[13]~reg0.CLK
clk => read_data1_out[14]~reg0.CLK
clk => read_data1_out[15]~reg0.CLK
clk => read_data1_out[16]~reg0.CLK
clk => read_data1_out[17]~reg0.CLK
clk => read_data1_out[18]~reg0.CLK
clk => read_data1_out[19]~reg0.CLK
clk => read_data1_out[20]~reg0.CLK
clk => read_data1_out[21]~reg0.CLK
clk => read_data1_out[22]~reg0.CLK
clk => read_data1_out[23]~reg0.CLK
clk => read_data1_out[24]~reg0.CLK
clk => read_data1_out[25]~reg0.CLK
clk => read_data1_out[26]~reg0.CLK
clk => read_data1_out[27]~reg0.CLK
clk => read_data1_out[28]~reg0.CLK
clk => read_data1_out[29]~reg0.CLK
clk => read_data1_out[30]~reg0.CLK
clk => read_data1_out[31]~reg0.CLK
clk => PC4_out[0]~reg0.CLK
clk => PC4_out[1]~reg0.CLK
clk => PC4_out[2]~reg0.CLK
clk => PC4_out[3]~reg0.CLK
clk => PC4_out[4]~reg0.CLK
clk => PC4_out[5]~reg0.CLK
clk => PC4_out[6]~reg0.CLK
clk => PC4_out[7]~reg0.CLK
clk => PC4_out[8]~reg0.CLK
clk => PC4_out[9]~reg0.CLK
clk => PC4_out[10]~reg0.CLK
clk => PC4_out[11]~reg0.CLK
clk => PC4_out[12]~reg0.CLK
clk => PC4_out[13]~reg0.CLK
clk => PC4_out[14]~reg0.CLK
clk => PC4_out[15]~reg0.CLK
clk => PC4_out[16]~reg0.CLK
clk => PC4_out[17]~reg0.CLK
clk => PC4_out[18]~reg0.CLK
clk => PC4_out[19]~reg0.CLK
clk => PC4_out[20]~reg0.CLK
clk => PC4_out[21]~reg0.CLK
clk => PC4_out[22]~reg0.CLK
clk => PC4_out[23]~reg0.CLK
clk => PC4_out[24]~reg0.CLK
clk => PC4_out[25]~reg0.CLK
clk => PC4_out[26]~reg0.CLK
clk => PC4_out[27]~reg0.CLK
clk => PC4_out[28]~reg0.CLK
clk => PC4_out[29]~reg0.CLK
clk => PC4_out[30]~reg0.CLK
clk => PC4_out[31]~reg0.CLK
clk => aluSRC2_out~reg0.CLK
clk => aluSRC1_out~reg0.CLK
clk => aluOP_out[0]~reg0.CLK
clk => aluOP_out[1]~reg0.CLK
clk => aluOP_out[2]~reg0.CLK
clk => aluOP_out[3]~reg0.CLK
clk => reg_dst_out[0]~reg0.CLK
clk => reg_dst_out[1]~reg0.CLK
clk => control_mem_out[0]~reg0.CLK
clk => control_mem_out[1]~reg0.CLK
clk => control_wb_out[0]~reg0.CLK
clk => control_wb_out[1]~reg0.CLK
clk => control_wb_out[2]~reg0.CLK
control_wb_in[0] => control_wb_out[0]~reg0.DATAIN
control_wb_in[1] => control_wb_out[1]~reg0.DATAIN
control_wb_in[2] => control_wb_out[2]~reg0.DATAIN
control_mem_in[0] => control_mem_out[0]~reg0.DATAIN
control_mem_in[1] => control_mem_out[1]~reg0.DATAIN
control_exec_in[0] => aluSRC1_out~reg0.DATAIN
control_exec_in[1] => aluSRC2_out~reg0.DATAIN
control_exec_in[2] => aluOP_out[0]~reg0.DATAIN
control_exec_in[3] => aluOP_out[1]~reg0.DATAIN
control_exec_in[4] => aluOP_out[2]~reg0.DATAIN
control_exec_in[5] => aluOP_out[3]~reg0.DATAIN
control_exec_in[6] => reg_dst_out[0]~reg0.DATAIN
control_exec_in[7] => reg_dst_out[1]~reg0.DATAIN
PC4_in[0] => PC4_out[0]~reg0.DATAIN
PC4_in[1] => PC4_out[1]~reg0.DATAIN
PC4_in[2] => PC4_out[2]~reg0.DATAIN
PC4_in[3] => PC4_out[3]~reg0.DATAIN
PC4_in[4] => PC4_out[4]~reg0.DATAIN
PC4_in[5] => PC4_out[5]~reg0.DATAIN
PC4_in[6] => PC4_out[6]~reg0.DATAIN
PC4_in[7] => PC4_out[7]~reg0.DATAIN
PC4_in[8] => PC4_out[8]~reg0.DATAIN
PC4_in[9] => PC4_out[9]~reg0.DATAIN
PC4_in[10] => PC4_out[10]~reg0.DATAIN
PC4_in[11] => PC4_out[11]~reg0.DATAIN
PC4_in[12] => PC4_out[12]~reg0.DATAIN
PC4_in[13] => PC4_out[13]~reg0.DATAIN
PC4_in[14] => PC4_out[14]~reg0.DATAIN
PC4_in[15] => PC4_out[15]~reg0.DATAIN
PC4_in[16] => PC4_out[16]~reg0.DATAIN
PC4_in[17] => PC4_out[17]~reg0.DATAIN
PC4_in[18] => PC4_out[18]~reg0.DATAIN
PC4_in[19] => PC4_out[19]~reg0.DATAIN
PC4_in[20] => PC4_out[20]~reg0.DATAIN
PC4_in[21] => PC4_out[21]~reg0.DATAIN
PC4_in[22] => PC4_out[22]~reg0.DATAIN
PC4_in[23] => PC4_out[23]~reg0.DATAIN
PC4_in[24] => PC4_out[24]~reg0.DATAIN
PC4_in[25] => PC4_out[25]~reg0.DATAIN
PC4_in[26] => PC4_out[26]~reg0.DATAIN
PC4_in[27] => PC4_out[27]~reg0.DATAIN
PC4_in[28] => PC4_out[28]~reg0.DATAIN
PC4_in[29] => PC4_out[29]~reg0.DATAIN
PC4_in[30] => PC4_out[30]~reg0.DATAIN
PC4_in[31] => PC4_out[31]~reg0.DATAIN
read_data1_in[0] => read_data1_out[0]~reg0.DATAIN
read_data1_in[1] => read_data1_out[1]~reg0.DATAIN
read_data1_in[2] => read_data1_out[2]~reg0.DATAIN
read_data1_in[3] => read_data1_out[3]~reg0.DATAIN
read_data1_in[4] => read_data1_out[4]~reg0.DATAIN
read_data1_in[5] => read_data1_out[5]~reg0.DATAIN
read_data1_in[6] => read_data1_out[6]~reg0.DATAIN
read_data1_in[7] => read_data1_out[7]~reg0.DATAIN
read_data1_in[8] => read_data1_out[8]~reg0.DATAIN
read_data1_in[9] => read_data1_out[9]~reg0.DATAIN
read_data1_in[10] => read_data1_out[10]~reg0.DATAIN
read_data1_in[11] => read_data1_out[11]~reg0.DATAIN
read_data1_in[12] => read_data1_out[12]~reg0.DATAIN
read_data1_in[13] => read_data1_out[13]~reg0.DATAIN
read_data1_in[14] => read_data1_out[14]~reg0.DATAIN
read_data1_in[15] => read_data1_out[15]~reg0.DATAIN
read_data1_in[16] => read_data1_out[16]~reg0.DATAIN
read_data1_in[17] => read_data1_out[17]~reg0.DATAIN
read_data1_in[18] => read_data1_out[18]~reg0.DATAIN
read_data1_in[19] => read_data1_out[19]~reg0.DATAIN
read_data1_in[20] => read_data1_out[20]~reg0.DATAIN
read_data1_in[21] => read_data1_out[21]~reg0.DATAIN
read_data1_in[22] => read_data1_out[22]~reg0.DATAIN
read_data1_in[23] => read_data1_out[23]~reg0.DATAIN
read_data1_in[24] => read_data1_out[24]~reg0.DATAIN
read_data1_in[25] => read_data1_out[25]~reg0.DATAIN
read_data1_in[26] => read_data1_out[26]~reg0.DATAIN
read_data1_in[27] => read_data1_out[27]~reg0.DATAIN
read_data1_in[28] => read_data1_out[28]~reg0.DATAIN
read_data1_in[29] => read_data1_out[29]~reg0.DATAIN
read_data1_in[30] => read_data1_out[30]~reg0.DATAIN
read_data1_in[31] => read_data1_out[31]~reg0.DATAIN
read_data2_in[0] => read_data2_out[0]~reg0.DATAIN
read_data2_in[1] => read_data2_out[1]~reg0.DATAIN
read_data2_in[2] => read_data2_out[2]~reg0.DATAIN
read_data2_in[3] => read_data2_out[3]~reg0.DATAIN
read_data2_in[4] => read_data2_out[4]~reg0.DATAIN
read_data2_in[5] => read_data2_out[5]~reg0.DATAIN
read_data2_in[6] => read_data2_out[6]~reg0.DATAIN
read_data2_in[7] => read_data2_out[7]~reg0.DATAIN
read_data2_in[8] => read_data2_out[8]~reg0.DATAIN
read_data2_in[9] => read_data2_out[9]~reg0.DATAIN
read_data2_in[10] => read_data2_out[10]~reg0.DATAIN
read_data2_in[11] => read_data2_out[11]~reg0.DATAIN
read_data2_in[12] => read_data2_out[12]~reg0.DATAIN
read_data2_in[13] => read_data2_out[13]~reg0.DATAIN
read_data2_in[14] => read_data2_out[14]~reg0.DATAIN
read_data2_in[15] => read_data2_out[15]~reg0.DATAIN
read_data2_in[16] => read_data2_out[16]~reg0.DATAIN
read_data2_in[17] => read_data2_out[17]~reg0.DATAIN
read_data2_in[18] => read_data2_out[18]~reg0.DATAIN
read_data2_in[19] => read_data2_out[19]~reg0.DATAIN
read_data2_in[20] => read_data2_out[20]~reg0.DATAIN
read_data2_in[21] => read_data2_out[21]~reg0.DATAIN
read_data2_in[22] => read_data2_out[22]~reg0.DATAIN
read_data2_in[23] => read_data2_out[23]~reg0.DATAIN
read_data2_in[24] => read_data2_out[24]~reg0.DATAIN
read_data2_in[25] => read_data2_out[25]~reg0.DATAIN
read_data2_in[26] => read_data2_out[26]~reg0.DATAIN
read_data2_in[27] => read_data2_out[27]~reg0.DATAIN
read_data2_in[28] => read_data2_out[28]~reg0.DATAIN
read_data2_in[29] => read_data2_out[29]~reg0.DATAIN
read_data2_in[30] => read_data2_out[30]~reg0.DATAIN
read_data2_in[31] => read_data2_out[31]~reg0.DATAIN
sign_ext_imm_in[0] => sign_ext_imm_out[0]~reg0.DATAIN
sign_ext_imm_in[1] => sign_ext_imm_out[1]~reg0.DATAIN
sign_ext_imm_in[2] => sign_ext_imm_out[2]~reg0.DATAIN
sign_ext_imm_in[3] => sign_ext_imm_out[3]~reg0.DATAIN
sign_ext_imm_in[4] => sign_ext_imm_out[4]~reg0.DATAIN
sign_ext_imm_in[5] => sign_ext_imm_out[5]~reg0.DATAIN
sign_ext_imm_in[6] => sign_ext_imm_out[6]~reg0.DATAIN
sign_ext_imm_in[7] => sign_ext_imm_out[7]~reg0.DATAIN
sign_ext_imm_in[8] => sign_ext_imm_out[8]~reg0.DATAIN
sign_ext_imm_in[9] => sign_ext_imm_out[9]~reg0.DATAIN
sign_ext_imm_in[10] => sign_ext_imm_out[10]~reg0.DATAIN
sign_ext_imm_in[11] => sign_ext_imm_out[11]~reg0.DATAIN
sign_ext_imm_in[12] => sign_ext_imm_out[12]~reg0.DATAIN
sign_ext_imm_in[13] => sign_ext_imm_out[13]~reg0.DATAIN
sign_ext_imm_in[14] => sign_ext_imm_out[14]~reg0.DATAIN
sign_ext_imm_in[15] => sign_ext_imm_out[15]~reg0.DATAIN
sign_ext_imm_in[16] => sign_ext_imm_out[16]~reg0.DATAIN
sign_ext_imm_in[17] => sign_ext_imm_out[17]~reg0.DATAIN
sign_ext_imm_in[18] => sign_ext_imm_out[18]~reg0.DATAIN
sign_ext_imm_in[19] => sign_ext_imm_out[19]~reg0.DATAIN
sign_ext_imm_in[20] => sign_ext_imm_out[20]~reg0.DATAIN
sign_ext_imm_in[21] => sign_ext_imm_out[21]~reg0.DATAIN
sign_ext_imm_in[22] => sign_ext_imm_out[22]~reg0.DATAIN
sign_ext_imm_in[23] => sign_ext_imm_out[23]~reg0.DATAIN
sign_ext_imm_in[24] => sign_ext_imm_out[24]~reg0.DATAIN
sign_ext_imm_in[25] => sign_ext_imm_out[25]~reg0.DATAIN
sign_ext_imm_in[26] => sign_ext_imm_out[26]~reg0.DATAIN
sign_ext_imm_in[27] => sign_ext_imm_out[27]~reg0.DATAIN
sign_ext_imm_in[28] => sign_ext_imm_out[28]~reg0.DATAIN
sign_ext_imm_in[29] => sign_ext_imm_out[29]~reg0.DATAIN
sign_ext_imm_in[30] => sign_ext_imm_out[30]~reg0.DATAIN
sign_ext_imm_in[31] => sign_ext_imm_out[31]~reg0.DATAIN
shamnt_in[0] => shamnt_out[0]~reg0.DATAIN
shamnt_in[1] => shamnt_out[1]~reg0.DATAIN
shamnt_in[2] => shamnt_out[2]~reg0.DATAIN
shamnt_in[3] => shamnt_out[3]~reg0.DATAIN
shamnt_in[4] => shamnt_out[4]~reg0.DATAIN
reg_rt_in[0] => reg_rt_out[0]~reg0.DATAIN
reg_rt_in[1] => reg_rt_out[1]~reg0.DATAIN
reg_rt_in[2] => reg_rt_out[2]~reg0.DATAIN
reg_rt_in[3] => reg_rt_out[3]~reg0.DATAIN
reg_rt_in[4] => reg_rt_out[4]~reg0.DATAIN
reg_rd_in[0] => reg_rd_out[0]~reg0.DATAIN
reg_rd_in[1] => reg_rd_out[1]~reg0.DATAIN
reg_rd_in[2] => reg_rd_out[2]~reg0.DATAIN
reg_rd_in[3] => reg_rd_out[3]~reg0.DATAIN
reg_rd_in[4] => reg_rd_out[4]~reg0.DATAIN
beq_in => beq_out~reg0.DATAIN
bne_in => bne_out~reg0.DATAIN
control_wb_out[0] <= control_wb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_wb_out[1] <= control_wb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_wb_out[2] <= control_wb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_mem_out[0] <= control_mem_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_mem_out[1] <= control_mem_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[0] <= reg_dst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[1] <= reg_dst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP_out[0] <= aluOP_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP_out[1] <= aluOP_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP_out[2] <= aluOP_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluOP_out[3] <= aluOP_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluSRC1_out <= aluSRC1_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluSRC2_out <= aluSRC2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[0] <= PC4_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[1] <= PC4_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[2] <= PC4_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[3] <= PC4_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[4] <= PC4_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[5] <= PC4_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[6] <= PC4_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[7] <= PC4_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[8] <= PC4_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[9] <= PC4_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[10] <= PC4_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[11] <= PC4_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[12] <= PC4_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[13] <= PC4_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[14] <= PC4_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[15] <= PC4_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[16] <= PC4_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[17] <= PC4_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[18] <= PC4_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[19] <= PC4_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[20] <= PC4_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[21] <= PC4_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[22] <= PC4_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[23] <= PC4_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[24] <= PC4_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[25] <= PC4_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[26] <= PC4_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[27] <= PC4_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[28] <= PC4_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[29] <= PC4_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[30] <= PC4_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_out[31] <= PC4_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[0] <= read_data1_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[1] <= read_data1_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[2] <= read_data1_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[3] <= read_data1_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[4] <= read_data1_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[5] <= read_data1_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[6] <= read_data1_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[7] <= read_data1_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[8] <= read_data1_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[9] <= read_data1_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[10] <= read_data1_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[11] <= read_data1_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[12] <= read_data1_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[13] <= read_data1_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[14] <= read_data1_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[15] <= read_data1_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[16] <= read_data1_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[17] <= read_data1_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[18] <= read_data1_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[19] <= read_data1_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[20] <= read_data1_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[21] <= read_data1_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[22] <= read_data1_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[23] <= read_data1_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[24] <= read_data1_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[25] <= read_data1_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[26] <= read_data1_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[27] <= read_data1_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[28] <= read_data1_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[29] <= read_data1_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[30] <= read_data1_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data1_out[31] <= read_data1_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[0] <= read_data2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[1] <= read_data2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[2] <= read_data2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[3] <= read_data2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[4] <= read_data2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[5] <= read_data2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[6] <= read_data2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[7] <= read_data2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[8] <= read_data2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[9] <= read_data2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[10] <= read_data2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[11] <= read_data2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[12] <= read_data2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[13] <= read_data2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[14] <= read_data2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[15] <= read_data2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[16] <= read_data2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[17] <= read_data2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[18] <= read_data2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[19] <= read_data2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[20] <= read_data2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[21] <= read_data2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[22] <= read_data2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[23] <= read_data2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[24] <= read_data2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[25] <= read_data2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[26] <= read_data2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[27] <= read_data2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[28] <= read_data2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[29] <= read_data2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[30] <= read_data2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data2_out[31] <= read_data2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[0] <= sign_ext_imm_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[1] <= sign_ext_imm_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[2] <= sign_ext_imm_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[3] <= sign_ext_imm_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[4] <= sign_ext_imm_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[5] <= sign_ext_imm_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[6] <= sign_ext_imm_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[7] <= sign_ext_imm_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[8] <= sign_ext_imm_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[9] <= sign_ext_imm_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[10] <= sign_ext_imm_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[11] <= sign_ext_imm_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[12] <= sign_ext_imm_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[13] <= sign_ext_imm_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[14] <= sign_ext_imm_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[15] <= sign_ext_imm_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[16] <= sign_ext_imm_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[17] <= sign_ext_imm_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[18] <= sign_ext_imm_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[19] <= sign_ext_imm_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[20] <= sign_ext_imm_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[21] <= sign_ext_imm_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[22] <= sign_ext_imm_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[23] <= sign_ext_imm_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[24] <= sign_ext_imm_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[25] <= sign_ext_imm_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[26] <= sign_ext_imm_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[27] <= sign_ext_imm_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[28] <= sign_ext_imm_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[29] <= sign_ext_imm_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[30] <= sign_ext_imm_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm_out[31] <= sign_ext_imm_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamnt_out[0] <= shamnt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamnt_out[1] <= shamnt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamnt_out[2] <= shamnt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamnt_out[3] <= shamnt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamnt_out[4] <= shamnt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rt_out[0] <= reg_rt_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rt_out[1] <= reg_rt_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rt_out[2] <= reg_rt_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rt_out[3] <= reg_rt_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rt_out[4] <= reg_rt_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_out[0] <= reg_rd_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_out[1] <= reg_rd_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_out[2] <= reg_rd_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_out[3] <= reg_rd_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_rd_out[4] <= reg_rd_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
beq_out <= beq_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
bne_out <= bne_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux2:exmux2_jalr
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
A[0] => Z.DATAB
A[1] => Z.DATAB
A[2] => Z.DATAB
A[3] => Z.DATAB
A[4] => Z.DATAB
A[5] => Z.DATAB
A[6] => Z.DATAB
A[7] => Z.DATAB
A[8] => Z.DATAB
A[9] => Z.DATAB
A[10] => Z.DATAB
A[11] => Z.DATAB
A[12] => Z.DATAB
A[13] => Z.DATAB
A[14] => Z.DATAB
A[15] => Z.DATAB
A[16] => Z.DATAB
A[17] => Z.DATAB
A[18] => Z.DATAB
A[19] => Z.DATAB
A[20] => Z.DATAB
A[21] => Z.DATAB
A[22] => Z.DATAB
A[23] => Z.DATAB
A[24] => Z.DATAB
A[25] => Z.DATAB
A[26] => Z.DATAB
A[27] => Z.DATAB
A[28] => Z.DATAB
A[29] => Z.DATAB
A[30] => Z.DATAB
A[31] => Z.DATAB
B[0] => Z.DATAA
B[1] => Z.DATAA
B[2] => Z.DATAA
B[3] => Z.DATAA
B[4] => Z.DATAA
B[5] => Z.DATAA
B[6] => Z.DATAA
B[7] => Z.DATAA
B[8] => Z.DATAA
B[9] => Z.DATAA
B[10] => Z.DATAA
B[11] => Z.DATAA
B[12] => Z.DATAA
B[13] => Z.DATAA
B[14] => Z.DATAA
B[15] => Z.DATAA
B[16] => Z.DATAA
B[17] => Z.DATAA
B[18] => Z.DATAA
B[19] => Z.DATAA
B[20] => Z.DATAA
B[21] => Z.DATAA
B[22] => Z.DATAA
B[23] => Z.DATAA
B[24] => Z.DATAA
B[25] => Z.DATAA
B[26] => Z.DATAA
B[27] => Z.DATAA
B[28] => Z.DATAA
B[29] => Z.DATAA
B[30] => Z.DATAA
B[31] => Z.DATAA
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux2:exmux2_1
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
A[0] => Z.DATAB
A[1] => Z.DATAB
A[2] => Z.DATAB
A[3] => Z.DATAB
A[4] => Z.DATAB
A[5] => Z.DATAB
A[6] => Z.DATAB
A[7] => Z.DATAB
A[8] => Z.DATAB
A[9] => Z.DATAB
A[10] => Z.DATAB
A[11] => Z.DATAB
A[12] => Z.DATAB
A[13] => Z.DATAB
A[14] => Z.DATAB
A[15] => Z.DATAB
A[16] => Z.DATAB
A[17] => Z.DATAB
A[18] => Z.DATAB
A[19] => Z.DATAB
A[20] => Z.DATAB
A[21] => Z.DATAB
A[22] => Z.DATAB
A[23] => Z.DATAB
A[24] => Z.DATAB
A[25] => Z.DATAB
A[26] => Z.DATAB
A[27] => Z.DATAB
A[28] => Z.DATAB
A[29] => Z.DATAB
A[30] => Z.DATAB
A[31] => Z.DATAB
B[0] => Z.DATAA
B[1] => Z.DATAA
B[2] => Z.DATAA
B[3] => Z.DATAA
B[4] => Z.DATAA
B[5] => Z.DATAA
B[6] => Z.DATAA
B[7] => Z.DATAA
B[8] => Z.DATAA
B[9] => Z.DATAA
B[10] => Z.DATAA
B[11] => Z.DATAA
B[12] => Z.DATAA
B[13] => Z.DATAA
B[14] => Z.DATAA
B[15] => Z.DATAA
B[16] => Z.DATAA
B[17] => Z.DATAA
B[18] => Z.DATAA
B[19] => Z.DATAA
B[20] => Z.DATAA
B[21] => Z.DATAA
B[22] => Z.DATAA
B[23] => Z.DATAA
B[24] => Z.DATAA
B[25] => Z.DATAA
B[26] => Z.DATAA
B[27] => Z.DATAA
B[28] => Z.DATAA
B[29] => Z.DATAA
B[30] => Z.DATAA
B[31] => Z.DATAA
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux2:exmux2_2
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
Sel => Z.OUTPUTSELECT
A[0] => Z.DATAB
A[1] => Z.DATAB
A[2] => Z.DATAB
A[3] => Z.DATAB
A[4] => Z.DATAB
A[5] => Z.DATAB
A[6] => Z.DATAB
A[7] => Z.DATAB
A[8] => Z.DATAB
A[9] => Z.DATAB
A[10] => Z.DATAB
A[11] => Z.DATAB
A[12] => Z.DATAB
A[13] => Z.DATAB
A[14] => Z.DATAB
A[15] => Z.DATAB
A[16] => Z.DATAB
A[17] => Z.DATAB
A[18] => Z.DATAB
A[19] => Z.DATAB
A[20] => Z.DATAB
A[21] => Z.DATAB
A[22] => Z.DATAB
A[23] => Z.DATAB
A[24] => Z.DATAB
A[25] => Z.DATAB
A[26] => Z.DATAB
A[27] => Z.DATAB
A[28] => Z.DATAB
A[29] => Z.DATAB
A[30] => Z.DATAB
A[31] => Z.DATAB
B[0] => Z.DATAA
B[1] => Z.DATAA
B[2] => Z.DATAA
B[3] => Z.DATAA
B[4] => Z.DATAA
B[5] => Z.DATAA
B[6] => Z.DATAA
B[7] => Z.DATAA
B[8] => Z.DATAA
B[9] => Z.DATAA
B[10] => Z.DATAA
B[11] => Z.DATAA
B[12] => Z.DATAA
B[13] => Z.DATAA
B[14] => Z.DATAA
B[15] => Z.DATAA
B[16] => Z.DATAA
B[17] => Z.DATAA
B[18] => Z.DATAA
B[19] => Z.DATAA
B[20] => Z.DATAA
B[21] => Z.DATAA
B[22] => Z.DATAA
B[23] => Z.DATAA
B[24] => Z.DATAA
B[25] => Z.DATAA
B[26] => Z.DATAA
B[27] => Z.DATAA
B[28] => Z.DATAA
B[29] => Z.DATAA
B[30] => Z.DATAA
B[31] => Z.DATAA
Z[0] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Z.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Z.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux4:exmux4_indice
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
A[0] => Mux31.IN2
A[1] => Mux30.IN2
A[2] => Mux29.IN2
A[3] => Mux28.IN2
A[4] => Mux27.IN2
A[5] => Mux26.IN2
A[6] => Mux25.IN2
A[7] => Mux24.IN2
A[8] => Mux23.IN2
A[9] => Mux22.IN2
A[10] => Mux21.IN2
A[11] => Mux20.IN2
A[12] => Mux19.IN2
A[13] => Mux18.IN2
A[14] => Mux17.IN2
A[15] => Mux16.IN2
A[16] => Mux15.IN2
A[17] => Mux14.IN2
A[18] => Mux13.IN2
A[19] => Mux12.IN2
A[20] => Mux11.IN2
A[21] => Mux10.IN2
A[22] => Mux9.IN2
A[23] => Mux8.IN2
A[24] => Mux7.IN2
A[25] => Mux6.IN2
A[26] => Mux5.IN2
A[27] => Mux4.IN2
A[28] => Mux3.IN2
A[29] => Mux2.IN2
A[30] => Mux1.IN2
A[31] => Mux0.IN2
B[0] => Mux31.IN3
B[1] => Mux30.IN3
B[2] => Mux29.IN3
B[3] => Mux28.IN3
B[4] => Mux27.IN3
B[5] => Mux26.IN3
B[6] => Mux25.IN3
B[7] => Mux24.IN3
B[8] => Mux23.IN3
B[9] => Mux22.IN3
B[10] => Mux21.IN3
B[11] => Mux20.IN3
B[12] => Mux19.IN3
B[13] => Mux18.IN3
B[14] => Mux17.IN3
B[15] => Mux16.IN3
B[16] => Mux15.IN3
B[17] => Mux14.IN3
B[18] => Mux13.IN3
B[19] => Mux12.IN3
B[20] => Mux11.IN3
B[21] => Mux10.IN3
B[22] => Mux9.IN3
B[23] => Mux8.IN3
B[24] => Mux7.IN3
B[25] => Mux6.IN3
B[26] => Mux5.IN3
B[27] => Mux4.IN3
B[28] => Mux3.IN3
B[29] => Mux2.IN3
B[30] => Mux1.IN3
B[31] => Mux0.IN3
C[0] => Mux31.IN4
C[1] => Mux30.IN4
C[2] => Mux29.IN4
C[3] => Mux28.IN4
C[4] => Mux27.IN4
C[5] => Mux26.IN4
C[6] => Mux25.IN4
C[7] => Mux24.IN4
C[8] => Mux23.IN4
C[9] => Mux22.IN4
C[10] => Mux21.IN4
C[11] => Mux20.IN4
C[12] => Mux19.IN4
C[13] => Mux18.IN4
C[14] => Mux17.IN4
C[15] => Mux16.IN4
C[16] => Mux15.IN4
C[17] => Mux14.IN4
C[18] => Mux13.IN4
C[19] => Mux12.IN4
C[20] => Mux11.IN4
C[21] => Mux10.IN4
C[22] => Mux9.IN4
C[23] => Mux8.IN4
C[24] => Mux7.IN4
C[25] => Mux6.IN4
C[26] => Mux5.IN4
C[27] => Mux4.IN4
C[28] => Mux3.IN4
C[29] => Mux2.IN4
C[30] => Mux1.IN4
C[31] => Mux0.IN4
D[0] => Mux31.IN5
D[1] => Mux30.IN5
D[2] => Mux29.IN5
D[3] => Mux28.IN5
D[4] => Mux27.IN5
D[5] => Mux26.IN5
D[6] => Mux25.IN5
D[7] => Mux24.IN5
D[8] => Mux23.IN5
D[9] => Mux22.IN5
D[10] => Mux21.IN5
D[11] => Mux20.IN5
D[12] => Mux19.IN5
D[13] => Mux18.IN5
D[14] => Mux17.IN5
D[15] => Mux16.IN5
D[16] => Mux15.IN5
D[17] => Mux14.IN5
D[18] => Mux13.IN5
D[19] => Mux12.IN5
D[20] => Mux11.IN5
D[21] => Mux10.IN5
D[22] => Mux9.IN5
D[23] => Mux8.IN5
D[24] => Mux7.IN5
D[25] => Mux6.IN5
D[26] => Mux5.IN5
D[27] => Mux4.IN5
D[28] => Mux3.IN5
D[29] => Mux2.IN5
D[30] => Mux1.IN5
D[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|comparador:idcomparador
a[0] => Equal0.IN31
a[1] => Equal0.IN30
a[2] => Equal0.IN29
a[3] => Equal0.IN28
a[4] => Equal0.IN27
a[5] => Equal0.IN26
a[6] => Equal0.IN25
a[7] => Equal0.IN24
a[8] => Equal0.IN23
a[9] => Equal0.IN22
a[10] => Equal0.IN21
a[11] => Equal0.IN20
a[12] => Equal0.IN19
a[13] => Equal0.IN18
a[14] => Equal0.IN17
a[15] => Equal0.IN16
a[16] => Equal0.IN15
a[17] => Equal0.IN14
a[18] => Equal0.IN13
a[19] => Equal0.IN12
a[20] => Equal0.IN11
a[21] => Equal0.IN10
a[22] => Equal0.IN9
a[23] => Equal0.IN8
a[24] => Equal0.IN7
a[25] => Equal0.IN6
a[26] => Equal0.IN5
a[27] => Equal0.IN4
a[28] => Equal0.IN3
a[29] => Equal0.IN2
a[30] => Equal0.IN1
a[31] => Equal0.IN0
b[0] => Equal0.IN63
b[1] => Equal0.IN62
b[2] => Equal0.IN61
b[3] => Equal0.IN60
b[4] => Equal0.IN59
b[5] => Equal0.IN58
b[6] => Equal0.IN57
b[7] => Equal0.IN56
b[8] => Equal0.IN55
b[9] => Equal0.IN54
b[10] => Equal0.IN53
b[11] => Equal0.IN52
b[12] => Equal0.IN51
b[13] => Equal0.IN50
b[14] => Equal0.IN49
b[15] => Equal0.IN48
b[16] => Equal0.IN47
b[17] => Equal0.IN46
b[18] => Equal0.IN45
b[19] => Equal0.IN44
b[20] => Equal0.IN43
b[21] => Equal0.IN42
b[22] => Equal0.IN41
b[23] => Equal0.IN40
b[24] => Equal0.IN39
b[25] => Equal0.IN38
b[26] => Equal0.IN37
b[27] => Equal0.IN36
b[28] => Equal0.IN35
b[29] => Equal0.IN34
b[30] => Equal0.IN33
b[31] => Equal0.IN32
result <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|somador:exsomador
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|somador:SUBTRATOR_EX
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|ula:exula
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Mux0.IN15
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN19
opcode[0] => Mux17.IN19
opcode[0] => Mux18.IN19
opcode[0] => Mux19.IN19
opcode[0] => Mux20.IN19
opcode[0] => Mux21.IN19
opcode[0] => Mux22.IN19
opcode[0] => Mux23.IN19
opcode[0] => Mux24.IN19
opcode[0] => Mux25.IN19
opcode[0] => Mux26.IN19
opcode[0] => Mux27.IN19
opcode[0] => Mux28.IN19
opcode[0] => Mux29.IN19
opcode[0] => Mux30.IN19
opcode[0] => Mux31.IN19
opcode[0] => Mux32.IN19
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Mux0.IN14
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN18
opcode[1] => Mux17.IN18
opcode[1] => Mux18.IN18
opcode[1] => Mux19.IN18
opcode[1] => Mux20.IN18
opcode[1] => Mux21.IN18
opcode[1] => Mux22.IN18
opcode[1] => Mux23.IN18
opcode[1] => Mux24.IN18
opcode[1] => Mux25.IN18
opcode[1] => Mux26.IN18
opcode[1] => Mux27.IN18
opcode[1] => Mux28.IN18
opcode[1] => Mux29.IN18
opcode[1] => Mux30.IN18
opcode[1] => Mux31.IN18
opcode[1] => Mux32.IN18
opcode[2] => Equal0.IN5
opcode[2] => Equal1.IN5
opcode[2] => Mux0.IN13
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN17
opcode[2] => Mux17.IN17
opcode[2] => Mux18.IN17
opcode[2] => Mux19.IN17
opcode[2] => Mux20.IN17
opcode[2] => Mux21.IN17
opcode[2] => Mux22.IN17
opcode[2] => Mux23.IN17
opcode[2] => Mux24.IN17
opcode[2] => Mux25.IN17
opcode[2] => Mux26.IN17
opcode[2] => Mux27.IN17
opcode[2] => Mux28.IN17
opcode[2] => Mux29.IN17
opcode[2] => Mux30.IN17
opcode[2] => Mux31.IN17
opcode[2] => Mux32.IN17
opcode[3] => Equal0.IN4
opcode[3] => Equal1.IN4
opcode[3] => Mux0.IN12
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN16
opcode[3] => Mux17.IN16
opcode[3] => Mux18.IN16
opcode[3] => Mux19.IN16
opcode[3] => Mux20.IN16
opcode[3] => Mux21.IN16
opcode[3] => Mux22.IN16
opcode[3] => Mux23.IN16
opcode[3] => Mux24.IN16
opcode[3] => Mux25.IN16
opcode[3] => Mux26.IN16
opcode[3] => Mux27.IN16
opcode[3] => Mux28.IN16
opcode[3] => Mux29.IN16
opcode[3] => Mux30.IN16
opcode[3] => Mux31.IN16
opcode[3] => Mux32.IN16
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => LessThan0.IN32
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => ShiftLeft0.IN31
A[0] => ShiftRight0.IN31
A[0] => ShiftRight1.IN30
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => LessThan0.IN31
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => ShiftLeft0.IN30
A[1] => ShiftRight0.IN30
A[1] => ShiftRight1.IN29
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => LessThan0.IN30
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => ShiftLeft0.IN29
A[2] => ShiftRight0.IN29
A[2] => ShiftRight1.IN28
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => LessThan0.IN29
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => ShiftLeft0.IN28
A[3] => ShiftRight0.IN28
A[3] => ShiftRight1.IN27
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => LessThan0.IN28
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => ShiftLeft0.IN27
A[4] => ShiftRight0.IN27
A[4] => ShiftRight1.IN26
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => LessThan0.IN27
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => ShiftLeft0.IN26
A[5] => ShiftRight0.IN26
A[5] => ShiftRight1.IN25
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => LessThan0.IN26
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => ShiftLeft0.IN25
A[6] => ShiftRight0.IN25
A[6] => ShiftRight1.IN24
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => LessThan0.IN25
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => ShiftLeft0.IN24
A[7] => ShiftRight0.IN24
A[7] => ShiftRight1.IN23
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => LessThan0.IN24
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => ShiftLeft0.IN23
A[8] => ShiftRight0.IN23
A[8] => ShiftRight1.IN22
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => LessThan0.IN23
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => ShiftLeft0.IN22
A[9] => ShiftRight0.IN22
A[9] => ShiftRight1.IN21
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => LessThan0.IN22
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => ShiftLeft0.IN21
A[10] => ShiftRight0.IN21
A[10] => ShiftRight1.IN20
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => LessThan0.IN21
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => ShiftLeft0.IN20
A[11] => ShiftRight0.IN20
A[11] => ShiftRight1.IN19
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => LessThan0.IN20
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => ShiftLeft0.IN19
A[12] => ShiftRight0.IN19
A[12] => ShiftRight1.IN18
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => LessThan0.IN19
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => ShiftLeft0.IN18
A[13] => ShiftRight0.IN18
A[13] => ShiftRight1.IN17
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => LessThan0.IN18
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => ShiftLeft0.IN17
A[14] => ShiftRight0.IN17
A[14] => ShiftRight1.IN16
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => LessThan0.IN17
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => ShiftLeft0.IN16
A[15] => ShiftRight0.IN16
A[15] => ShiftRight1.IN15
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => LessThan0.IN16
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => ShiftLeft0.IN15
A[16] => ShiftRight0.IN15
A[16] => ShiftRight1.IN14
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => LessThan0.IN15
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => ShiftLeft0.IN14
A[17] => ShiftRight0.IN14
A[17] => ShiftRight1.IN13
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => LessThan0.IN14
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => ShiftLeft0.IN13
A[18] => ShiftRight0.IN13
A[18] => ShiftRight1.IN12
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => LessThan0.IN13
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => ShiftLeft0.IN12
A[19] => ShiftRight0.IN12
A[19] => ShiftRight1.IN11
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => LessThan0.IN12
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => ShiftLeft0.IN11
A[20] => ShiftRight0.IN11
A[20] => ShiftRight1.IN10
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => LessThan0.IN11
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => ShiftLeft0.IN10
A[21] => ShiftRight0.IN10
A[21] => ShiftRight1.IN9
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => LessThan0.IN10
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => ShiftLeft0.IN9
A[22] => ShiftRight0.IN9
A[22] => ShiftRight1.IN8
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => LessThan0.IN9
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => ShiftLeft0.IN8
A[23] => ShiftRight0.IN8
A[23] => ShiftRight1.IN7
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => LessThan0.IN8
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => ShiftLeft0.IN7
A[24] => ShiftRight0.IN7
A[24] => ShiftRight1.IN6
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => LessThan0.IN7
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => ShiftLeft0.IN6
A[25] => ShiftRight0.IN6
A[25] => ShiftRight1.IN5
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => LessThan0.IN6
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => ShiftLeft0.IN5
A[26] => ShiftRight0.IN5
A[26] => ShiftRight1.IN4
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => LessThan0.IN5
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => ShiftLeft0.IN4
A[27] => ShiftRight0.IN4
A[27] => ShiftRight1.IN3
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => LessThan0.IN4
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => ShiftLeft0.IN3
A[28] => ShiftRight0.IN3
A[28] => ShiftRight1.IN2
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => LessThan0.IN3
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => ShiftLeft0.IN2
A[29] => ShiftRight0.IN2
A[29] => ShiftRight1.IN1
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => LessThan0.IN2
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => ShiftLeft0.IN1
A[30] => ShiftRight0.IN1
A[30] => ShiftRight1.IN0
A[31] => process_0.IN0
A[31] => process_0.IN1
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => LessThan0.IN1
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => a32.IN0
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add0.IN64
B[0] => LessThan0.IN64
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => ShiftLeft0.IN63
B[0] => ShiftRight0.IN63
B[0] => ShiftRight1.IN63
B[0] => Add1.IN32
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add0.IN63
B[1] => LessThan0.IN63
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => ShiftLeft0.IN62
B[1] => ShiftRight0.IN62
B[1] => ShiftRight1.IN62
B[1] => Add1.IN31
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add0.IN62
B[2] => LessThan0.IN62
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => ShiftLeft0.IN61
B[2] => ShiftRight0.IN61
B[2] => ShiftRight1.IN61
B[2] => Add1.IN30
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add0.IN61
B[3] => LessThan0.IN61
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => ShiftLeft0.IN60
B[3] => ShiftRight0.IN60
B[3] => ShiftRight1.IN60
B[3] => Add1.IN29
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add0.IN60
B[4] => LessThan0.IN60
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => ShiftLeft0.IN59
B[4] => ShiftRight0.IN59
B[4] => ShiftRight1.IN59
B[4] => Add1.IN28
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add0.IN59
B[5] => LessThan0.IN59
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => ShiftLeft0.IN58
B[5] => ShiftRight0.IN58
B[5] => ShiftRight1.IN58
B[5] => Add1.IN27
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add0.IN58
B[6] => LessThan0.IN58
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => ShiftLeft0.IN57
B[6] => ShiftRight0.IN57
B[6] => ShiftRight1.IN57
B[6] => Add1.IN26
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add0.IN57
B[7] => LessThan0.IN57
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => ShiftLeft0.IN56
B[7] => ShiftRight0.IN56
B[7] => ShiftRight1.IN56
B[7] => Add1.IN25
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add0.IN56
B[8] => LessThan0.IN56
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => ShiftLeft0.IN55
B[8] => ShiftRight0.IN55
B[8] => ShiftRight1.IN55
B[8] => Add1.IN24
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add0.IN55
B[9] => LessThan0.IN55
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => ShiftLeft0.IN54
B[9] => ShiftRight0.IN54
B[9] => ShiftRight1.IN54
B[9] => Add1.IN23
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add0.IN54
B[10] => LessThan0.IN54
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => ShiftLeft0.IN53
B[10] => ShiftRight0.IN53
B[10] => ShiftRight1.IN53
B[10] => Add1.IN22
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add0.IN53
B[11] => LessThan0.IN53
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => ShiftLeft0.IN52
B[11] => ShiftRight0.IN52
B[11] => ShiftRight1.IN52
B[11] => Add1.IN21
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add0.IN52
B[12] => LessThan0.IN52
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => ShiftLeft0.IN51
B[12] => ShiftRight0.IN51
B[12] => ShiftRight1.IN51
B[12] => Add1.IN20
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add0.IN51
B[13] => LessThan0.IN51
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => ShiftLeft0.IN50
B[13] => ShiftRight0.IN50
B[13] => ShiftRight1.IN50
B[13] => Add1.IN19
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add0.IN50
B[14] => LessThan0.IN50
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => ShiftLeft0.IN49
B[14] => ShiftRight0.IN49
B[14] => ShiftRight1.IN49
B[14] => Add1.IN18
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add0.IN49
B[15] => LessThan0.IN49
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => ShiftLeft0.IN48
B[15] => ShiftRight0.IN48
B[15] => ShiftRight1.IN48
B[15] => Add1.IN17
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add0.IN48
B[16] => LessThan0.IN48
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => ShiftLeft0.IN47
B[16] => ShiftRight0.IN47
B[16] => ShiftRight1.IN47
B[16] => Add1.IN16
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add0.IN47
B[17] => LessThan0.IN47
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => ShiftLeft0.IN46
B[17] => ShiftRight0.IN46
B[17] => ShiftRight1.IN46
B[17] => Add1.IN15
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add0.IN46
B[18] => LessThan0.IN46
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => ShiftLeft0.IN45
B[18] => ShiftRight0.IN45
B[18] => ShiftRight1.IN45
B[18] => Add1.IN14
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add0.IN45
B[19] => LessThan0.IN45
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => ShiftLeft0.IN44
B[19] => ShiftRight0.IN44
B[19] => ShiftRight1.IN44
B[19] => Add1.IN13
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add0.IN44
B[20] => LessThan0.IN44
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => ShiftLeft0.IN43
B[20] => ShiftRight0.IN43
B[20] => ShiftRight1.IN43
B[20] => Add1.IN12
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add0.IN43
B[21] => LessThan0.IN43
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => ShiftLeft0.IN42
B[21] => ShiftRight0.IN42
B[21] => ShiftRight1.IN42
B[21] => Add1.IN11
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add0.IN42
B[22] => LessThan0.IN42
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => ShiftLeft0.IN41
B[22] => ShiftRight0.IN41
B[22] => ShiftRight1.IN41
B[22] => Add1.IN10
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add0.IN41
B[23] => LessThan0.IN41
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => ShiftLeft0.IN40
B[23] => ShiftRight0.IN40
B[23] => ShiftRight1.IN40
B[23] => Add1.IN9
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add0.IN40
B[24] => LessThan0.IN40
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => ShiftLeft0.IN39
B[24] => ShiftRight0.IN39
B[24] => ShiftRight1.IN39
B[24] => Add1.IN8
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add0.IN39
B[25] => LessThan0.IN39
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => ShiftLeft0.IN38
B[25] => ShiftRight0.IN38
B[25] => ShiftRight1.IN38
B[25] => Add1.IN7
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add0.IN38
B[26] => LessThan0.IN38
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => ShiftLeft0.IN37
B[26] => ShiftRight0.IN37
B[26] => ShiftRight1.IN37
B[26] => Add1.IN6
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add0.IN37
B[27] => LessThan0.IN37
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => ShiftLeft0.IN36
B[27] => ShiftRight0.IN36
B[27] => ShiftRight1.IN36
B[27] => Add1.IN5
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add0.IN36
B[28] => LessThan0.IN36
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => ShiftLeft0.IN35
B[28] => ShiftRight0.IN35
B[28] => ShiftRight1.IN35
B[28] => Add1.IN4
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add0.IN35
B[29] => LessThan0.IN35
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => ShiftLeft0.IN34
B[29] => ShiftRight0.IN34
B[29] => ShiftRight1.IN34
B[29] => Add1.IN3
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add0.IN34
B[30] => LessThan0.IN34
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => ShiftLeft0.IN33
B[30] => ShiftRight0.IN33
B[30] => ShiftRight1.IN33
B[30] => Add1.IN2
B[31] => process_0.IN1
B[31] => process_0.IN1
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add0.IN33
B[31] => LessThan0.IN33
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => ShiftLeft0.IN32
B[31] => ShiftRight0.IN32
B[31] => ShiftRight1.IN31
B[31] => ShiftRight1.IN32
B[31] => Add1.IN1
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
ovfl <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|regexmem:exmem_pipeline
clk => write_reg_dst_out[0]~reg0.CLK
clk => write_reg_dst_out[1]~reg0.CLK
clk => write_reg_dst_out[2]~reg0.CLK
clk => write_reg_dst_out[3]~reg0.CLK
clk => write_reg_dst_out[4]~reg0.CLK
clk => write_data_out[0]~reg0.CLK
clk => write_data_out[1]~reg0.CLK
clk => write_data_out[2]~reg0.CLK
clk => write_data_out[3]~reg0.CLK
clk => write_data_out[4]~reg0.CLK
clk => write_data_out[5]~reg0.CLK
clk => write_data_out[6]~reg0.CLK
clk => write_data_out[7]~reg0.CLK
clk => write_data_out[8]~reg0.CLK
clk => write_data_out[9]~reg0.CLK
clk => write_data_out[10]~reg0.CLK
clk => write_data_out[11]~reg0.CLK
clk => write_data_out[12]~reg0.CLK
clk => write_data_out[13]~reg0.CLK
clk => write_data_out[14]~reg0.CLK
clk => write_data_out[15]~reg0.CLK
clk => write_data_out[16]~reg0.CLK
clk => write_data_out[17]~reg0.CLK
clk => write_data_out[18]~reg0.CLK
clk => write_data_out[19]~reg0.CLK
clk => write_data_out[20]~reg0.CLK
clk => write_data_out[21]~reg0.CLK
clk => write_data_out[22]~reg0.CLK
clk => write_data_out[23]~reg0.CLK
clk => write_data_out[24]~reg0.CLK
clk => write_data_out[25]~reg0.CLK
clk => write_data_out[26]~reg0.CLK
clk => write_data_out[27]~reg0.CLK
clk => write_data_out[28]~reg0.CLK
clk => write_data_out[29]~reg0.CLK
clk => write_data_out[30]~reg0.CLK
clk => write_data_out[31]~reg0.CLK
clk => adress_out[0]~reg0.CLK
clk => adress_out[1]~reg0.CLK
clk => adress_out[2]~reg0.CLK
clk => adress_out[3]~reg0.CLK
clk => adress_out[4]~reg0.CLK
clk => adress_out[5]~reg0.CLK
clk => adress_out[6]~reg0.CLK
clk => adress_out[7]~reg0.CLK
clk => adress_out[8]~reg0.CLK
clk => adress_out[9]~reg0.CLK
clk => adress_out[10]~reg0.CLK
clk => adress_out[11]~reg0.CLK
clk => adress_out[12]~reg0.CLK
clk => adress_out[13]~reg0.CLK
clk => adress_out[14]~reg0.CLK
clk => adress_out[15]~reg0.CLK
clk => adress_out[16]~reg0.CLK
clk => adress_out[17]~reg0.CLK
clk => adress_out[18]~reg0.CLK
clk => adress_out[19]~reg0.CLK
clk => adress_out[20]~reg0.CLK
clk => adress_out[21]~reg0.CLK
clk => adress_out[22]~reg0.CLK
clk => adress_out[23]~reg0.CLK
clk => adress_out[24]~reg0.CLK
clk => adress_out[25]~reg0.CLK
clk => adress_out[26]~reg0.CLK
clk => adress_out[27]~reg0.CLK
clk => adress_out[28]~reg0.CLK
clk => adress_out[29]~reg0.CLK
clk => adress_out[30]~reg0.CLK
clk => adress_out[31]~reg0.CLK
clk => mem_write_out~reg0.CLK
clk => mem_read_out~reg0.CLK
clk => PC4_shift_out[0]~reg0.CLK
clk => PC4_shift_out[1]~reg0.CLK
clk => PC4_shift_out[2]~reg0.CLK
clk => PC4_shift_out[3]~reg0.CLK
clk => PC4_shift_out[4]~reg0.CLK
clk => PC4_shift_out[5]~reg0.CLK
clk => PC4_shift_out[6]~reg0.CLK
clk => PC4_shift_out[7]~reg0.CLK
clk => PC4_shift_out[8]~reg0.CLK
clk => PC4_shift_out[9]~reg0.CLK
clk => PC4_shift_out[10]~reg0.CLK
clk => PC4_shift_out[11]~reg0.CLK
clk => PC4_shift_out[12]~reg0.CLK
clk => PC4_shift_out[13]~reg0.CLK
clk => PC4_shift_out[14]~reg0.CLK
clk => PC4_shift_out[15]~reg0.CLK
clk => PC4_shift_out[16]~reg0.CLK
clk => PC4_shift_out[17]~reg0.CLK
clk => PC4_shift_out[18]~reg0.CLK
clk => PC4_shift_out[19]~reg0.CLK
clk => PC4_shift_out[20]~reg0.CLK
clk => PC4_shift_out[21]~reg0.CLK
clk => PC4_shift_out[22]~reg0.CLK
clk => PC4_shift_out[23]~reg0.CLK
clk => PC4_shift_out[24]~reg0.CLK
clk => PC4_shift_out[25]~reg0.CLK
clk => PC4_shift_out[26]~reg0.CLK
clk => PC4_shift_out[27]~reg0.CLK
clk => PC4_shift_out[28]~reg0.CLK
clk => PC4_shift_out[29]~reg0.CLK
clk => PC4_shift_out[30]~reg0.CLK
clk => PC4_shift_out[31]~reg0.CLK
clk => control_wb_out[0]~reg0.CLK
clk => control_wb_out[1]~reg0.CLK
clk => control_wb_out[2]~reg0.CLK
control_wb_in[0] => control_wb_out[0]~reg0.DATAIN
control_wb_in[1] => control_wb_out[1]~reg0.DATAIN
control_wb_in[2] => control_wb_out[2]~reg0.DATAIN
control_mem_in[0] => mem_write_out~reg0.DATAIN
control_mem_in[1] => mem_read_out~reg0.DATAIN
PC4_shift_in[0] => PC4_shift_out[0]~reg0.DATAIN
PC4_shift_in[1] => PC4_shift_out[1]~reg0.DATAIN
PC4_shift_in[2] => PC4_shift_out[2]~reg0.DATAIN
PC4_shift_in[3] => PC4_shift_out[3]~reg0.DATAIN
PC4_shift_in[4] => PC4_shift_out[4]~reg0.DATAIN
PC4_shift_in[5] => PC4_shift_out[5]~reg0.DATAIN
PC4_shift_in[6] => PC4_shift_out[6]~reg0.DATAIN
PC4_shift_in[7] => PC4_shift_out[7]~reg0.DATAIN
PC4_shift_in[8] => PC4_shift_out[8]~reg0.DATAIN
PC4_shift_in[9] => PC4_shift_out[9]~reg0.DATAIN
PC4_shift_in[10] => PC4_shift_out[10]~reg0.DATAIN
PC4_shift_in[11] => PC4_shift_out[11]~reg0.DATAIN
PC4_shift_in[12] => PC4_shift_out[12]~reg0.DATAIN
PC4_shift_in[13] => PC4_shift_out[13]~reg0.DATAIN
PC4_shift_in[14] => PC4_shift_out[14]~reg0.DATAIN
PC4_shift_in[15] => PC4_shift_out[15]~reg0.DATAIN
PC4_shift_in[16] => PC4_shift_out[16]~reg0.DATAIN
PC4_shift_in[17] => PC4_shift_out[17]~reg0.DATAIN
PC4_shift_in[18] => PC4_shift_out[18]~reg0.DATAIN
PC4_shift_in[19] => PC4_shift_out[19]~reg0.DATAIN
PC4_shift_in[20] => PC4_shift_out[20]~reg0.DATAIN
PC4_shift_in[21] => PC4_shift_out[21]~reg0.DATAIN
PC4_shift_in[22] => PC4_shift_out[22]~reg0.DATAIN
PC4_shift_in[23] => PC4_shift_out[23]~reg0.DATAIN
PC4_shift_in[24] => PC4_shift_out[24]~reg0.DATAIN
PC4_shift_in[25] => PC4_shift_out[25]~reg0.DATAIN
PC4_shift_in[26] => PC4_shift_out[26]~reg0.DATAIN
PC4_shift_in[27] => PC4_shift_out[27]~reg0.DATAIN
PC4_shift_in[28] => PC4_shift_out[28]~reg0.DATAIN
PC4_shift_in[29] => PC4_shift_out[29]~reg0.DATAIN
PC4_shift_in[30] => PC4_shift_out[30]~reg0.DATAIN
PC4_shift_in[31] => PC4_shift_out[31]~reg0.DATAIN
ula_result_in[0] => adress_out[0]~reg0.DATAIN
ula_result_in[1] => adress_out[1]~reg0.DATAIN
ula_result_in[2] => adress_out[2]~reg0.DATAIN
ula_result_in[3] => adress_out[3]~reg0.DATAIN
ula_result_in[4] => adress_out[4]~reg0.DATAIN
ula_result_in[5] => adress_out[5]~reg0.DATAIN
ula_result_in[6] => adress_out[6]~reg0.DATAIN
ula_result_in[7] => adress_out[7]~reg0.DATAIN
ula_result_in[8] => adress_out[8]~reg0.DATAIN
ula_result_in[9] => adress_out[9]~reg0.DATAIN
ula_result_in[10] => adress_out[10]~reg0.DATAIN
ula_result_in[11] => adress_out[11]~reg0.DATAIN
ula_result_in[12] => adress_out[12]~reg0.DATAIN
ula_result_in[13] => adress_out[13]~reg0.DATAIN
ula_result_in[14] => adress_out[14]~reg0.DATAIN
ula_result_in[15] => adress_out[15]~reg0.DATAIN
ula_result_in[16] => adress_out[16]~reg0.DATAIN
ula_result_in[17] => adress_out[17]~reg0.DATAIN
ula_result_in[18] => adress_out[18]~reg0.DATAIN
ula_result_in[19] => adress_out[19]~reg0.DATAIN
ula_result_in[20] => adress_out[20]~reg0.DATAIN
ula_result_in[21] => adress_out[21]~reg0.DATAIN
ula_result_in[22] => adress_out[22]~reg0.DATAIN
ula_result_in[23] => adress_out[23]~reg0.DATAIN
ula_result_in[24] => adress_out[24]~reg0.DATAIN
ula_result_in[25] => adress_out[25]~reg0.DATAIN
ula_result_in[26] => adress_out[26]~reg0.DATAIN
ula_result_in[27] => adress_out[27]~reg0.DATAIN
ula_result_in[28] => adress_out[28]~reg0.DATAIN
ula_result_in[29] => adress_out[29]~reg0.DATAIN
ula_result_in[30] => adress_out[30]~reg0.DATAIN
ula_result_in[31] => adress_out[31]~reg0.DATAIN
writa_data_in[0] => write_data_out[0]~reg0.DATAIN
writa_data_in[1] => write_data_out[1]~reg0.DATAIN
writa_data_in[2] => write_data_out[2]~reg0.DATAIN
writa_data_in[3] => write_data_out[3]~reg0.DATAIN
writa_data_in[4] => write_data_out[4]~reg0.DATAIN
writa_data_in[5] => write_data_out[5]~reg0.DATAIN
writa_data_in[6] => write_data_out[6]~reg0.DATAIN
writa_data_in[7] => write_data_out[7]~reg0.DATAIN
writa_data_in[8] => write_data_out[8]~reg0.DATAIN
writa_data_in[9] => write_data_out[9]~reg0.DATAIN
writa_data_in[10] => write_data_out[10]~reg0.DATAIN
writa_data_in[11] => write_data_out[11]~reg0.DATAIN
writa_data_in[12] => write_data_out[12]~reg0.DATAIN
writa_data_in[13] => write_data_out[13]~reg0.DATAIN
writa_data_in[14] => write_data_out[14]~reg0.DATAIN
writa_data_in[15] => write_data_out[15]~reg0.DATAIN
writa_data_in[16] => write_data_out[16]~reg0.DATAIN
writa_data_in[17] => write_data_out[17]~reg0.DATAIN
writa_data_in[18] => write_data_out[18]~reg0.DATAIN
writa_data_in[19] => write_data_out[19]~reg0.DATAIN
writa_data_in[20] => write_data_out[20]~reg0.DATAIN
writa_data_in[21] => write_data_out[21]~reg0.DATAIN
writa_data_in[22] => write_data_out[22]~reg0.DATAIN
writa_data_in[23] => write_data_out[23]~reg0.DATAIN
writa_data_in[24] => write_data_out[24]~reg0.DATAIN
writa_data_in[25] => write_data_out[25]~reg0.DATAIN
writa_data_in[26] => write_data_out[26]~reg0.DATAIN
writa_data_in[27] => write_data_out[27]~reg0.DATAIN
writa_data_in[28] => write_data_out[28]~reg0.DATAIN
writa_data_in[29] => write_data_out[29]~reg0.DATAIN
writa_data_in[30] => write_data_out[30]~reg0.DATAIN
writa_data_in[31] => write_data_out[31]~reg0.DATAIN
write_reg_dst_in[0] => write_reg_dst_out[0]~reg0.DATAIN
write_reg_dst_in[1] => write_reg_dst_out[1]~reg0.DATAIN
write_reg_dst_in[2] => write_reg_dst_out[2]~reg0.DATAIN
write_reg_dst_in[3] => write_reg_dst_out[3]~reg0.DATAIN
write_reg_dst_in[4] => write_reg_dst_out[4]~reg0.DATAIN
control_wb_out[0] <= control_wb_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_wb_out[1] <= control_wb_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
control_wb_out[2] <= control_wb_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[0] <= PC4_shift_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[1] <= PC4_shift_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[2] <= PC4_shift_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[3] <= PC4_shift_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[4] <= PC4_shift_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[5] <= PC4_shift_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[6] <= PC4_shift_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[7] <= PC4_shift_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[8] <= PC4_shift_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[9] <= PC4_shift_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[10] <= PC4_shift_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[11] <= PC4_shift_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[12] <= PC4_shift_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[13] <= PC4_shift_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[14] <= PC4_shift_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[15] <= PC4_shift_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[16] <= PC4_shift_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[17] <= PC4_shift_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[18] <= PC4_shift_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[19] <= PC4_shift_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[20] <= PC4_shift_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[21] <= PC4_shift_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[22] <= PC4_shift_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[23] <= PC4_shift_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[24] <= PC4_shift_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[25] <= PC4_shift_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[26] <= PC4_shift_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[27] <= PC4_shift_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[28] <= PC4_shift_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[29] <= PC4_shift_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[30] <= PC4_shift_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[31] <= PC4_shift_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read_out <= mem_read_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write_out <= mem_write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[0] <= adress_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[1] <= adress_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[2] <= adress_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[3] <= adress_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[4] <= adress_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[5] <= adress_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[6] <= adress_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[7] <= adress_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[8] <= adress_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[9] <= adress_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[10] <= adress_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[11] <= adress_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[12] <= adress_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[13] <= adress_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[14] <= adress_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[15] <= adress_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[16] <= adress_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[17] <= adress_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[18] <= adress_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[19] <= adress_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[20] <= adress_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[21] <= adress_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[22] <= adress_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[23] <= adress_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[24] <= adress_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[25] <= adress_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[26] <= adress_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[27] <= adress_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[28] <= adress_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[29] <= adress_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[30] <= adress_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[31] <= adress_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[0] <= write_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[1] <= write_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[2] <= write_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[3] <= write_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[4] <= write_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[5] <= write_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[6] <= write_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[7] <= write_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[8] <= write_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[9] <= write_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[10] <= write_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[11] <= write_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[12] <= write_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[13] <= write_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[14] <= write_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[15] <= write_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[16] <= write_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[17] <= write_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[18] <= write_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[19] <= write_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[20] <= write_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[21] <= write_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[22] <= write_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[23] <= write_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[24] <= write_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[25] <= write_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[26] <= write_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[27] <= write_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[28] <= write_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[29] <= write_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[30] <= write_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_out[31] <= write_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_dst_out[0] <= write_reg_dst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_dst_out[1] <= write_reg_dst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_dst_out[2] <= write_reg_dst_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_dst_out[3] <= write_reg_dst_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_reg_dst_out[4] <= write_reg_dst_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|memdados:mem_memdados
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|mipspipeline|memdados:mem_memdados|altsyncram:altsyncram_component
wren_a => altsyncram_18d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_18d1:auto_generated.data_a[0]
data_a[1] => altsyncram_18d1:auto_generated.data_a[1]
data_a[2] => altsyncram_18d1:auto_generated.data_a[2]
data_a[3] => altsyncram_18d1:auto_generated.data_a[3]
data_a[4] => altsyncram_18d1:auto_generated.data_a[4]
data_a[5] => altsyncram_18d1:auto_generated.data_a[5]
data_a[6] => altsyncram_18d1:auto_generated.data_a[6]
data_a[7] => altsyncram_18d1:auto_generated.data_a[7]
data_a[8] => altsyncram_18d1:auto_generated.data_a[8]
data_a[9] => altsyncram_18d1:auto_generated.data_a[9]
data_a[10] => altsyncram_18d1:auto_generated.data_a[10]
data_a[11] => altsyncram_18d1:auto_generated.data_a[11]
data_a[12] => altsyncram_18d1:auto_generated.data_a[12]
data_a[13] => altsyncram_18d1:auto_generated.data_a[13]
data_a[14] => altsyncram_18d1:auto_generated.data_a[14]
data_a[15] => altsyncram_18d1:auto_generated.data_a[15]
data_a[16] => altsyncram_18d1:auto_generated.data_a[16]
data_a[17] => altsyncram_18d1:auto_generated.data_a[17]
data_a[18] => altsyncram_18d1:auto_generated.data_a[18]
data_a[19] => altsyncram_18d1:auto_generated.data_a[19]
data_a[20] => altsyncram_18d1:auto_generated.data_a[20]
data_a[21] => altsyncram_18d1:auto_generated.data_a[21]
data_a[22] => altsyncram_18d1:auto_generated.data_a[22]
data_a[23] => altsyncram_18d1:auto_generated.data_a[23]
data_a[24] => altsyncram_18d1:auto_generated.data_a[24]
data_a[25] => altsyncram_18d1:auto_generated.data_a[25]
data_a[26] => altsyncram_18d1:auto_generated.data_a[26]
data_a[27] => altsyncram_18d1:auto_generated.data_a[27]
data_a[28] => altsyncram_18d1:auto_generated.data_a[28]
data_a[29] => altsyncram_18d1:auto_generated.data_a[29]
data_a[30] => altsyncram_18d1:auto_generated.data_a[30]
data_a[31] => altsyncram_18d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_18d1:auto_generated.address_a[0]
address_a[1] => altsyncram_18d1:auto_generated.address_a[1]
address_a[2] => altsyncram_18d1:auto_generated.address_a[2]
address_a[3] => altsyncram_18d1:auto_generated.address_a[3]
address_a[4] => altsyncram_18d1:auto_generated.address_a[4]
address_a[5] => altsyncram_18d1:auto_generated.address_a[5]
address_a[6] => altsyncram_18d1:auto_generated.address_a[6]
address_a[7] => altsyncram_18d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_18d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_18d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_18d1:auto_generated.q_a[1]
q_a[2] <= altsyncram_18d1:auto_generated.q_a[2]
q_a[3] <= altsyncram_18d1:auto_generated.q_a[3]
q_a[4] <= altsyncram_18d1:auto_generated.q_a[4]
q_a[5] <= altsyncram_18d1:auto_generated.q_a[5]
q_a[6] <= altsyncram_18d1:auto_generated.q_a[6]
q_a[7] <= altsyncram_18d1:auto_generated.q_a[7]
q_a[8] <= altsyncram_18d1:auto_generated.q_a[8]
q_a[9] <= altsyncram_18d1:auto_generated.q_a[9]
q_a[10] <= altsyncram_18d1:auto_generated.q_a[10]
q_a[11] <= altsyncram_18d1:auto_generated.q_a[11]
q_a[12] <= altsyncram_18d1:auto_generated.q_a[12]
q_a[13] <= altsyncram_18d1:auto_generated.q_a[13]
q_a[14] <= altsyncram_18d1:auto_generated.q_a[14]
q_a[15] <= altsyncram_18d1:auto_generated.q_a[15]
q_a[16] <= altsyncram_18d1:auto_generated.q_a[16]
q_a[17] <= altsyncram_18d1:auto_generated.q_a[17]
q_a[18] <= altsyncram_18d1:auto_generated.q_a[18]
q_a[19] <= altsyncram_18d1:auto_generated.q_a[19]
q_a[20] <= altsyncram_18d1:auto_generated.q_a[20]
q_a[21] <= altsyncram_18d1:auto_generated.q_a[21]
q_a[22] <= altsyncram_18d1:auto_generated.q_a[22]
q_a[23] <= altsyncram_18d1:auto_generated.q_a[23]
q_a[24] <= altsyncram_18d1:auto_generated.q_a[24]
q_a[25] <= altsyncram_18d1:auto_generated.q_a[25]
q_a[26] <= altsyncram_18d1:auto_generated.q_a[26]
q_a[27] <= altsyncram_18d1:auto_generated.q_a[27]
q_a[28] <= altsyncram_18d1:auto_generated.q_a[28]
q_a[29] <= altsyncram_18d1:auto_generated.q_a[29]
q_a[30] <= altsyncram_18d1:auto_generated.q_a[30]
q_a[31] <= altsyncram_18d1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|mipspipeline|memdados:mem_memdados|altsyncram:altsyncram_component|altsyncram_18d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|mipspipeline|regmemwb:memwb_pipeline
clk => PC4_shift_out[0]~reg0.CLK
clk => PC4_shift_out[1]~reg0.CLK
clk => PC4_shift_out[2]~reg0.CLK
clk => PC4_shift_out[3]~reg0.CLK
clk => PC4_shift_out[4]~reg0.CLK
clk => PC4_shift_out[5]~reg0.CLK
clk => PC4_shift_out[6]~reg0.CLK
clk => PC4_shift_out[7]~reg0.CLK
clk => PC4_shift_out[8]~reg0.CLK
clk => PC4_shift_out[9]~reg0.CLK
clk => PC4_shift_out[10]~reg0.CLK
clk => PC4_shift_out[11]~reg0.CLK
clk => PC4_shift_out[12]~reg0.CLK
clk => PC4_shift_out[13]~reg0.CLK
clk => PC4_shift_out[14]~reg0.CLK
clk => PC4_shift_out[15]~reg0.CLK
clk => PC4_shift_out[16]~reg0.CLK
clk => PC4_shift_out[17]~reg0.CLK
clk => PC4_shift_out[18]~reg0.CLK
clk => PC4_shift_out[19]~reg0.CLK
clk => PC4_shift_out[20]~reg0.CLK
clk => PC4_shift_out[21]~reg0.CLK
clk => PC4_shift_out[22]~reg0.CLK
clk => PC4_shift_out[23]~reg0.CLK
clk => PC4_shift_out[24]~reg0.CLK
clk => PC4_shift_out[25]~reg0.CLK
clk => PC4_shift_out[26]~reg0.CLK
clk => PC4_shift_out[27]~reg0.CLK
clk => PC4_shift_out[28]~reg0.CLK
clk => PC4_shift_out[29]~reg0.CLK
clk => PC4_shift_out[30]~reg0.CLK
clk => PC4_shift_out[31]~reg0.CLK
clk => reg_dst_out[0]~reg0.CLK
clk => reg_dst_out[1]~reg0.CLK
clk => reg_dst_out[2]~reg0.CLK
clk => reg_dst_out[3]~reg0.CLK
clk => reg_dst_out[4]~reg0.CLK
clk => data_ula_out[0]~reg0.CLK
clk => data_ula_out[1]~reg0.CLK
clk => data_ula_out[2]~reg0.CLK
clk => data_ula_out[3]~reg0.CLK
clk => data_ula_out[4]~reg0.CLK
clk => data_ula_out[5]~reg0.CLK
clk => data_ula_out[6]~reg0.CLK
clk => data_ula_out[7]~reg0.CLK
clk => data_ula_out[8]~reg0.CLK
clk => data_ula_out[9]~reg0.CLK
clk => data_ula_out[10]~reg0.CLK
clk => data_ula_out[11]~reg0.CLK
clk => data_ula_out[12]~reg0.CLK
clk => data_ula_out[13]~reg0.CLK
clk => data_ula_out[14]~reg0.CLK
clk => data_ula_out[15]~reg0.CLK
clk => data_ula_out[16]~reg0.CLK
clk => data_ula_out[17]~reg0.CLK
clk => data_ula_out[18]~reg0.CLK
clk => data_ula_out[19]~reg0.CLK
clk => data_ula_out[20]~reg0.CLK
clk => data_ula_out[21]~reg0.CLK
clk => data_ula_out[22]~reg0.CLK
clk => data_ula_out[23]~reg0.CLK
clk => data_ula_out[24]~reg0.CLK
clk => data_ula_out[25]~reg0.CLK
clk => data_ula_out[26]~reg0.CLK
clk => data_ula_out[27]~reg0.CLK
clk => data_ula_out[28]~reg0.CLK
clk => data_ula_out[29]~reg0.CLK
clk => data_ula_out[30]~reg0.CLK
clk => data_ula_out[31]~reg0.CLK
clk => write_data_breg_out[0]~reg0.CLK
clk => write_data_breg_out[1]~reg0.CLK
clk => write_data_breg_out[2]~reg0.CLK
clk => write_data_breg_out[3]~reg0.CLK
clk => write_data_breg_out[4]~reg0.CLK
clk => write_data_breg_out[5]~reg0.CLK
clk => write_data_breg_out[6]~reg0.CLK
clk => write_data_breg_out[7]~reg0.CLK
clk => write_data_breg_out[8]~reg0.CLK
clk => write_data_breg_out[9]~reg0.CLK
clk => write_data_breg_out[10]~reg0.CLK
clk => write_data_breg_out[11]~reg0.CLK
clk => write_data_breg_out[12]~reg0.CLK
clk => write_data_breg_out[13]~reg0.CLK
clk => write_data_breg_out[14]~reg0.CLK
clk => write_data_breg_out[15]~reg0.CLK
clk => write_data_breg_out[16]~reg0.CLK
clk => write_data_breg_out[17]~reg0.CLK
clk => write_data_breg_out[18]~reg0.CLK
clk => write_data_breg_out[19]~reg0.CLK
clk => write_data_breg_out[20]~reg0.CLK
clk => write_data_breg_out[21]~reg0.CLK
clk => write_data_breg_out[22]~reg0.CLK
clk => write_data_breg_out[23]~reg0.CLK
clk => write_data_breg_out[24]~reg0.CLK
clk => write_data_breg_out[25]~reg0.CLK
clk => write_data_breg_out[26]~reg0.CLK
clk => write_data_breg_out[27]~reg0.CLK
clk => write_data_breg_out[28]~reg0.CLK
clk => write_data_breg_out[29]~reg0.CLK
clk => write_data_breg_out[30]~reg0.CLK
clk => write_data_breg_out[31]~reg0.CLK
clk => mem_to_reg_out[0]~reg0.CLK
clk => mem_to_reg_out[1]~reg0.CLK
clk => reg_write_out~reg0.CLK
control_wb_in[0] => mem_to_reg_out[0]~reg0.DATAIN
control_wb_in[1] => mem_to_reg_out[1]~reg0.DATAIN
control_wb_in[2] => reg_write_out~reg0.DATAIN
read_data_in[0] => write_data_breg_out[0]~reg0.DATAIN
read_data_in[1] => write_data_breg_out[1]~reg0.DATAIN
read_data_in[2] => write_data_breg_out[2]~reg0.DATAIN
read_data_in[3] => write_data_breg_out[3]~reg0.DATAIN
read_data_in[4] => write_data_breg_out[4]~reg0.DATAIN
read_data_in[5] => write_data_breg_out[5]~reg0.DATAIN
read_data_in[6] => write_data_breg_out[6]~reg0.DATAIN
read_data_in[7] => write_data_breg_out[7]~reg0.DATAIN
read_data_in[8] => write_data_breg_out[8]~reg0.DATAIN
read_data_in[9] => write_data_breg_out[9]~reg0.DATAIN
read_data_in[10] => write_data_breg_out[10]~reg0.DATAIN
read_data_in[11] => write_data_breg_out[11]~reg0.DATAIN
read_data_in[12] => write_data_breg_out[12]~reg0.DATAIN
read_data_in[13] => write_data_breg_out[13]~reg0.DATAIN
read_data_in[14] => write_data_breg_out[14]~reg0.DATAIN
read_data_in[15] => write_data_breg_out[15]~reg0.DATAIN
read_data_in[16] => write_data_breg_out[16]~reg0.DATAIN
read_data_in[17] => write_data_breg_out[17]~reg0.DATAIN
read_data_in[18] => write_data_breg_out[18]~reg0.DATAIN
read_data_in[19] => write_data_breg_out[19]~reg0.DATAIN
read_data_in[20] => write_data_breg_out[20]~reg0.DATAIN
read_data_in[21] => write_data_breg_out[21]~reg0.DATAIN
read_data_in[22] => write_data_breg_out[22]~reg0.DATAIN
read_data_in[23] => write_data_breg_out[23]~reg0.DATAIN
read_data_in[24] => write_data_breg_out[24]~reg0.DATAIN
read_data_in[25] => write_data_breg_out[25]~reg0.DATAIN
read_data_in[26] => write_data_breg_out[26]~reg0.DATAIN
read_data_in[27] => write_data_breg_out[27]~reg0.DATAIN
read_data_in[28] => write_data_breg_out[28]~reg0.DATAIN
read_data_in[29] => write_data_breg_out[29]~reg0.DATAIN
read_data_in[30] => write_data_breg_out[30]~reg0.DATAIN
read_data_in[31] => write_data_breg_out[31]~reg0.DATAIN
resul_ula_in[0] => data_ula_out[0]~reg0.DATAIN
resul_ula_in[1] => data_ula_out[1]~reg0.DATAIN
resul_ula_in[2] => data_ula_out[2]~reg0.DATAIN
resul_ula_in[3] => data_ula_out[3]~reg0.DATAIN
resul_ula_in[4] => data_ula_out[4]~reg0.DATAIN
resul_ula_in[5] => data_ula_out[5]~reg0.DATAIN
resul_ula_in[6] => data_ula_out[6]~reg0.DATAIN
resul_ula_in[7] => data_ula_out[7]~reg0.DATAIN
resul_ula_in[8] => data_ula_out[8]~reg0.DATAIN
resul_ula_in[9] => data_ula_out[9]~reg0.DATAIN
resul_ula_in[10] => data_ula_out[10]~reg0.DATAIN
resul_ula_in[11] => data_ula_out[11]~reg0.DATAIN
resul_ula_in[12] => data_ula_out[12]~reg0.DATAIN
resul_ula_in[13] => data_ula_out[13]~reg0.DATAIN
resul_ula_in[14] => data_ula_out[14]~reg0.DATAIN
resul_ula_in[15] => data_ula_out[15]~reg0.DATAIN
resul_ula_in[16] => data_ula_out[16]~reg0.DATAIN
resul_ula_in[17] => data_ula_out[17]~reg0.DATAIN
resul_ula_in[18] => data_ula_out[18]~reg0.DATAIN
resul_ula_in[19] => data_ula_out[19]~reg0.DATAIN
resul_ula_in[20] => data_ula_out[20]~reg0.DATAIN
resul_ula_in[21] => data_ula_out[21]~reg0.DATAIN
resul_ula_in[22] => data_ula_out[22]~reg0.DATAIN
resul_ula_in[23] => data_ula_out[23]~reg0.DATAIN
resul_ula_in[24] => data_ula_out[24]~reg0.DATAIN
resul_ula_in[25] => data_ula_out[25]~reg0.DATAIN
resul_ula_in[26] => data_ula_out[26]~reg0.DATAIN
resul_ula_in[27] => data_ula_out[27]~reg0.DATAIN
resul_ula_in[28] => data_ula_out[28]~reg0.DATAIN
resul_ula_in[29] => data_ula_out[29]~reg0.DATAIN
resul_ula_in[30] => data_ula_out[30]~reg0.DATAIN
resul_ula_in[31] => data_ula_out[31]~reg0.DATAIN
write_register_in[0] => reg_dst_out[0]~reg0.DATAIN
write_register_in[1] => reg_dst_out[1]~reg0.DATAIN
write_register_in[2] => reg_dst_out[2]~reg0.DATAIN
write_register_in[3] => reg_dst_out[3]~reg0.DATAIN
write_register_in[4] => reg_dst_out[4]~reg0.DATAIN
PC4_shift_in[0] => PC4_shift_out[0]~reg0.DATAIN
PC4_shift_in[1] => PC4_shift_out[1]~reg0.DATAIN
PC4_shift_in[2] => PC4_shift_out[2]~reg0.DATAIN
PC4_shift_in[3] => PC4_shift_out[3]~reg0.DATAIN
PC4_shift_in[4] => PC4_shift_out[4]~reg0.DATAIN
PC4_shift_in[5] => PC4_shift_out[5]~reg0.DATAIN
PC4_shift_in[6] => PC4_shift_out[6]~reg0.DATAIN
PC4_shift_in[7] => PC4_shift_out[7]~reg0.DATAIN
PC4_shift_in[8] => PC4_shift_out[8]~reg0.DATAIN
PC4_shift_in[9] => PC4_shift_out[9]~reg0.DATAIN
PC4_shift_in[10] => PC4_shift_out[10]~reg0.DATAIN
PC4_shift_in[11] => PC4_shift_out[11]~reg0.DATAIN
PC4_shift_in[12] => PC4_shift_out[12]~reg0.DATAIN
PC4_shift_in[13] => PC4_shift_out[13]~reg0.DATAIN
PC4_shift_in[14] => PC4_shift_out[14]~reg0.DATAIN
PC4_shift_in[15] => PC4_shift_out[15]~reg0.DATAIN
PC4_shift_in[16] => PC4_shift_out[16]~reg0.DATAIN
PC4_shift_in[17] => PC4_shift_out[17]~reg0.DATAIN
PC4_shift_in[18] => PC4_shift_out[18]~reg0.DATAIN
PC4_shift_in[19] => PC4_shift_out[19]~reg0.DATAIN
PC4_shift_in[20] => PC4_shift_out[20]~reg0.DATAIN
PC4_shift_in[21] => PC4_shift_out[21]~reg0.DATAIN
PC4_shift_in[22] => PC4_shift_out[22]~reg0.DATAIN
PC4_shift_in[23] => PC4_shift_out[23]~reg0.DATAIN
PC4_shift_in[24] => PC4_shift_out[24]~reg0.DATAIN
PC4_shift_in[25] => PC4_shift_out[25]~reg0.DATAIN
PC4_shift_in[26] => PC4_shift_out[26]~reg0.DATAIN
PC4_shift_in[27] => PC4_shift_out[27]~reg0.DATAIN
PC4_shift_in[28] => PC4_shift_out[28]~reg0.DATAIN
PC4_shift_in[29] => PC4_shift_out[29]~reg0.DATAIN
PC4_shift_in[30] => PC4_shift_out[30]~reg0.DATAIN
PC4_shift_in[31] => PC4_shift_out[31]~reg0.DATAIN
reg_write_out <= reg_write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_out[0] <= mem_to_reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_to_reg_out[1] <= mem_to_reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[0] <= write_data_breg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[1] <= write_data_breg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[2] <= write_data_breg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[3] <= write_data_breg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[4] <= write_data_breg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[5] <= write_data_breg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[6] <= write_data_breg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[7] <= write_data_breg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[8] <= write_data_breg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[9] <= write_data_breg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[10] <= write_data_breg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[11] <= write_data_breg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[12] <= write_data_breg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[13] <= write_data_breg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[14] <= write_data_breg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[15] <= write_data_breg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[16] <= write_data_breg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[17] <= write_data_breg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[18] <= write_data_breg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[19] <= write_data_breg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[20] <= write_data_breg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[21] <= write_data_breg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[22] <= write_data_breg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[23] <= write_data_breg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[24] <= write_data_breg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[25] <= write_data_breg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[26] <= write_data_breg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[27] <= write_data_breg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[28] <= write_data_breg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[29] <= write_data_breg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[30] <= write_data_breg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_data_breg_out[31] <= write_data_breg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[0] <= data_ula_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[1] <= data_ula_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[2] <= data_ula_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[3] <= data_ula_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[4] <= data_ula_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[5] <= data_ula_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[6] <= data_ula_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[7] <= data_ula_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[8] <= data_ula_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[9] <= data_ula_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[10] <= data_ula_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[11] <= data_ula_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[12] <= data_ula_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[13] <= data_ula_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[14] <= data_ula_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[15] <= data_ula_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[16] <= data_ula_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[17] <= data_ula_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[18] <= data_ula_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[19] <= data_ula_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[20] <= data_ula_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[21] <= data_ula_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[22] <= data_ula_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[23] <= data_ula_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[24] <= data_ula_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[25] <= data_ula_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[26] <= data_ula_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[27] <= data_ula_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[28] <= data_ula_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[29] <= data_ula_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[30] <= data_ula_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ula_out[31] <= data_ula_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[0] <= reg_dst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[1] <= reg_dst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[2] <= reg_dst_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[3] <= reg_dst_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_dst_out[4] <= reg_dst_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[0] <= PC4_shift_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[1] <= PC4_shift_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[2] <= PC4_shift_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[3] <= PC4_shift_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[4] <= PC4_shift_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[5] <= PC4_shift_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[6] <= PC4_shift_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[7] <= PC4_shift_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[8] <= PC4_shift_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[9] <= PC4_shift_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[10] <= PC4_shift_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[11] <= PC4_shift_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[12] <= PC4_shift_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[13] <= PC4_shift_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[14] <= PC4_shift_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[15] <= PC4_shift_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[16] <= PC4_shift_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[17] <= PC4_shift_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[18] <= PC4_shift_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[19] <= PC4_shift_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[20] <= PC4_shift_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[21] <= PC4_shift_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[22] <= PC4_shift_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[23] <= PC4_shift_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[24] <= PC4_shift_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[25] <= PC4_shift_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[26] <= PC4_shift_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[27] <= PC4_shift_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[28] <= PC4_shift_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[29] <= PC4_shift_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[30] <= PC4_shift_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC4_shift_out[31] <= PC4_shift_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux4:wbmux4
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
A[0] => Mux31.IN2
A[1] => Mux30.IN2
A[2] => Mux29.IN2
A[3] => Mux28.IN2
A[4] => Mux27.IN2
A[5] => Mux26.IN2
A[6] => Mux25.IN2
A[7] => Mux24.IN2
A[8] => Mux23.IN2
A[9] => Mux22.IN2
A[10] => Mux21.IN2
A[11] => Mux20.IN2
A[12] => Mux19.IN2
A[13] => Mux18.IN2
A[14] => Mux17.IN2
A[15] => Mux16.IN2
A[16] => Mux15.IN2
A[17] => Mux14.IN2
A[18] => Mux13.IN2
A[19] => Mux12.IN2
A[20] => Mux11.IN2
A[21] => Mux10.IN2
A[22] => Mux9.IN2
A[23] => Mux8.IN2
A[24] => Mux7.IN2
A[25] => Mux6.IN2
A[26] => Mux5.IN2
A[27] => Mux4.IN2
A[28] => Mux3.IN2
A[29] => Mux2.IN2
A[30] => Mux1.IN2
A[31] => Mux0.IN2
B[0] => Mux31.IN3
B[1] => Mux30.IN3
B[2] => Mux29.IN3
B[3] => Mux28.IN3
B[4] => Mux27.IN3
B[5] => Mux26.IN3
B[6] => Mux25.IN3
B[7] => Mux24.IN3
B[8] => Mux23.IN3
B[9] => Mux22.IN3
B[10] => Mux21.IN3
B[11] => Mux20.IN3
B[12] => Mux19.IN3
B[13] => Mux18.IN3
B[14] => Mux17.IN3
B[15] => Mux16.IN3
B[16] => Mux15.IN3
B[17] => Mux14.IN3
B[18] => Mux13.IN3
B[19] => Mux12.IN3
B[20] => Mux11.IN3
B[21] => Mux10.IN3
B[22] => Mux9.IN3
B[23] => Mux8.IN3
B[24] => Mux7.IN3
B[25] => Mux6.IN3
B[26] => Mux5.IN3
B[27] => Mux4.IN3
B[28] => Mux3.IN3
B[29] => Mux2.IN3
B[30] => Mux1.IN3
B[31] => Mux0.IN3
C[0] => Mux31.IN4
C[1] => Mux30.IN4
C[2] => Mux29.IN4
C[3] => Mux28.IN4
C[4] => Mux27.IN4
C[5] => Mux26.IN4
C[6] => Mux25.IN4
C[7] => Mux24.IN4
C[8] => Mux23.IN4
C[9] => Mux22.IN4
C[10] => Mux21.IN4
C[11] => Mux20.IN4
C[12] => Mux19.IN4
C[13] => Mux18.IN4
C[14] => Mux17.IN4
C[15] => Mux16.IN4
C[16] => Mux15.IN4
C[17] => Mux14.IN4
C[18] => Mux13.IN4
C[19] => Mux12.IN4
C[20] => Mux11.IN4
C[21] => Mux10.IN4
C[22] => Mux9.IN4
C[23] => Mux8.IN4
C[24] => Mux7.IN4
C[25] => Mux6.IN4
C[26] => Mux5.IN4
C[27] => Mux4.IN4
C[28] => Mux3.IN4
C[29] => Mux2.IN4
C[30] => Mux1.IN4
C[31] => Mux0.IN4
D[0] => Mux31.IN5
D[1] => Mux30.IN5
D[2] => Mux29.IN5
D[3] => Mux28.IN5
D[4] => Mux27.IN5
D[5] => Mux26.IN5
D[6] => Mux25.IN5
D[7] => Mux24.IN5
D[8] => Mux23.IN5
D[9] => Mux22.IN5
D[10] => Mux21.IN5
D[11] => Mux20.IN5
D[12] => Mux19.IN5
D[13] => Mux18.IN5
D[14] => Mux17.IN5
D[15] => Mux16.IN5
D[16] => Mux15.IN5
D[17] => Mux14.IN5
D[18] => Mux13.IN5
D[19] => Mux12.IN5
D[20] => Mux11.IN5
D[21] => Mux10.IN5
D[22] => Mux9.IN5
D[23] => Mux8.IN5
D[24] => Mux7.IN5
D[25] => Mux6.IN5
D[26] => Mux5.IN5
D[27] => Mux4.IN5
D[28] => Mux3.IN5
D[29] => Mux2.IN5
D[30] => Mux1.IN5
D[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|mux4:mux4_saida_FPGA
Sel[0] => Mux0.IN1
Sel[0] => Mux1.IN1
Sel[0] => Mux2.IN1
Sel[0] => Mux3.IN1
Sel[0] => Mux4.IN1
Sel[0] => Mux5.IN1
Sel[0] => Mux6.IN1
Sel[0] => Mux7.IN1
Sel[0] => Mux8.IN1
Sel[0] => Mux9.IN1
Sel[0] => Mux10.IN1
Sel[0] => Mux11.IN1
Sel[0] => Mux12.IN1
Sel[0] => Mux13.IN1
Sel[0] => Mux14.IN1
Sel[0] => Mux15.IN1
Sel[0] => Mux16.IN1
Sel[0] => Mux17.IN1
Sel[0] => Mux18.IN1
Sel[0] => Mux19.IN1
Sel[0] => Mux20.IN1
Sel[0] => Mux21.IN1
Sel[0] => Mux22.IN1
Sel[0] => Mux23.IN1
Sel[0] => Mux24.IN1
Sel[0] => Mux25.IN1
Sel[0] => Mux26.IN1
Sel[0] => Mux27.IN1
Sel[0] => Mux28.IN1
Sel[0] => Mux29.IN1
Sel[0] => Mux30.IN1
Sel[0] => Mux31.IN1
Sel[1] => Mux0.IN0
Sel[1] => Mux1.IN0
Sel[1] => Mux2.IN0
Sel[1] => Mux3.IN0
Sel[1] => Mux4.IN0
Sel[1] => Mux5.IN0
Sel[1] => Mux6.IN0
Sel[1] => Mux7.IN0
Sel[1] => Mux8.IN0
Sel[1] => Mux9.IN0
Sel[1] => Mux10.IN0
Sel[1] => Mux11.IN0
Sel[1] => Mux12.IN0
Sel[1] => Mux13.IN0
Sel[1] => Mux14.IN0
Sel[1] => Mux15.IN0
Sel[1] => Mux16.IN0
Sel[1] => Mux17.IN0
Sel[1] => Mux18.IN0
Sel[1] => Mux19.IN0
Sel[1] => Mux20.IN0
Sel[1] => Mux21.IN0
Sel[1] => Mux22.IN0
Sel[1] => Mux23.IN0
Sel[1] => Mux24.IN0
Sel[1] => Mux25.IN0
Sel[1] => Mux26.IN0
Sel[1] => Mux27.IN0
Sel[1] => Mux28.IN0
Sel[1] => Mux29.IN0
Sel[1] => Mux30.IN0
Sel[1] => Mux31.IN0
A[0] => Mux31.IN2
A[1] => Mux30.IN2
A[2] => Mux29.IN2
A[3] => Mux28.IN2
A[4] => Mux27.IN2
A[5] => Mux26.IN2
A[6] => Mux25.IN2
A[7] => Mux24.IN2
A[8] => Mux23.IN2
A[9] => Mux22.IN2
A[10] => Mux21.IN2
A[11] => Mux20.IN2
A[12] => Mux19.IN2
A[13] => Mux18.IN2
A[14] => Mux17.IN2
A[15] => Mux16.IN2
A[16] => Mux15.IN2
A[17] => Mux14.IN2
A[18] => Mux13.IN2
A[19] => Mux12.IN2
A[20] => Mux11.IN2
A[21] => Mux10.IN2
A[22] => Mux9.IN2
A[23] => Mux8.IN2
A[24] => Mux7.IN2
A[25] => Mux6.IN2
A[26] => Mux5.IN2
A[27] => Mux4.IN2
A[28] => Mux3.IN2
A[29] => Mux2.IN2
A[30] => Mux1.IN2
A[31] => Mux0.IN2
B[0] => Mux31.IN3
B[1] => Mux30.IN3
B[2] => Mux29.IN3
B[3] => Mux28.IN3
B[4] => Mux27.IN3
B[5] => Mux26.IN3
B[6] => Mux25.IN3
B[7] => Mux24.IN3
B[8] => Mux23.IN3
B[9] => Mux22.IN3
B[10] => Mux21.IN3
B[11] => Mux20.IN3
B[12] => Mux19.IN3
B[13] => Mux18.IN3
B[14] => Mux17.IN3
B[15] => Mux16.IN3
B[16] => Mux15.IN3
B[17] => Mux14.IN3
B[18] => Mux13.IN3
B[19] => Mux12.IN3
B[20] => Mux11.IN3
B[21] => Mux10.IN3
B[22] => Mux9.IN3
B[23] => Mux8.IN3
B[24] => Mux7.IN3
B[25] => Mux6.IN3
B[26] => Mux5.IN3
B[27] => Mux4.IN3
B[28] => Mux3.IN3
B[29] => Mux2.IN3
B[30] => Mux1.IN3
B[31] => Mux0.IN3
C[0] => Mux31.IN4
C[1] => Mux30.IN4
C[2] => Mux29.IN4
C[3] => Mux28.IN4
C[4] => Mux27.IN4
C[5] => Mux26.IN4
C[6] => Mux25.IN4
C[7] => Mux24.IN4
C[8] => Mux23.IN4
C[9] => Mux22.IN4
C[10] => Mux21.IN4
C[11] => Mux20.IN4
C[12] => Mux19.IN4
C[13] => Mux18.IN4
C[14] => Mux17.IN4
C[15] => Mux16.IN4
C[16] => Mux15.IN4
C[17] => Mux14.IN4
C[18] => Mux13.IN4
C[19] => Mux12.IN4
C[20] => Mux11.IN4
C[21] => Mux10.IN4
C[22] => Mux9.IN4
C[23] => Mux8.IN4
C[24] => Mux7.IN4
C[25] => Mux6.IN4
C[26] => Mux5.IN4
C[27] => Mux4.IN4
C[28] => Mux3.IN4
C[29] => Mux2.IN4
C[30] => Mux1.IN4
C[31] => Mux0.IN4
D[0] => Mux31.IN5
D[1] => Mux30.IN5
D[2] => Mux29.IN5
D[3] => Mux28.IN5
D[4] => Mux27.IN5
D[5] => Mux26.IN5
D[6] => Mux25.IN5
D[7] => Mux24.IN5
D[8] => Mux23.IN5
D[9] => Mux22.IN5
D[10] => Mux21.IN5
D[11] => Mux20.IN5
D[12] => Mux19.IN5
D[13] => Mux18.IN5
D[14] => Mux17.IN5
D[15] => Mux16.IN5
D[16] => Mux15.IN5
D[17] => Mux14.IN5
D[18] => Mux13.IN5
D[19] => Mux12.IN5
D[20] => Mux11.IN5
D[21] => Mux10.IN5
D[22] => Mux9.IN5
D[23] => Mux8.IN5
D[24] => Mux7.IN5
D[25] => Mux6.IN5
D[26] => Mux5.IN5
D[27] => Mux4.IN5
D[28] => Mux3.IN5
D[29] => Mux2.IN5
D[30] => Mux1.IN5
D[31] => Mux0.IN5
Z[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Z[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Z[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Z[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Z[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Z[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Z[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Z[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Z[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Z[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Z[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Z[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Z[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Z[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Z[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Z[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Z[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Z[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Z[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Z[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Z[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_7
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_6
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_5
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_4
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_3
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_2
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_1
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|mipspipeline|conversor7seg:conversor_0
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
Z[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Z[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Z[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Z[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Z[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Z[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Z[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


