// Seed: 1198470023
module module_0 (
    input  wire  id_0,
    input  tri1  id_1,
    output logic id_2
);
  initial begin : LABEL_0
    id_2 = "";
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd21,
    parameter id_5  = 32'd59,
    parameter id_7  = 32'd85
) (
    output tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 _id_5,
    input supply0 id_6,
    input wor _id_7,
    input tri id_8
    , id_12,
    input supply1 id_9,
    output logic id_10
);
  always if (1 == 1) id_10 <= 1 - id_8;
  wire _id_13;
  wire id_14;
  wire [id_13 : 1  >=  -1] id_15;
  wire [id_5 : id_7] id_16;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
