{
  "DCL_NMOS_S_38019457_X10_Y5": {
    "value": 2,
    "x_cells": 10,
    "y_cells": 5,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X10_Y5"
  },
  "DCL_NMOS_S_38019457_X50_Y1": {
    "value": 2,
    "x_cells": 50,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X50_Y1"
  },
  "DCL_NMOS_S_38019457_X1_Y50": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 50,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X1_Y50"
  },
  "DCL_NMOS_S_38019457_X25_Y2": {
    "value": 2,
    "x_cells": 25,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X25_Y2"
  },
  "DCL_NMOS_S_38019457_X5_Y10": {
    "value": 2,
    "x_cells": 5,
    "y_cells": 10,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X5_Y10"
  },
  "DCL_NMOS_S_38019457_X2_Y25": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 25,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_38019457",
    "concrete_template_name": "DCL_NMOS_S_38019457_X2_Y25"
  },
  "DCL_NMOS_S_55663590_X148_Y1": {
    "value": 2,
    "x_cells": 148,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X148_Y1"
  },
  "DCL_NMOS_S_55663590_X2_Y74": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 74,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X2_Y74"
  },
  "DCL_NMOS_S_55663590_X1_Y148": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 148,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X1_Y148"
  },
  "DCL_NMOS_S_55663590_X4_Y37": {
    "value": 2,
    "x_cells": 4,
    "y_cells": 37,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X4_Y37"
  },
  "DCL_NMOS_S_55663590_X37_Y4": {
    "value": 2,
    "x_cells": 37,
    "y_cells": 4,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X37_Y4"
  },
  "DCL_NMOS_S_55663590_X74_Y2": {
    "value": 2,
    "x_cells": 74,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "DCL_NMOS_S_55663590",
    "concrete_template_name": "DCL_NMOS_S_55663590_X74_Y2"
  },
  "DCL_PMOS_S_85143712_X2_Y3": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 3,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "12",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "DCL_PMOS_S_85143712",
    "concrete_template_name": "DCL_PMOS_S_85143712_X2_Y3"
  },
  "DCL_PMOS_S_85143712_X1_Y6": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 6,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "12",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "DCL_PMOS_S_85143712",
    "concrete_template_name": "DCL_PMOS_S_85143712_X1_Y6"
  },
  "DCL_PMOS_S_85143712_X3_Y2": {
    "value": 2,
    "x_cells": 3,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "12",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "DCL_PMOS_S_85143712",
    "concrete_template_name": "DCL_PMOS_S_85143712_X3_Y2"
  },
  "DCL_PMOS_S_85143712_X6_Y1": {
    "value": 2,
    "x_cells": 6,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "12",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "DCL_PMOS_S_85143712",
    "concrete_template_name": "DCL_PMOS_S_85143712_X6_Y1"
  },
  "NMOS_S_12565100_X148_Y1": {
    "value": 2,
    "x_cells": 148,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X148_Y1"
  },
  "NMOS_S_12565100_X2_Y74": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 74,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X2_Y74"
  },
  "NMOS_S_12565100_X1_Y148": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 148,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X1_Y148"
  },
  "NMOS_S_12565100_X4_Y37": {
    "value": 2,
    "x_cells": 4,
    "y_cells": 37,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X4_Y37"
  },
  "NMOS_S_12565100_X37_Y4": {
    "value": 2,
    "x_cells": 37,
    "y_cells": 4,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X37_Y4"
  },
  "NMOS_S_12565100_X74_Y2": {
    "value": 2,
    "x_cells": 74,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "296",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_12565100",
    "concrete_template_name": "NMOS_S_12565100_X74_Y2"
  },
  "NMOS_S_33976710_X10_Y5": {
    "value": 2,
    "x_cells": 10,
    "y_cells": 5,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X10_Y5"
  },
  "NMOS_S_33976710_X50_Y1": {
    "value": 2,
    "x_cells": 50,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X50_Y1"
  },
  "NMOS_S_33976710_X1_Y50": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 50,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X1_Y50"
  },
  "NMOS_S_33976710_X25_Y2": {
    "value": 2,
    "x_cells": 25,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X25_Y2"
  },
  "NMOS_S_33976710_X5_Y10": {
    "value": 2,
    "x_cells": 5,
    "y_cells": 10,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X5_Y10"
  },
  "NMOS_S_33976710_X2_Y25": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 25,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "100",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_S_33976710",
    "concrete_template_name": "NMOS_S_33976710_X2_Y25"
  },
  "PMOS_S_24460802_X4_Y9": {
    "value": 2,
    "x_cells": 4,
    "y_cells": 9,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X4_Y9"
  },
  "PMOS_S_24460802_X36_Y1": {
    "value": 2,
    "x_cells": 36,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X36_Y1"
  },
  "PMOS_S_24460802_X12_Y3": {
    "value": 2,
    "x_cells": 12,
    "y_cells": 3,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X12_Y3"
  },
  "PMOS_S_24460802_X1_Y36": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 36,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X1_Y36"
  },
  "PMOS_S_24460802_X2_Y18": {
    "value": 2,
    "x_cells": 2,
    "y_cells": 18,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X2_Y18"
  },
  "PMOS_S_24460802_X18_Y2": {
    "value": 2,
    "x_cells": 18,
    "y_cells": 2,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X18_Y2"
  },
  "PMOS_S_24460802_X6_Y6": {
    "value": 2,
    "x_cells": 6,
    "y_cells": 6,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X6_Y6"
  },
  "PMOS_S_24460802_X3_Y12": {
    "value": 2,
    "x_cells": 3,
    "y_cells": 12,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X3_Y12"
  },
  "PMOS_S_24460802_X9_Y4": {
    "value": 2,
    "x_cells": 9,
    "y_cells": 4,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "72",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "PMOS"
    },
    "abstract_template_name": "PMOS_S_24460802",
    "concrete_template_name": "PMOS_S_24460802_X9_Y4"
  },
  "NMOS_4T_14396096_X25_Y1": {
    "value": 2,
    "x_cells": 25,
    "y_cells": 1,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "50",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_4T_14396096",
    "concrete_template_name": "NMOS_4T_14396096_X25_Y1"
  },
  "NMOS_4T_14396096_X5_Y5": {
    "value": 2,
    "x_cells": 5,
    "y_cells": 5,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "50",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_4T_14396096",
    "concrete_template_name": "NMOS_4T_14396096_X5_Y5"
  },
  "NMOS_4T_14396096_X1_Y25": {
    "value": 2,
    "x_cells": 1,
    "y_cells": 25,
    "parameters": {
      "M1": {
        "W": "4.2E-07",
        "L": "5E-07",
        "NFIN": 2,
        "NF": "50",
        "M": "1",
        "PARALLEL": "1",
        "STACK": "1"
      },
      "model": "NMOS"
    },
    "abstract_template_name": "NMOS_4T_14396096",
    "concrete_template_name": "NMOS_4T_14396096_X1_Y25"
  }
}