<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解） | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="任意倍数占空比为50%的偶数分频以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。 12345678910111213141516171819202122232425262728293031323334353637383940module">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）">
<meta property="og:url" content="https://www.whyc.fun/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="任意倍数占空比为50%的偶数分频以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。 12345678910111213141516171819202122232425262728293031323334353637383940module">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2024-05-19T12:13:31.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:03.094Z">
<meta property="article:author" content="TDppy">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="分频器">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）",
  "url": "https://www.whyc.fun/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2024-05-19T12:13:31.000Z",
  "dateModified": "2026-01-18T08:18:03.094Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-05-19T12:13:31.000Z" title="发表于 2024-05-19 12:13:31">2024-05-19</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:03.094Z" title="更新于 2026-01-18 08:18:03">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><h1 id="任意倍数占空比为50-的偶数分频"><a href="#任意倍数占空比为50-的偶数分频" class="headerlink" title="任意倍数占空比为50%的偶数分频"></a>任意倍数占空比为50%的偶数分频</h1><p>以四分频为例，分频后的一个周期是分频前的四个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的四分频。<br>要实现该功能，使用一个计数器在0~3之间计数，clk_out在0和2时翻转即可。</p>
<figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line">module even_divider</span><br><span class="line">#( parameter DIVIDE_FACTOR = <span class="number">4</span> )</span><br><span class="line">(</span><br><span class="line">    input clk_in   ,</span><br><span class="line">    input rst_n    ,</span><br><span class="line">    output reg clk_out</span><br><span class="line">);</span><br><span class="line">    parameter CNT_WIDTH = $<span class="title function_ invoke__">clog2</span>(DIVIDE_FACTOR) ;</span><br><span class="line">    reg [CNT_WIDTH : <span class="number">0</span>] cnt                     ;</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 1.计数器</span></span><br><span class="line">    always@(posedge clk_in or negedge rst_n) begin</span><br><span class="line">        <span class="keyword">if</span>( ~rst_n ) begin</span><br><span class="line">            cnt &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">        end</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>( cnt == DIVIDE_FACTOR - <span class="number">1</span> ) begin</span><br><span class="line">            cnt &lt;= <span class="symbol">&#x27;b0</span>;</span><br><span class="line">        end </span><br><span class="line">        <span class="keyword">else</span> begin</span><br><span class="line">            cnt &lt;= cnt + <span class="number">1</span><span class="symbol">&#x27;b1</span>;        </span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 2.输出clk_out  cnt为0和DIVIDE/2时跳变</span></span><br><span class="line">    always@(posedge clk_in or negedge rst_n) begin</span><br><span class="line">        <span class="keyword">if</span>(~rst_n) begin</span><br><span class="line">            clk_out &lt;= <span class="number">1</span><span class="symbol">&#x27;b0</span>;</span><br><span class="line">        end</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>( cnt == <span class="number">0</span> ) begin</span><br><span class="line">            clk_out &lt;= <span class="number">1</span><span class="symbol">&#x27;b1</span>;</span><br><span class="line">        end</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>( cnt == DIVIDE_FACTOR &gt;&gt; <span class="number">1</span> ) begin</span><br><span class="line">            clk_out &lt;= <span class="number">1</span><span class="symbol">&#x27;b0</span>;</span><br><span class="line">        end</span><br><span class="line">        <span class="keyword">else</span> begin</span><br><span class="line">            clk_out &lt;= clk_out;</span><br><span class="line">        end</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h1 id="任意倍数占空比为50-的奇数分频"><a href="#任意倍数占空比为50-的奇数分频" class="headerlink" title="任意倍数占空比为50%的奇数分频"></a>任意倍数占空比为50%的奇数分频</h1><p>以5分频为例，分频后的一个周期是分频前的五个周期，并且分频后的一个周期中，一半是高电平，一半是低电平，这就是占空比为50%的五分频。<br>我们先不考虑占空比，那么可以让2个周期为高，3个周期为低，或者1个周期为高，4个周期为低，这样来实现5分频。<br>如果占空比要求为50%，那么就必须2.5个周期为高，2.5个周期为低，该怎么办？<br>可以令clk1和clk2都是先2个周期为高，再3个周期为低，然后让他们的相位相差半个周期，然后令clk1和clk2进行或运算，得到最终生成的clk_out。</p>
<figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment">*  功能：dividor奇数分频</span></span><br><span class="line"><span class="comment">*  实现：三段论：</span></span><br><span class="line"><span class="comment">*  1.定义计数器从0~dividor - 1之间翻转</span></span><br><span class="line"><span class="comment">*  2.flag_1在上升沿检测cnt==0时为1，cnt==dividor/2时为0</span></span><br><span class="line"><span class="comment">*  3.flag_2在下降沿检测cnt==0时为1，cnt==dividor/2时为0</span></span><br><span class="line"><span class="comment">*  4.令clk_out = flag_1 | flag_2</span></span><br><span class="line"><span class="comment">*/</span></span><br><span class="line">module odd_divider </span><br><span class="line">#(    parameter dividor = <span class="number">3</span>  )</span><br><span class="line">(  </span><br><span class="line">    input clk_in,</span><br><span class="line">    input rst_n,</span><br><span class="line">    output clk_out</span><br><span class="line">);</span><br><span class="line"><span class="comment">//定义计数器的位宽,$clog2()为取对数操作，在编译过程中执行完成。因此在模块运行过程中CNT_WIDTH是一个确定的数值。</span></span><br><span class="line">parameter CNT_WIDTH = $<span class="title function_ invoke__">clog2</span>(dividor-<span class="number">1</span>);	</span><br><span class="line"></span><br><span class="line">reg flag_1;</span><br><span class="line">reg flag_2;</span><br><span class="line">reg [CNT_WIDTH :<span class="number">0</span>] cnt;</span><br><span class="line"></span><br><span class="line">always @(posedge clk_in or negedge rst_n) begin</span><br><span class="line">	<span class="keyword">if</span> (!rst_n)</span><br><span class="line">		cnt &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(cnt == dividor - <span class="number">1</span>)</span><br><span class="line">		cnt &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> cnt &lt;= cnt + <span class="number">1</span><span class="symbol">&#x27;d1</span>;</span><br><span class="line">end</span><br><span class="line">	</span><br><span class="line">always @(posedge clk_in or negedge rst_n)  begin</span><br><span class="line">	<span class="keyword">if</span> (!rst_n)</span><br><span class="line">		flag_1 &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>( cnt == <span class="number">0</span> )  <span class="comment">// cnt == 2</span></span><br><span class="line">		flag_1 &lt;= ~flag_1;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>( cnt == dividor &gt;&gt; <span class="number">1</span>   )         <span class="comment">// cnt == 4</span></span><br><span class="line">		flag_1 &lt;= ~flag_1;		</span><br><span class="line">	<span class="keyword">else</span> flag_1 &lt;= flag_1;</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">always @(negedge clk_in or negedge rst_n)  begin</span><br><span class="line">	<span class="keyword">if</span> (!rst_n)</span><br><span class="line">		flag_2 &lt;= <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(cnt == <span class="number">0</span> )</span><br><span class="line">		flag_2 &lt;= ~flag_2;</span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(cnt == dividor &gt;&gt; <span class="number">1</span>)</span><br><span class="line">		flag_2 &lt;= ~flag_2;</span><br><span class="line">	<span class="keyword">else</span> flag_2 &lt;= flag_2;	</span><br><span class="line">end</span><br><span class="line"></span><br><span class="line">	assign clk_out = flag_1 || flag_2;</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h1 id="Testbench"><a href="#Testbench" class="headerlink" title="Testbench"></a>Testbench</h1><img src="/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/1.png" class="" title="在这里插入图片描述">
<figure class="highlight rust"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line">`timescale <span class="number">1</span>ns / <span class="number">1</span>ps</span><br><span class="line"></span><br><span class="line">module <span class="title function_ invoke__">tb_divider</span>();</span><br><span class="line">    reg clk_in,rst_n;</span><br><span class="line">    wire odd_clk_out;</span><br><span class="line">    wire even_clk_out;</span><br><span class="line">    </span><br><span class="line">    initial begin</span><br><span class="line">        clk_in = <span class="number">1</span>;</span><br><span class="line">        rst_n  = <span class="number">0</span>;</span><br><span class="line">        #<span class="number">25</span></span><br><span class="line">        rst_n  = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">305</span>;</span><br><span class="line">        $finish;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    always #<span class="number">10</span> clk_in = ~ clk_in;</span><br><span class="line">   </span><br><span class="line">    odd_divider <span class="title function_ invoke__">odd_divider_u0</span></span><br><span class="line">    (</span><br><span class="line">        .<span class="title function_ invoke__">clk_in</span>  ( clk_in  )          ,</span><br><span class="line">        .<span class="title function_ invoke__">rst_n</span>   ( rst_n   )          ,</span><br><span class="line">        .<span class="title function_ invoke__">clk_out</span> ( odd_clk_out )              </span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    defparam odd_divider_u0.dividor = <span class="number">5</span>;</span><br><span class="line">    </span><br><span class="line">       </span><br><span class="line">    even_divider <span class="title function_ invoke__">even_divider_u0</span></span><br><span class="line">    (</span><br><span class="line">        .<span class="title function_ invoke__">clk_in</span>  ( clk_in  )          ,</span><br><span class="line">        .<span class="title function_ invoke__">rst_n</span>   ( rst_n   )          ,</span><br><span class="line">        .<span class="title function_ invoke__">clk_out</span> ( even_clk_out )              </span><br><span class="line">    );</span><br><span class="line">    defparam even_divider_u0.DIVIDE_FACTOR = <span class="number">4</span>;</span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>


</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/">https://www.whyc.fun/2024/Q2/ic-design-50-duty-cycle-odd-even-frequency-division-verilog/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E5%88%86%E9%A2%91%E5%99%A8/">分频器</a></div><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2024/Q2/ic-design-digital-ic-fpga-autumn-recruitment-hand-tear-code-summary/" title="【IC设计】数字IC_FPGA秋招手撕代码总结"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】数字IC_FPGA秋招手撕代码总结</div></div><div class="info-2"><div class="info-item-1"> 总结下秋招需要学习的手撕代码题，还有很多不足之处陆续补充！  FIFO【IC设计】同步FIFO设计（Verilog源码、参数化设计、面试必备） 分频【IC设计】任意倍数占空比为50%的奇数分频和偶数分频（Verilog源码、仿真波形、讲解） 边沿检测【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形） 锁存器【IC设计】简要介绍锁存器原理与Verilog实践 状态机【IC设计】牛客网-序列检测习题总结 </div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-xilinx-different-series-zynq-board-introduction-zynq-7000-ultrascale-mpsoc-rfsoc-acap/" title="【IC设计】Xilinx不同系列的Zynq板卡介绍(Zynq-7000，UltraScale MPSoC_RFSoC，ACAP）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】Xilinx不同系列的Zynq板卡介绍(Zynq-7000，UltraScale MPSoC_RFSoC，ACAP）</div></div><div class="info-2"><div class="info-item-1">Xilinx Zynq SoC 系列针对不同的应用领域，Xilinx 公司设计开发了各种逻辑资源规模和集成各种外设功能的 Zynq SOC 器件，包括专为成本优化的 Zynq-7000 平台，面向高性能实时计算应用领域的 Zynq UltraScale+ MPSoC，面向射频通信的 Zynq UltraScale+ RFSoC，以及具备高度可扩展特性的自适应加速平台 ACAP。 专为成本优化的 Zynq-7000 平台Zynq-7000 SoC 属于成本优化的可扩展 SoC 平台，该系列器件集成了单核或双核的 Arm Cortex-A9，28nm 7 系列可编程逻辑，以及速率高达 12.5G 的收发器。Zynq-7000 SoC 非常适合以下应用领域：ADAS医疗内窥镜小型蜂窝基带专业相机机器视觉电信级以太网回传多功能打印机 面向高性能实时计算应用领域的 Zynq UltraScale+ MPSoCZynq UltraScale+ MPSoC 器件不仅提供 64 位可扩展性处理器，同时还将实时控制与软硬件引擎相结合，支持图形、视频、波形与数据包处理。置于包含通用实时...</div></div></div></a></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><a class="pagination-related" href="/2024/Q2/ic-design-odd-frequency-division-and-even-frequency-division-circuit-design-with-explanation-rtl-code-testbench-code/" title="【IC设计】奇数分频与偶数分频 电路设计（含讲解、RTL代码、Testbench代码）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-24</div><div class="info-item-2">【IC设计】奇数分频与偶数分频 电路设计（含讲解、RTL代码、Testbench代码）</div></div><div class="info-2"><div class="info-item-1">原理分析分频电路是将给定clk时钟信号频率降低为div_clk的电路，假设原时钟的频率为M Hz，分频后的时钟为N Hz，那么就称该分频电路为M&#x2F;N分频。 如果M&#x2F;N是奇数，实现该功能的电路就是奇数分频电路；如果M&#x2F;N是偶数，实现该功能的电路就是偶数分频电路。 频率和周期的对应关系：由于频率f&#x3D;1&#x2F;T，因此二分频电路即M&#x2F;N&#x3D;（1&#x2F;T1）&#x2F;(1&#x2F;T2) &#x3D; T2&#x2F;T1 &#x3D; 2 ，即一个二分频后的时钟周期是原时钟周期的两倍。同理，一个N分频后的时钟周期是原时钟的M&#x2F;N倍。 偶数分频举例：以两分频电路为例，由于周期为原先的两倍，那么只需要在clk每个上升沿到来时，div_clk翻转，就可以了。以四分频电路为例，由于周期为原先的四倍，那么需要在clk每两个周期div_clk翻转一次。需要使用计数器来数clk过了几个周期。同理，一个K分频电路，K为偶数，那么由于周期为原先的K倍，那么需要在clk每K&#x2F;2个周期div_clk翻转一次。 奇数分...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-brief-introduction-to-latch-principles-and-verilog-practice/" title="【IC设计】简要介绍锁存器原理与Verilog实践"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-27</div><div class="info-item-2">【IC设计】简要介绍锁存器原理与Verilog实践</div></div><div class="info-2"><div class="info-item-1">锁存器原理   当控制信号 C&#x3D;0 时，Q维持不变根据与非门的逻辑定律，无论 D 输入什么信号，RD 和 SD 信号同时为 1。根据由与非门组成的 RS 锁存器的逻辑定律，RD 和 SD 都同时 等于 1 的话，锁存器的输出端 Q 将维持原状态不变。 当控制信号 C&#x3D;1 时，Q由D来决定 如果此时 D&#x3D;0，SD 就等于1，RD 就等于 0，根据 RS 锁存器的逻辑规律，电路的结果就为 0 状态； 如果 D &#x3D;1，那么 RD 就等于 1，SD 也就等于 0，锁存器的结果就为 1 状态。也就是说，此时锁存器的状态是由激励输入端 D 来确定的，并且 D 等于什么，锁存器的状态就是什么，这就是我们前面所说的，将单路数据 D 存入到锁存器之中。     在绝大多数设计中我们要避免产生锁存器。它会让您设计的时序出问题，并且它的隐蔽性很强，新人很难查出问题。锁存器最大的危害在于不能过滤毛刺和影响工具进行时序分析。这对于下一级电路是极其危险的。所以，只要能用触发器的地方，就不用锁存器。 if语句if语句不带else123456789101112131415...</div></div></div></a><a class="pagination-related" href="/2022/Q3/pre-master-one-study-crazy-work-15-hours-organized-verilog-language-entry-knowledge/" title="【准研一学习】狂肝15小时整理的Verilog语言入门知识"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2022-08-19</div><div class="info-item-2">【准研一学习】狂肝15小时整理的Verilog语言入门知识</div></div><div class="info-2"><div class="info-item-1">闲言稍叙Verilog和VHDL就是目前使用最多的两个硬件描述语言(HDL)，如果阅读本文的你也是Verilog新手，这部分闲言或许对你有所启发。 作者本科是计算机科学与技术专业，现在是准研一，方向和硬件相关。由于学艺不精，只会点C、Java，电路、信号、单片机等硬件课程都只懂皮毛。由于课题组研究需要，学习了Verilog语言并总结为本文。 C语言是软件描述语言，编码的核心目的在于经过编译、链接后能够产生机器能够识别的指令序列，进而完成代码功能。而Verilog是硬件描述语言，编码的核心目的在于描述门与门之间的连接，通过综合、实现所写的代码，产生可以转化为芯片的图纸，交由厂商通过光刻来生产所设计的电路，最终经过封装、测试，即通常所称的芯片。 要学习Verilog首先需要一个编程平台，有Vivado、Modelsim等，其中Vivado是用的最多的，但是运行比较慢，Modelsim运行的快，但是界面丑，这个看个人喜好安装就好。 有编程平台后，通过在网站上刷题和看书，逐渐就可以上手了。那么下面列举出我学习Verilog所使用过的网站、书籍： 网站：1.HDLBits网站地址该网站是全...</div></div></div></a><a class="pagination-related" href="/2024/Q1/ic-design-verilog-linear-sequence-machine-lighting-case-four-xiaomei-brother-course/" title="【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-03-18</div><div class="info-item-2">【IC设计】Verilog线性序列机点灯案例(四)（小梅哥课程）</div></div><div class="info-2"><div class="info-item-1"> 声明：案例和代码来自小梅哥课程，本人仅对知识点做做笔记，如有学习需要请支持官方正版。  该系列目录：Verilog线性序列机点灯案例（一）Verilog线性序列机点灯案例（二）Verilog线性序列机点灯案例（三）Verilog线性序列机点灯案例（四） 设计环境Vivado2018.3 软件Zynq-7000 xc7z010clg400-1 板卡 设计目标在案例（三）中提到让一个led根据8个拨码开关的值来循环变化，每个拨码开关负责0.25秒，一共是2秒。在任务（四）中我们需要在每次动态变化前加入1秒的空闲时间（空闲时间led是熄灭的）  设计思路1秒的空闲时间需要一个计数器来计算，假设为counter02秒的动态变化可以像案例（二）中一样用两个计数器来完成，假设为counter1和counter2counter1用来计数0.25秒，counter2在counter1每次计满时加1，最后将sw[counter2]输出给led。需要注意的是，动态变化是从1秒空闲时间后开始的，所以counter1和counter2必须在counter0计满以后才能开始工作。在动态变化完成后，即co...</div></div></div></a><a class="pagination-related" href="/2023/Q3/ic-design-zc706-board-lighting-entry-verilog-code-xdc-constraint-experiment-screenshot/" title="【IC设计】ZC706板卡点灯入门（含Verilog代码，xdc约束，实验截图）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2023-09-19</div><div class="info-item-2">【IC设计】ZC706板卡点灯入门（含Verilog代码，xdc约束，实验截图）</div></div><div class="info-2"><div class="info-item-1"> 这篇博客将针对AMD Zynq 7000 SoC ZC706 Evaluation Kit板卡(对应Vivado创建工程时FPGA型号：XC7Z045ffg900-2)实现基本的点灯程序。  假定已知的前置知识本文对以下内容不再介绍，  使用Vivado进行综合、实现、生成比特流并烧录FPGA FPGA的概念、Verilog的基础语法   需求：板卡时钟为200MHz，让板子上的一个LED灯保持0.5秒亮，0.5秒灭。 注意点：①板卡使用JTAG接口烧录时，必须将SW4拨为01，如图所示：  ②ZC706的时钟都是差分时钟，必须使用Verilog原语将其转换为单端时钟才可以直接使用：  IBUFGDS IBUFGDS_inst(     .O(single_clock),    //Clock buffer Output     .I(clk_p),  //Diff_p clock buffer input (connect directly to top-level port)     .IB(clk_n)  //Diff_n clock buffer input(conne...</div></div></div></a><a class="pagination-related" href="/2024/Q2/ic-design-edge-detection-circuit-rising-edge-falling-edge-both-edges-with-source-code-and-simulation-waveform/" title="【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-center"><div class="info-1"><div class="info-item-1"><i class="far fa-calendar-alt fa-fw"></i> 2024-04-25</div><div class="info-item-2">【IC设计】边沿检测电路（上升沿、下降沿、双沿，附带源代码和仿真波形）</div></div><div class="info-2"><div class="info-item-1">边沿检测电路的概念边沿检测指的是检测一个信号的上升沿或者下降沿，如果发现了信号的上升沿或下降沿，则给出一个信号指示出来。边沿检测电路根据检测边沿的类型一般分为上升沿检测电路、下降沿检测电路和双沿检测电路。 上升沿检测电路  如图所示，我们的目标是当检测到a从0变成1时，令a_posedge为高电平，其余情况a_posedge均为低电平。要检测a从0变成1，也就是说a的上升沿前是低电平，上升沿后是高电平，那么只需要令边沿前取反，再和边沿后相与，如果结果为1，说明必然是边沿前为0，边沿后为1，确认是上升沿。实际操作中是让a打一拍并取反，再和a相与，得到a_posedge。 下降沿检测电路 下降沿同理，边沿后取反再和边沿前相与，得到1，说明是下降沿。  边沿前电平可以通过a打一拍得到。 双边沿检测电路  方法一：前面会了上升沿和下降沿检测，双边沿检测也就是上升沿和下降沿都拉高，只需要将前面两者的结果进行或运算即可。 方法二：更为简便的办法是，上升沿和下降沿都是0和1之间的跳变，使用异或运算符，可以直接得到结果。  代码和仿真RTL代码12345678910111213141516171...</div></div></div></a></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%BB%E6%84%8F%E5%80%8D%E6%95%B0%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50-%E7%9A%84%E5%81%B6%E6%95%B0%E5%88%86%E9%A2%91"><span class="toc-number">1.</span> <span class="toc-text">任意倍数占空比为50%的偶数分频</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#%E4%BB%BB%E6%84%8F%E5%80%8D%E6%95%B0%E5%8D%A0%E7%A9%BA%E6%AF%94%E4%B8%BA50-%E7%9A%84%E5%A5%87%E6%95%B0%E5%88%86%E9%A2%91"><span class="toc-number">2.</span> <span class="toc-text">任意倍数占空比为50%的奇数分频</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Testbench"><span class="toc-number">3.</span> <span class="toc-text">Testbench</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>