// This file was auto-generated by YML2HDL tool.
// https://gitlab.com/tcpaiva/yml2hdl
// 2022-03-23 15:04:45

`ifndef MEM_INT_10A148D_CTRL_SVH
`define MEM_INT_10A148D_CTRL_SVH


`include <common_ieee_pkg.svh>

package MEM_INT_10A148D_CTRL;

   typedef struct MEM_INT_10A148D_wr_data_CTRL_t {
      logic wr_data_0[32 - 1:0];
      logic wr_data_1[32 - 1:0];
      logic wr_data_2[32 - 1:0];
      logic wr_data_3[32 - 1:0];
      logic wr_data_4[20 - 1:0];
   };

   typedef struct MEM_INT_10A148D_rd_data_MON_t {
      logic rd_data_0[32 - 1:0];
      logic rd_data_1[32 - 1:0];
      logic rd_data_2[32 - 1:0];
      logic rd_data_3[32 - 1:0];
      logic rd_data_4[20 - 1:0];
   };

   typedef struct MEM_INT_10A148D_MON_t {
      logic rd_rdy;
      MEM_INT_10A148D_rd_data_MON_t rd_data;
   };

   typedef struct MEM_INT_10A148D_CTRL_t {
      logic wr_req;
      logic wr_ack;
      logic rd_req;
      logic rd_ack;
      logic flush_req;
      logic wr_addr[10 - 1:0];
      logic rd_addr[10 - 1:0];
      MEM_INT_10A148D_wr_data_CTRL_t wr_data;
   };

endpackage : MEM_INT_10A148D_CTRL

`endif // MEM_INT_10A148D_CTRL_SVH
