<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jan 15 10:56:09 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="bd_0" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="input_stream_tvalid" SIGIS="undef" SIGNAME="hls_inst_input_stream_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="input_stream_tready" SIGIS="undef" SIGNAME="hls_inst_input_stream_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="input_stream_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="input_stream_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="input_stream_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="output_stream_tvalid" SIGIS="undef" SIGNAME="hls_inst_output_stream_TVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="output_stream_tready" SIGIS="undef" SIGNAME="hls_inst_output_stream_TREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="output_stream_tdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TKEEP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TKEEP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tuser" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TUSER">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TUSER"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tlast" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tid" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="output_stream_tdest" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TDEST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="output_stream_TDEST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_bun_1_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_bun_1_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_bun_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_bun_1_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_bun_1_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bun_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_bun_1_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_bun_1_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_bun_1_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_bun_1_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_bun_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_bun_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_bun_1_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_bun_1_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_bun_1_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_input_stream" NAME="input_stream" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="input_stream_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="input_stream_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="input_stream_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="input_stream_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="input_stream_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="input_stream_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="input_stream_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="input_stream_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="input_stream_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_output_stream" NAME="output_stream" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="output_stream_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="output_stream_tready"/>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="output_stream_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="output_stream_tkeep"/>
        <PORTMAP LOGICAL="TSTRB" PHYSICAL="output_stream_tstrb"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="output_stream_tuser"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="output_stream_tlast"/>
        <PORTMAP LOGICAL="TID" PHYSICAL="output_stream_tid"/>
        <PORTMAP LOGICAL="TDEST" PHYSICAL="output_stream_tdest"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_bun_1" DATAWIDTH="32" NAME="s_axi_bun_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_bun_1_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_bun_1_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_bun_1_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_bun_1_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_bun_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_bun_1_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_bun_1_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bun_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bun_1_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bun_1_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_bun_1_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_bun_1_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_bun_1_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_bun_1_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_bun_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_bun_1_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_bun_1_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_BUN_1_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_BUN_1_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_bun_1" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_bun_1"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2001151055" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gauss" VLNV="xilinx.com:hls:gauss:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_BUN_1_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_S_AXI_BUN_1_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="928652"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_BUN_1_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_BUN_1_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bun_1_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bun_1_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_bun_1_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bun_1_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bun_1_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bun_1_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bun_1_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bun_1_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_bun_1_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bun_1_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bun_1_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_bun_1_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bun_1_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bun_1_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bun_1_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_bun_1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_bun_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="input_stream_TVALID" SIGIS="undef" SIGNAME="hls_inst_input_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="input_stream_TREADY" SIGIS="undef" SIGNAME="hls_inst_input_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="input_stream_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="input_stream_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_input_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="input_stream_tdest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="output_stream_TVALID" SIGIS="undef" SIGNAME="hls_inst_output_stream_TVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="output_stream_TREADY" SIGIS="undef" SIGNAME="hls_inst_output_stream_TREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="output_stream_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TKEEP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TKEEP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TUSER" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TUSER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TLAST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TID" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="output_stream_TDEST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_output_stream_TDEST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="output_stream_tdest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_bun_1" DATAWIDTH="32" NAME="s_axi_bun_1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="4"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_bun_1_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_bun_1_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_bun_1_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_bun_1_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_bun_1_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_bun_1_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_bun_1_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bun_1_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bun_1_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bun_1_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_bun_1_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_bun_1_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_bun_1_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_bun_1_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_bun_1_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_bun_1_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_bun_1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_input_stream" NAME="input_stream" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="input_stream_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="input_stream_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="input_stream_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="input_stream_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="input_stream_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="input_stream_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="input_stream_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="input_stream_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="input_stream_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_output_stream" NAME="output_stream" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="1"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000.0"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="output_stream_TVALID"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="output_stream_TREADY"/>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="output_stream_TDATA"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="output_stream_TKEEP"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="output_stream_TSTRB"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="output_stream_TUSER"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="output_stream_TLAST"/>
            <PORTMAP LOGICAL="TID" PHYSICAL="output_stream_TID"/>
            <PORTMAP LOGICAL="TDEST" PHYSICAL="output_stream_TDEST"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
