var group__dma__registers =
[
    [ "Register Offsets", "group__DMA__Register__Offsets.html", "group__DMA__Register__Offsets" ],
    [ "DMA_CN", "group__DMA__CN.html", "group__DMA__CN" ],
    [ "DMA_INTR", "group__DMA__INTR.html", "group__DMA__INTR" ],
    [ "DMA_CFG", "group__DMA__CFG.html", "group__DMA__CFG" ],
    [ "DMA_ST", "group__DMA__ST.html", "group__DMA__ST" ],
    [ "DMA_SRC", "group__DMA__SRC.html", "group__DMA__SRC" ],
    [ "DMA_DST", "group__DMA__DST.html", "group__DMA__DST" ],
    [ "DMA_CNT", "group__DMA__CNT.html", "group__DMA__CNT" ],
    [ "DMA_SRC_RLD", "group__DMA__SRC__RLD.html", "group__DMA__SRC__RLD" ],
    [ "DMA_DST_RLD", "group__DMA__DST__RLD.html", "group__DMA__DST__RLD" ],
    [ "DMA_CNT_RLD", "group__DMA__CNT__RLD.html", "group__DMA__CNT__RLD" ],
    [ "mxc_dma_ch_regs_t", "structmxc__dma__ch__regs__t.html", [
      [ "cfg", "structmxc__dma__ch__regs__t.html#aefc8f81c40663db67ab4c6a2001cf205", null ],
      [ "st", "structmxc__dma__ch__regs__t.html#ad5413cbd6fba1e24f8443936ae9145e0", null ],
      [ "src", "structmxc__dma__ch__regs__t.html#a892f57a64656deca7c61e76fc5806423", null ],
      [ "dst", "structmxc__dma__ch__regs__t.html#a1a7e35c8c34af54704b10fc27dc0266d", null ],
      [ "cnt", "structmxc__dma__ch__regs__t.html#ae2c8e2cfc6323b044296c24164e4b90a", null ],
      [ "src_rld", "structmxc__dma__ch__regs__t.html#a90a232c419b3b32ae4849761d31fe9df", null ],
      [ "dst_rld", "structmxc__dma__ch__regs__t.html#a3950f4b59de40cd341221f67027291aa", null ],
      [ "cnt_rld", "structmxc__dma__ch__regs__t.html#adf30fd26a788d6185c69c4e1ad2eac3b", null ]
    ] ]
];