Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: keypad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keypad.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keypad"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : keypad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\one_pulse.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <one_pulse>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\debounce_circuit.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <debounce_circuit>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\push_button.v" into library work
Parsing module <push_button>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\num_input_fsm.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <num_input_fsm>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\FTSD_scan.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <FTSD_scan>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\FTSD_decoder.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <FTSD_decoder>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <frequency_divider>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\bcd_adder.v" into library work
Parsing module <bcd_adder>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_2\keypad.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <keypad>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\Programming\EE2230\Lab6_2\keypad.v" Line 55: Port debounced is not connected to this instance

Elaborating module <keypad>.

Elaborating module <frequency_divider>.

Elaborating module <push_button>.

Elaborating module <debounce_circuit>.

Elaborating module <one_pulse>.

Elaborating module <keypad_scan>.

Elaborating module <num_input_fsm>.

Elaborating module <bcd_adder>.

Elaborating module <FTSD_decoder>.

Elaborating module <FTSD_scan>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keypad>.
    Related source file is "D:\Programming\EE2230\Lab6_2\keypad.v".
INFO:Xst:3210 - "D:\Programming\EE2230\Lab6_2\keypad.v" line 48: Output port <clk_cnt> of the instance <freq_div> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\Programming\EE2230\Lab6_2\keypad.v" line 55: Output port <debounced> of the instance <add_pb> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <keypad> synthesized.

Synthesizing Unit <frequency_divider>.
    Related source file is "D:\Programming\EE2230\Lab6_2\frequency_divider.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <frequency_divider> synthesized.

Synthesizing Unit <push_button>.
    Related source file is "D:\Programming\EE2230\Lab6_2\push_button.v".
    Summary:
	no macro.
Unit <push_button> synthesized.

Synthesizing Unit <debounce_circuit>.
    Related source file is "D:\Programming\EE2230\Lab6_2\debounce_circuit.v".
    Found 4-bit register for signal <debounce_window>.
    Found 1-bit register for signal <pb_debounced>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "D:\Programming\EE2230\Lab6_2\one_pulse.v".
    Found 1-bit register for signal <out_pulse>.
    Found 1-bit register for signal <in_trig_delay>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <one_pulse> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\Programming\EE2230\Lab6_2\keypad_scan.v".
    Found 4-bit register for signal <pause_delay>.
    Found 4-bit register for signal <key>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <keypad_state>.
    Found 1-bit register for signal <pressed>.
    Found 2-bit adder for signal <sel_next> created at line 43.
    Found 4-bit adder for signal <pause_delay[3]_GND_6_o_add_25_OUT> created at line 179.
    Found 4x4-bit Read Only RAM for signal <row_scn>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <num_input_fsm>.
    Related source file is "D:\Programming\EE2230\Lab6_2\num_input_fsm.v".
    Found 1-bit register for signal <state>.
WARNING:Xst:737 - Found 1-bit latch for signal <addend<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addend<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addend<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <augend<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <augend<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <augend<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <augend<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addend<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  15 Multiplexer(s).
Unit <num_input_fsm> synthesized.

Synthesizing Unit <bcd_adder>.
    Related source file is "D:\Programming\EE2230\Lab6_2\bcd_adder.v".
    Found 5-bit adder for signal <n0011> created at line 34.
    Found 6-bit adder for signal <n0019[5:0]> created at line 36.
    Found 5-bit comparator greater for signal <GND_16_o_BUS_0001_LessThan_2_o> created at line 35
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <bcd_adder> synthesized.

Synthesizing Unit <FTSD_decoder>.
    Related source file is "D:\Programming\EE2230\Lab6_2\FTSD_decoder.v".
    Found 16x15-bit Read Only RAM for signal <ftsd>
    Summary:
	inferred   1 RAM(s).
Unit <FTSD_decoder> synthesized.

Synthesizing Unit <FTSD_scan>.
    Related source file is "D:\Programming\EE2230\Lab6_2\FTSD_scan.v".
    Found 19-bit 4-to-1 multiplexer for signal <display> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <FTSD_scan> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x15-bit single-port Read Only RAM                   : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 7
 15-bit register                                       : 1
 2-bit register                                        : 2
 4-bit register                                        : 3
 7-bit register                                        : 1
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 17
 19-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FTSD_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ftsd> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ftsd>          |          |
    -----------------------------------------------------------------------
Unit <FTSD_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scan>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row_scn> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row_scn>       |          |
    -----------------------------------------------------------------------
Unit <keypad_scan> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x15-bit single-port distributed Read Only RAM       : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 4
 25-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 17
 19-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keypad> ...

Optimizing unit <keypad_scan> ...

Optimizing unit <debounce_circuit> ...

Optimizing unit <frequency_divider> ...

Optimizing unit <num_input_fsm> ...
WARNING:Xst:2677 - Node <freq_div/clk_cnt> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_6> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_5> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_4> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_3> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_2> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_1> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_0> of sequential type is unconnected in block <keypad>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keypad, actual ratio is 1.
FlipFlop freq_div/clk_scn_0 has been replicated 1 time(s)
Latch num_in/addend_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/addend_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/addend_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/addend_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/augend_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/augend_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/augend_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch num_in/augend_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : keypad.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 153
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 16
#      LUT2                        : 16
#      LUT3                        : 11
#      LUT4                        : 12
#      LUT5                        : 13
#      LUT6                        : 41
#      MUXCY                       : 16
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 54
#      FDC                         : 34
#      FDCE                        : 4
#      LD                          : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 6
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  18224     0%  
 Number of Slice LUTs:                  113  out of   9112     1%  
    Number used as Logic:               113  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    116
   Number with an unused Flip Flop:      70  out of    116    60%  
   Number with an unused LUT:             3  out of    116     2%  
   Number of fully used LUT-FF pairs:    43  out of    116    37%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  40  out of    232    17%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)          | Load  |
-----------------------------------------------------------------+--------------------------------+-------+
freq_div/clk_scn_0                                               | NONE(add_pb/PB_2/in_trig_delay)| 8     |
freq_div/clk_scn_1                                               | NONE(pad_scn/sel_1)            | 12    |
clk                                                              | BUFGP                          | 18    |
num_in/state_rst_n_Mux_17_o(num_in/Mmux_state_rst_n_Mux_17_o11:O)| NONE(*)(num_in/augend_1)       | 8     |
num_in/state_rst_n_Mux_9_o(num_in/Mmux_state_rst_n_Mux_9_o11:O)  | NONE(*)(num_in/addend_3)       | 8     |
-----------------------------------------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.471ns (Maximum Frequency: 404.760MHz)
   Minimum input arrival time before clock: 4.117ns
   Maximum output required time after clock: 9.823ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div/clk_scn_0'
  Clock period: 1.663ns (frequency: 601.395MHz)
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Delay:               1.663ns (Levels of Logic = 1)
  Source:            num_in/state (FF)
  Destination:       num_in/state (FF)
  Source Clock:      freq_div/clk_scn_0 rising
  Destination Clock: freq_div/clk_scn_0 rising

  Data Path: num_in/state to num_in/state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.909  num_in/state (num_in/state)
     LUT2:I1->O            1   0.205   0.000  num_in/Mmux_state_next11 (num_in/state_next)
     FDC:D                     0.102          num_in/state
    ----------------------------------------
    Total                      1.663ns (0.754ns logic, 0.909ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div/clk_scn_1'
  Clock period: 2.471ns (frequency: 404.760MHz)
  Total number of paths / destination ports: 43 / 16
-------------------------------------------------------------------------
Delay:               2.471ns (Levels of Logic = 2)
  Source:            pad_scn/sel_1 (FF)
  Destination:       pad_scn/key_3 (FF)
  Source Clock:      freq_div/clk_scn_1 rising
  Destination Clock: freq_div/clk_scn_1 rising

  Data Path: pad_scn/sel_1 to pad_scn/key_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  pad_scn/sel_1 (pad_scn/sel_1)
     LUT6:I4->O            1   0.203   0.580  pad_scn/key_detected<2>1 (pad_scn/key_detected<2>)
     LUT6:I5->O            1   0.205   0.000  pad_scn/key_2_dpot (pad_scn/key_2_dpot)
     FDCE:D                    0.102          pad_scn/key_2
    ----------------------------------------
    Total                      2.471ns (0.957ns logic, 1.514ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.339ns (frequency: 427.622MHz)
  Total number of paths / destination ports: 169 / 18
-------------------------------------------------------------------------
Delay:               2.339ns (Levels of Logic = 2)
  Source:            freq_div/clk_scn_1 (FF)
  Destination:       freq_div/clk_scn_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: freq_div/clk_scn_1 to freq_div/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.447   1.449  freq_div/clk_scn_1 (freq_div/clk_scn_1)
     LUT1:I0->O            0   0.205   0.000  freq_div/Madd_cnt_tmp_xor<16>_rt (freq_div/Madd_cnt_tmp_xor<16>_rt)
     XORCY:LI->O           1   0.136   0.000  freq_div/Madd_cnt_tmp_xor<16> (freq_div/cnt_tmp<16>)
     FDC:D                     0.102          freq_div/clk_scn_1
    ----------------------------------------
    Total                      2.339ns (0.890ns logic, 1.449ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq_div/clk_scn_0'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.117ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       add_pb/PB_2/in_trig_delay (FF)
  Destination Clock: freq_div/clk_scn_0 rising

  Data Path: rst_n to add_pb/PB_2/in_trig_delay
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             38   0.206   1.376  add_pb/PB_2/rst_n_inv1_INV_0 (add_pb/PB_1/rst_n_inv)
     FDC:CLR                   0.430          add_pb/PB_1/debounce_window_0
    ----------------------------------------
    Total                      4.117ns (1.858ns logic, 2.259ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq_div/clk_scn_1'
  Total number of paths / destination ports: 52 / 18
-------------------------------------------------------------------------
Offset:              4.117ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       pad_scn/sel_1 (FF)
  Destination Clock: freq_div/clk_scn_1 rising

  Data Path: rst_n to pad_scn/sel_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             38   0.206   1.376  add_pb/PB_2/rst_n_inv1_INV_0 (add_pb/PB_1/rst_n_inv)
     FDCE:CLR                  0.430          pad_scn/key_0
    ----------------------------------------
    Total                      4.117ns (1.858ns logic, 2.259ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.117ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       freq_div/clk_scn_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to freq_div/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             38   0.206   1.376  add_pb/PB_2/rst_n_inv1_INV_0 (add_pb/PB_1/rst_n_inv)
     FDC:CLR                   0.430          freq_div/cnt_l_0
    ----------------------------------------
    Total                      4.117ns (1.858ns logic, 2.259ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'num_in/state_rst_n_Mux_17_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.449ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       num_in/augend_1 (LATCH)
  Destination Clock: num_in/state_rst_n_Mux_17_o falling

  Data Path: rst_n to num_in/augend_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.987  rst_n_IBUF (rst_n_IBUF)
     LUT3:I1->O            2   0.203   0.000  num_in/Mmux_state_addend[3]_Mux_14_o111 (num_in/state_augend[3]_Mux_22_o)
     LD:D                      0.037          num_in/augend_0
    ----------------------------------------
    Total                      2.449ns (1.462ns logic, 0.987ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'num_in/state_rst_n_Mux_9_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.449ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       num_in/addend_3 (LATCH)
  Destination Clock: num_in/state_rst_n_Mux_9_o falling

  Data Path: rst_n to num_in/addend_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.987  rst_n_IBUF (rst_n_IBUF)
     LUT3:I1->O            2   0.203   0.000  num_in/Mmux_state_addend[3]_Mux_14_o12 (num_in/state_addend[3]_Mux_14_o)
     LD:D                      0.037          num_in/addend_0
    ----------------------------------------
    Total                      2.449ns (1.462ns logic, 0.987ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_div/clk_scn_1'
  Total number of paths / destination ports: 9 / 5
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 2)
  Source:            pad_scn/sel_0 (FF)
  Destination:       row_scn<2> (PAD)
  Source Clock:      freq_div/clk_scn_1 rising

  Data Path: pad_scn/sel_0 to row_scn<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.961  pad_scn/sel_0 (pad_scn/sel_0)
     LUT2:I0->O            1   0.203   0.579  pad_scn/Mram_row_scn21 (row_scn_2_OBUF)
     OBUF:I->O                 2.571          row_scn_2_OBUF (row_scn<2>)
    ----------------------------------------
    Total                      4.761ns (3.221ns logic, 1.540ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 63 / 14
-------------------------------------------------------------------------
Offset:              7.635ns (Levels of Logic = 4)
  Source:            freq_div/clk_scn_1 (FF)
  Destination:       display<12> (PAD)
  Source Clock:      clk rising

  Data Path: freq_div/clk_scn_1 to display<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             43   0.447   1.696  freq_div/clk_scn_1 (freq_div/clk_scn_1)
     LUT4:I0->O            1   0.203   0.924  ftsd_scn/Mmux_display3411 (ftsd_scn/Mmux_display341)
     LUT6:I1->O            1   0.203   0.808  ftsd_scn/Mmux_display32 (ftsd_scn/Mmux_display31)
     LUT6:I3->O            1   0.205   0.579  ftsd_scn/Mmux_display37 (display_12_OBUF)
     OBUF:I->O                 2.571          display_12_OBUF (display<12>)
    ----------------------------------------
    Total                      7.635ns (3.629ns logic, 4.006ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num_in/state_rst_n_Mux_9_o'
  Total number of paths / destination ports: 543 / 14
-------------------------------------------------------------------------
Offset:              9.820ns (Levels of Logic = 6)
  Source:            num_in/addend_2 (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      num_in/state_rst_n_Mux_9_o falling

  Data Path: num_in/addend_2 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              15   0.498   1.346  num_in/addend_2 (num_in/addend_2)
     LUT6:I0->O           16   0.203   1.252  bcd_add/Madd_n0011_xor<2>11 (bcd_add/n0011<2>)
     LUT5:I1->O           11   0.203   1.111  bcd_add/Mmux_sum_tmp61 (sum<3>)
     LUT6:I3->O            1   0.205   0.827  ftsd_scn/Mmux_display126 (ftsd_scn/Mmux_display126)
     LUT6:I2->O            2   0.203   0.617  ftsd_scn/Mmux_display127 (display_7_OBUF)
     LUT5:I4->O            1   0.205   0.579  ftsd_scn/Mmux_display135 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      9.820ns (4.088ns logic, 5.732ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'num_in/state_rst_n_Mux_17_o'
  Total number of paths / destination ports: 536 / 14
-------------------------------------------------------------------------
Offset:              9.823ns (Levels of Logic = 6)
  Source:            num_in/augend_2 (LATCH)
  Destination:       display<8> (PAD)
  Source Clock:      num_in/state_rst_n_Mux_17_o falling

  Data Path: num_in/augend_2 to display<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              16   0.498   1.349  num_in/augend_2 (num_in/augend_2)
     LUT6:I1->O           16   0.203   1.252  bcd_add/Madd_n0011_xor<2>11 (bcd_add/n0011<2>)
     LUT5:I1->O           11   0.203   1.111  bcd_add/Mmux_sum_tmp61 (sum<3>)
     LUT6:I3->O            1   0.205   0.827  ftsd_scn/Mmux_display126 (ftsd_scn/Mmux_display126)
     LUT6:I2->O            2   0.203   0.617  ftsd_scn/Mmux_display127 (display_7_OBUF)
     LUT5:I4->O            1   0.205   0.579  ftsd_scn/Mmux_display135 (display_8_OBUF)
     OBUF:I->O                 2.571          display_8_OBUF (display<8>)
    ----------------------------------------
    Total                      9.823ns (4.088ns logic, 5.735ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_div/clk_scn_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.926ns (Levels of Logic = 1)
  Source:            num_in/state (FF)
  Destination:       led<2> (PAD)
  Source Clock:      freq_div/clk_scn_0 rising

  Data Path: num_in/state to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.908  num_in/state (num_in/state)
     OBUF:I->O                 2.571          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      3.926ns (3.018ns logic, 0.908ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.339|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_div/clk_scn_0
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freq_div/clk_scn_0|    1.663|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_div/clk_scn_1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freq_div/clk_scn_1|    2.471|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock num_in/state_rst_n_Mux_17_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freq_div/clk_scn_0|         |         |    1.826|         |
freq_div/clk_scn_1|         |         |    1.340|         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock num_in/state_rst_n_Mux_9_o
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freq_div/clk_scn_0|         |         |    1.826|         |
freq_div/clk_scn_1|         |         |    1.340|         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.53 secs
 
--> 

Total memory usage is 220048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    5 (   0 filtered)

