
*** Running vivado
    with args -log design_1_xup_2_to_1_mux_vector_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xup_2_to_1_mux_vector_0_3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xup_2_to_1_mux_vector_0_3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_xup_2_to_1_mux_vector_0_3, cache-ID = 8be6decefbfd5d85.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 22 14:29:25 2018...
