<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3712" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3712{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3712{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3712{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3712{left:69px;bottom:1084px;}
#t5_3712{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3712{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3712{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3712{left:95px;bottom:1037px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t9_3712{left:95px;bottom:1020px;letter-spacing:-0.14px;}
#ta_3712{left:69px;bottom:994px;}
#tb_3712{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tc_3712{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#td_3712{left:95px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3712{left:69px;bottom:938px;}
#tf_3712{left:95px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tg_3712{left:69px;bottom:917px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#th_3712{left:69px;bottom:890px;}
#ti_3712{left:95px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3712{left:390px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3712{left:95px;bottom:877px;letter-spacing:-0.15px;word-spacing:-1.2px;}
#tl_3712{left:95px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3712{left:95px;bottom:843px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_3712{left:95px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_3712{left:69px;bottom:517px;}
#tp_3712{left:95px;bottom:521px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3712{left:440px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3712{left:95px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3712{left:95px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3712{left:95px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_3712{left:95px;bottom:447px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_3712{left:95px;bottom:430px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_3712{left:95px;bottom:414px;letter-spacing:-0.18px;}
#tx_3712{left:69px;bottom:387px;}
#ty_3712{left:95px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_3712{left:346px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t10_3712{left:95px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3712{left:69px;bottom:348px;}
#t12_3712{left:95px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_3712{left:435px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3712{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t15_3712{left:69px;bottom:308px;}
#t16_3712{left:95px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_3712{left:333px;bottom:311px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_3712{left:95px;bottom:294px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#t19_3712{left:95px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_3712{left:95px;bottom:261px;letter-spacing:-0.12px;}
#t1b_3712{left:95px;bottom:238px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#t1c_3712{left:95px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3712{left:95px;bottom:204px;letter-spacing:-0.13px;}
#t1e_3712{left:69px;bottom:178px;}
#t1f_3712{left:95px;bottom:181px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1g_3712{left:336px;bottom:181px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_3712{left:95px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1i_3712{left:783px;bottom:165px;}
#t1j_3712{left:791px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1k_3712{left:95px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#t1l_3712{left:845px;bottom:148px;}
#t1m_3712{left:95px;bottom:131px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1n_3712{left:95px;bottom:114px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1o_3712{left:291px;bottom:565px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1p_3712{left:383px;bottom:565px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1q_3712{left:309px;bottom:773px;letter-spacing:-0.16px;}
#t1r_3712{left:226px;bottom:689px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1s_3712{left:226px;bottom:675px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1t_3712{left:226px;bottom:661px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1u_3712{left:226px;bottom:647px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1v_3712{left:583px;bottom:772px;letter-spacing:6.62px;}
#t1w_3712{left:685px;bottom:773px;}
#t1x_3712{left:614px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.04px;}
#t1y_3712{left:226px;bottom:632px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1z_3712{left:226px;bottom:618px;letter-spacing:0.12px;word-spacing:0.01px;}
#t20_3712{left:226px;bottom:604px;letter-spacing:0.13px;word-spacing:0.02px;}
#t21_3712{left:317px;bottom:749px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t22_3712{left:454px;bottom:743px;}
#t23_3712{left:403px;bottom:747px;}
#t24_3712{left:403px;bottom:737px;}
#t25_3712{left:430px;bottom:753px;}
#t26_3712{left:429px;bottom:743px;}
#t27_3712{left:429px;bottom:734px;}
#t28_3712{left:438px;bottom:773px;letter-spacing:-0.61px;}
#t29_3712{left:476px;bottom:773px;letter-spacing:-0.61px;}
#t2a_3712{left:451px;bottom:773px;letter-spacing:-0.61px;}
#t2b_3712{left:489px;bottom:773px;letter-spacing:-0.61px;}
#t2c_3712{left:464px;bottom:773px;letter-spacing:-0.61px;}
#t2d_3712{left:426px;bottom:773px;letter-spacing:-0.61px;}
#t2e_3712{left:413px;bottom:773px;letter-spacing:-0.61px;}
#t2f_3712{left:399px;bottom:773px;letter-spacing:-0.61px;}
#t2g_3712{left:387px;bottom:773px;letter-spacing:-0.61px;}
#t2h_3712{left:374px;bottom:773px;letter-spacing:-0.61px;}
#t2i_3712{left:623px;bottom:622px;letter-spacing:0.11px;}
#t2j_3712{left:392px;bottom:753px;}
#t2k_3712{left:390px;bottom:743px;}
#t2l_3712{left:390px;bottom:734px;}
#t2m_3712{left:441px;bottom:747px;}
#t2n_3712{left:441px;bottom:737px;}
#t2o_3712{left:480px;bottom:753px;}
#t2p_3712{left:480px;bottom:743px;}
#t2q_3712{left:480px;bottom:734px;}
#t2r_3712{left:466px;bottom:747px;}
#t2s_3712{left:467px;bottom:737px;}
#t2t_3712{left:494px;bottom:742px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2u_3712{left:327px;bottom:737px;letter-spacing:-0.19px;}
#t2v_3712{left:245px;bottom:773px;letter-spacing:-0.16px;}

.s1_3712{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3712{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3712{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3712{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3712{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3712{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s7_3712{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3712{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3712{font-size:12px;font-family:Arial_b5v;color:#000;}
.sa_3712{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3712" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3712Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3712" style="-webkit-user-select: none;"><object width="935" height="1210" data="3712/3712.svg" type="image/svg+xml" id="pdf3712" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3712" class="t s1_3712">20-4 </span><span id="t2_3712" class="t s1_3712">Vol. 3B </span>
<span id="t3_3712" class="t s2_3712">PERFORMANCE MONITORING </span>
<span id="t4_3712" class="t s3_3712">â€¢ </span><span id="t5_3712" class="t s4_3712">IA32_PERFEVTSELx MSRs start at address 186H and occupy a contiguous block of MSR address space. Each </span>
<span id="t6_3712" class="t s4_3712">performance event select register is paired with a corresponding performance counter in the 0C1H address </span>
<span id="t7_3712" class="t s4_3712">block. Note the number of IA32_PERFEVTSELx MSRs may vary from the number of physical counters present </span>
<span id="t8_3712" class="t s4_3712">on the hardware, because an agent running at a higher privilege level (e.g., a VMM) may not expose all </span>
<span id="t9_3712" class="t s4_3712">counters. </span>
<span id="ta_3712" class="t s3_3712">â€¢ </span><span id="tb_3712" class="t s4_3712">The bit width of an IA32_PMCx MSR is reported using the CPUID.0AH:EAX[23:16]. This the number of valid bits </span>
<span id="tc_3712" class="t s4_3712">for read operation. On write operations, the lower-order 32 bits of the MSR may be written with any value, and </span>
<span id="td_3712" class="t s4_3712">the high-order bits are sign-extended from the value of bit 31. </span>
<span id="te_3712" class="t s3_3712">â€¢ </span><span id="tf_3712" class="t s4_3712">Bit field layout of IA32_PERFEVTSELx MSRs is defined architecturally. </span>
<span id="tg_3712" class="t s4_3712">See Figure 20-1 for the bit field layout of IA32_PERFEVTSELx MSRs. The bit fields are: </span>
<span id="th_3712" class="t s3_3712">â€¢ </span><span id="ti_3712" class="t s5_3712">Event select field (bits 0 through 7) â€” </span><span id="tj_3712" class="t s4_3712">Selects the event logic unit used to detect microarchitectural </span>
<span id="tk_3712" class="t s4_3712">conditions (see Table 20-1, for a list of architectural events and their 8-bit codes). The set of values for this field </span>
<span id="tl_3712" class="t s4_3712">is defined architecturally; each value corresponds to an event logic unit for use with an architectural </span>
<span id="tm_3712" class="t s4_3712">performance event. The number of architectural events is queried using CPUID.0AH:EAX. A processor may </span>
<span id="tn_3712" class="t s4_3712">support only a subset of pre-defined values. </span>
<span id="to_3712" class="t s3_3712">â€¢ </span><span id="tp_3712" class="t s5_3712">Unit mask (UMASK) field (bits 8 through 15) </span><span id="tq_3712" class="t s4_3712">â€” These bits qualify the condition that the selected event </span>
<span id="tr_3712" class="t s4_3712">logic unit detects. Valid UMASK values for each event logic unit are specific to the unit. For each architectural </span>
<span id="ts_3712" class="t s4_3712">performance event, its corresponding UMASK value defines a specific microarchitectural condition. </span>
<span id="tt_3712" class="t s4_3712">A pre-defined microarchitectural condition associated with an architectural event may not be applicable to a </span>
<span id="tu_3712" class="t s4_3712">given processor. The processor then reports only a subset of pre-defined architectural events. Pre-defined </span>
<span id="tv_3712" class="t s4_3712">architectural events are listed in Table 20-1; support for pre-defined architectural events is enumerated using </span>
<span id="tw_3712" class="t s4_3712">CPUID.0AH:EBX. </span>
<span id="tx_3712" class="t s3_3712">â€¢ </span><span id="ty_3712" class="t s5_3712">USR (user mode) flag (bit 16) â€” </span><span id="tz_3712" class="t s4_3712">Specifies that the selected microarchitectural condition is counted when </span>
<span id="t10_3712" class="t s4_3712">the logical processor is operating at privilege levels 1, 2 or 3. This flag can be used with the OS flag. </span>
<span id="t11_3712" class="t s3_3712">â€¢ </span><span id="t12_3712" class="t s5_3712">OS (operating system mode) flag (bit 17) â€” </span><span id="t13_3712" class="t s4_3712">Specifies that the selected microarchitectural condition is </span>
<span id="t14_3712" class="t s4_3712">counted when the logical processor is operating at privilege level 0. This flag can be used with the USR flag. </span>
<span id="t15_3712" class="t s3_3712">â€¢ </span><span id="t16_3712" class="t s5_3712">E (edge detect) flag (bit 18) â€” </span><span id="t17_3712" class="t s4_3712">Enables (when set) edge detection of the selected microarchitectural </span>
<span id="t18_3712" class="t s4_3712">condition. The logical processor counts the number of deasserted to asserted transitions for any condition that </span>
<span id="t19_3712" class="t s4_3712">can be expressed by the other fields. The mechanism does not permit back-to-back assertions to be distin- </span>
<span id="t1a_3712" class="t s4_3712">guished. </span>
<span id="t1b_3712" class="t s4_3712">This mechanism allows software to measure not only the fraction of time spent in a particular state, but also the </span>
<span id="t1c_3712" class="t s4_3712">average length of time spent in such a state (for example, the time spent waiting for an interrupt to be </span>
<span id="t1d_3712" class="t s4_3712">serviced). </span>
<span id="t1e_3712" class="t s3_3712">â€¢ </span><span id="t1f_3712" class="t s5_3712">PC (pin control) flag (bit 19) â€” </span><span id="t1g_3712" class="t s4_3712">Beginning with Sandy Bridge microarchitecture, this bit is reserved (not </span>
<span id="t1h_3712" class="t s4_3712">writeable). On processors based on previous microarchitectures, the logical processor toggles the PM</span><span id="t1i_3712" class="t s6_3712">i </span><span id="t1j_3712" class="t s4_3712">pins and </span>
<span id="t1k_3712" class="t s4_3712">increments the counter when performance-monitoring events occur; when clear, the processor toggles the PM</span><span id="t1l_3712" class="t s6_3712">i </span>
<span id="t1m_3712" class="t s4_3712">pins when the counter overflows. The toggling of a pin is defined as assertion of the pin for a single bus clock </span>
<span id="t1n_3712" class="t s4_3712">followed by deassertion. </span>
<span id="t1o_3712" class="t s7_3712">Figure 20-1. </span><span id="t1p_3712" class="t s7_3712">Layout of IA32_PERFEVTSELx MSRs </span>
<span id="t1q_3712" class="t s8_3712">31 </span>
<span id="t1r_3712" class="t s9_3712">INVâ€”Invert counter mask </span>
<span id="t1s_3712" class="t s9_3712">ENâ€”Enable counters </span>
<span id="t1t_3712" class="t s9_3712">INTâ€”APIC interrupt enable </span>
<span id="t1u_3712" class="t s9_3712">PCâ€”Pin control </span>
<span id="t1v_3712" class="t s8_3712">87 </span><span id="t1w_3712" class="t s8_3712">0 </span>
<span id="t1x_3712" class="t s8_3712">Event Select </span>
<span id="t1y_3712" class="t s9_3712">Eâ€”Edge detect </span>
<span id="t1z_3712" class="t s9_3712">OSâ€”Operating system mode </span>
<span id="t20_3712" class="t s9_3712">USRâ€”User Mode </span>
<span id="t21_3712" class="t s8_3712">Counter Mask </span>
<span id="t22_3712" class="t sa_3712">E </span>
<span id="t23_3712" class="t sa_3712">E </span>
<span id="t24_3712" class="t sa_3712">N </span>
<span id="t25_3712" class="t sa_3712">I </span>
<span id="t26_3712" class="t sa_3712">N </span>
<span id="t27_3712" class="t sa_3712">T </span>
<span id="t28_3712" class="t s8_3712">19 </span><span id="t29_3712" class="t s8_3712">16 </span><span id="t2a_3712" class="t s8_3712">18 </span><span id="t2b_3712" class="t s8_3712">15 </span><span id="t2c_3712" class="t s8_3712">17 </span><span id="t2d_3712" class="t s8_3712">20 </span><span id="t2e_3712" class="t s8_3712">21 </span><span id="t2f_3712" class="t s8_3712">22 </span><span id="t2g_3712" class="t s8_3712">23 </span><span id="t2h_3712" class="t s8_3712">24 </span>
<span id="t2i_3712" class="t s9_3712">Reserved </span>
<span id="t2j_3712" class="t sa_3712">I </span>
<span id="t2k_3712" class="t sa_3712">N </span>
<span id="t2l_3712" class="t sa_3712">V </span>
<span id="t2m_3712" class="t sa_3712">P </span>
<span id="t2n_3712" class="t sa_3712">C </span>
<span id="t2o_3712" class="t sa_3712">U </span>
<span id="t2p_3712" class="t sa_3712">S </span>
<span id="t2q_3712" class="t sa_3712">R </span>
<span id="t2r_3712" class="t sa_3712">O </span>
<span id="t2s_3712" class="t sa_3712">S </span>
<span id="t2t_3712" class="t s8_3712">Unit Mask (UMASK) </span>
<span id="t2u_3712" class="t s8_3712">(CMASK) </span>
<span id="t2v_3712" class="t s8_3712">63 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
