---
layout: archive
title: "Skills"
permalink: /skills/
author_profile: true
redirect_from:
  - /skills
---
<a id="top"></a>
<a href="#top" class="back-to-top">Back to Top ⬆️</a>

## Technical Skills

<div class="skill-table">
  <table>
    <tr>
      <td>Languages</td>
      <td>Frameworks</td>
      <td>Tools</td>
      <td>Protocols</td>
    </tr>
    <tr>
      <td><a href="#verilogsystemverilog">Verilog, SystemVerilog</a></td>
      <td><a href="#universal-verification-methodology-uvm">Universal Verification Methodology (UVM)</a></td>
      <td><a href="#synopsys-vcs-verdi-and-design-compiler">Synopsys VCS, Verdi, and Design Compiler</a></td>
      <td><a href="#axi4-streammemory-mappedlite">AXI4</a></td>
    </tr>
    <tr>
      <td><a href="#c-and-c-programming">C, C++</a></td>
      <td><a href="#systemverilog-assertions-sva">SystemVerilog Assertions (SVA)</a></td>
      <td><a href="#modelsim-cadence-xcelium-and-questasim">ModelSim, Cadence Xcelium, and QuestaSim</a></td>
      <td><a href="#usb-2030-protocol">USB 2.0/3.0+</a></td>
    </tr>
    <tr>
      <td><a href="#python-programming-and-scripting">Python</a></td>
      <td><a href="#cuda">CUDA</a></td>
      <td><a href="#unixlinux">UNIX/Linux</a></td>
      <td><a href="#spi-uart-i2c-communication-protocols">Serial Communication - SPI, UART, I2C</a></td>
    </tr>
    <tr>
      <td><a href="#risc-v-and-arm-assembly">RISC-V, ARM</a></td>
      <td><a href="#stm32cube">STM32Cube</a></td>
      <td><a href="#git-version-control">Git</a></td>
      <td><a href="#ethernet-protocol">Ethernet</a></td>
    </tr>
    <tr>
      <td><a href="#shell-scripting">Shell Scripting</a></td>
      <td><a href="#murphi">Murphi</a></td>
      <td><a href="#vivado-xilinx-fpga--quartus-altera-fpga">Vivado & Quartus</a></td>
      <td><a href="#tcpip-protocol">TCP/IP</a></td>
    </tr>
    <tr>
      <td><a href="#matlab">MATLAB</a></td>
      <td><a href="#posixboost-threads">POSIX/Boost Threads</a></td>
      <td><a href="#cadence-virtuoso">Cadence Virtuoso</a></td>
      <td><a href="#rgmii-gmii-mii">RGMII, GMII, MII</a></td>
    </tr>
    <tr>
      <td><a href="#tcl">Tcl</a></td>
      <td><a href="#osi-open-system-interconnection-model">OSI Model</a></td>
      <td><a href="#altium-designer">Altium Designer</a></td>
      <td><a href="#pcie">PCIe</a></td>
    </tr>
    <tr>
      <td><a href="#perl">Perl</a></td>
      <td class="divider">=============</td>
      <td class="divider">=============</td>
      <td class="divider">=============</td>
    </tr>
    <tr>
      <td><a href="#vhdl">VHDL</a></td>
      <td></td>
      <td></td>
      <td></td>
    </tr>
    <tr>
      <td class="divider">=============</td>
      <td></td>
      <td></td>
      <td></td>
    </tr>
  </table>
</div>

&nbsp;

***Other Unclassified Technical Skills:*** BIST, RTOS, 

### Verilog/SystemVerilog
- Strong proficiency in Verilog and SystemVerilog for designing, implementing and verifying RTL designs, with comprehensive internship and college/personal project experiences.
- Skills Acquired From: 
  - *Notable Experiences* - [Design Verification at AMD](/experiences/#amd), [DFT & Post Silicon Validation at Efinix Inc](/experiences/#efinix)
  - *Notable Classes* - [Computer Architecture](/academicjourney/#eecs470), [Digital Logic Design](/academicjourney/#eecs270), [Parallel Computer Architecture](/academicjourney/#eecs570), [MicroArchitecture](/academicjourney/#eecs573)
  - *Notable Projects* - [Out-of-Order Processor](/projects/#mips-r10k-style-out-of-order-processor), [IP Core Library](/projects/#systemverilog-ip-core-library), [A.U.R.A ML Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [SpecNN Accelerator for kNN](/collegeprojects/#specnn-hardware-accelerator-for-knn-eecs-573)

&nbsp;
&nbsp;

### C and C++ Programming
- Strong proficiency in C/C++ programming across diverse applications, including performance-critical system design, embedded systems, hardware modeling, multithreading, socket programming, and OS-level development.
- Skills Acquired From:
  - *Notable Classes* - [Operating Systems](/academicjourney/#eecs482), [Data Structures & Algorithms](/academicjourney/#eecs281), [Computer Organization](/academicjourney/#eecs370), [Programming and Intro Data Structures](/academicjourney/#eecs280), [Parallel Programming](academicjourney/#eecs471)
  - *Notable Projects* - [Thread Library, Pager, Multi-Threaded Network File Server](/collegeprojects/#thread-library-pager-multi-threaded-network-file-server-eecs-482), [Simple SQL Database, Words Morphing & Optimal Route Finding Algorithm](/collegeprojects/#simple-sql-database-words-morphing-algorithm-optimal-route-finding-algorithm-eecs-281), [ML Hardware Accelerator Modeling](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [Cycle Accurate Pipelined Processor and Cache Simulator](/collegeprojects/#lc2k-isa-assembler--linker-5-stage-pipelined-processor-simulator-cache-simulator-eecs-370)
  - *Notable Experiences* - [Firmware Engineering at UMich Solar Car](/experiences/#solar-car), [Embedded Systems Team Lead at MHackers](/experiences/#mhackers)
  
&nbsp;
&nbsp;

### Python (Programming and Scripting)
- Strong proficiency in Python for various system design, GUI development, hardware modeling, prompt engineering programming tasks and automation, flow-integration scripting tasks
- Skills Acquired From:
  - *Notable Experiences* - [USB Transaction Python Model and GUI Debug Tool Development at AMD](/experiences/#amd), [Automation and Tool-Integration Scripting at Efinix](/experiences/#efinix)
  - *Notable Projects* - [kNN Hardware Accelerator Cycle Accurate Modeling](/collegeprojects/#specnn-hardware-accelerator-for-knn-eecs-573), [Verification Flow-Integration Scripting for ML Hardware Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [Prompt Engineering for VSEE](/projects/#vsee-vcstartup-match-making-app)

&nbsp;
&nbsp;

### RISC-V and ARM Assembly
- Proficient in the ISA and Assembly of RV32I subset in RISC-V, with experience designing assembler, linker, and the hardware processor for it. Baseline knowledge and understanding of the LEGv8 subset of ARM Assembly.
- Skills Acquired From:
  - *Notable Classes* - [Computer Organization](/academicjourney/#eecs370), [Computer Architecture](/academicjourney/#eecs470)
  - *Notable Projects* - [Assembler & Linker](/collegeprojects/#lc2k-isa-assembler--linker-5-stage-pipelined-processor-simulator-cache-simulator-eecs-370), [RISC-V Out-of-Order Processor](/projects/#mips-r10k-style-out-of-order-processor), [RISC-V In-Order Pipelined Processor](/projects/#risc-v-5-stage-pipeline-processor)

&nbsp;
&nbsp;

### Universal Verification Methodology (UVM)
- Working Knowledge of the Universal Verification Methodology (UVM) verfication framework gained from internship experiences and personal project experiences
- Skills Acquired From:
  - *Notable Experiences* - [UVM Log Debug Tool Development & UVM Test Sequence Library Refactoring at AMD](/experiences/#amd)
  - *Notable Projects* - [UVM Test Environment for ALU](/iplib/#simple-uvm-framework-on-alu)

&nbsp;
&nbsp;

### Synopsys VCS, Verdi and Design Compiler
- Proficient in the usage of Synopsys tools such as VCS, Verdi, and Design Compiler for RTL simulation, waveform debugging, and synthesis, with experience gained from internships and various college projects
- Skills Acquired From:
  - *Notable Experiences* - [Worked with various Synopsys tools for testcase simulation at AMD](/experiences/#amd)
  - *Notable Projects with Synopsys Tools Usage* - [RISC-V Out-of-Order Processor](/collegeprojects/#mips-r10k-style-out-of-order-processor-eecs-470), [A.U.R.A ML Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570), [SpecNN Accelerator for kNN](/collegeprojects/#specnn-hardware-accelerator-for-knn-eecs-573)
  - *Notable Classes* - [Computer Architecture](/academicjourney/#eecs470), [Parallel Computer Architecture](/academicjourney/#eecs570), [MicroArchitecture](/academicjourney/#eecs573)

&nbsp;
&nbsp;

### ModelSim, Cadence Xcelium, and QuestaSim
- Strong proficiency in RTL simulation and debugging with ModelSim, gained from college projects, while having basic familiarity with the usage of other simulation tools such as Xcelium and QuestaSim through internships
- Skills Acquired From:
  - *Notable Projects with ModelSim Usage* - [Four Function Calculator, Traffic Light Controller, UpDown Counter](/collegeprojects/#four-function-calculator-traffic-light-controller-updown-counter-eecs-270)
  - *Notable Experiences* - [RTL simulation with Cadence Xcelium and QuestaSim at Efinix Inc](/experiences/#efinix)
  - *Notable Classes* - [Digital Logic Design](/academicjourney/#eecs270)

&nbsp;
&nbsp;

### SystemVerilog Assertions (SVA)
- Proficient in utilising SystemVerilog Assertions to build comprehensive verification testbenches/checkers, gained from college project and internship experiences
- Skills Acquired From:
  - *Notable Projects* - [SVA Verficiation Framework for RISC-V Out-of-Order Processor Design](/projects/#mips-r10k-style-out-of-order-processor)
  - *Notable Experiences* - [SVA Checker Refining at AMD](/experiences/#amd)

&nbsp;
&nbsp;

### UNIX/Linux 
- Strong proficiency working in UNIX/Linux environments, with comprehensive experiences from college, personal projects, and internships
- Skills Acquired From:
  - *Notable Experiences with Day-to-Day UNIX/Linux Usage* - [Design Verification Intern at AMD](/experiences/#amd), [DFT & Post-Silicon Validation Intern at Efinix](/experiences/#efinix)
  - *Notable Projects developed on UNIX/Linux Environments* - [RISC-V Out-of-Order Processor Design](/projects/#mips-r10k-style-out-of-order-processor)
  - *Notable Classes* - [Computer Science Pragmatics](/academicjourney/#eecs201)

&nbsp;
&nbsp;

### Git Version Control
- Proficient in the utilisation of version control tools such as Git, with experiences using it for practically all collaborated and personal projects
- Skills Acquired From:
  - *Notable Experiences* - [RISC-V Out-of-Order Processor Design](/projects/#mips-r10k-style-out-of-order-processor), [A.U.R.A ML Accelerator](/collegeprojects/#attention-unit-for-resource-constrained-architectures-eecs-570)
  - *Notable Classes* - [Computer Science Pragmatics](/academicjourney/#eecs201)
  
&nbsp;
&nbsp;

### Shell Scripting
- Proficient in shell scripting (particularly in Bash) for various purpose including build/compile/test automation, tool integration, flow integration, log extraction, and comparison
- Skills Acquired From:
  - *Notable Projects* - [Customized Bash Shell for Better Shell Prompts and Added Functionality](/collegeprojects/#custom-bash-shell-pig-latin-translation-program-customized-python-library-eecs-201), [English to Pig-Latin Translation Shell Script](/collegeprojects/#custom-bash-shell-pig-latin-translation-program-customized-python-library-eecs-201), [Build, Compile, & Compare Automation Scripting for Processor Design Verification](/projects/#mips-r10k-style-out-of-order-processor)
  - *Notable Experiences* - [Compilation & Test Automation Script Development for Auto-Grading 200+ students' RTL Design](/experiences/#cse)

&nbsp;
&nbsp;

### AXI4 Stream/Memory-Mapped/Lite
- Basic familiarity with the AXI4 protocol including the stream, memory-mapped, and lite version, gained from my internship and personal project experiences
- Skills Acquired From:
  - *Notable Experiences* - [Centralized Tracker Tool Development (which involves monitoring AXI interfaces of the DMA) at AMD](/experiences/#amd)
  - *Notable Projects* - [AXI4-Stream Interconnect FIFO](/iplib/#axi4-stream-interconnect-fifo)

&nbsp;
&nbsp;

### USB 2.0/3.0+ Protocol

### Vivado (Xilinx FPGA) & Quartus (Altera FPGA)

### SPI, UART, I2C Communication Protocols

### Ethernet Protocol

### TCP/IP Protocol

### CUDA

### POSIX/Boost Threads

### MATLAB

### Cadence Virtuoso

### OSI (Open System Interconnection) Model

### STM32Cube

### Murphi

### RGMII, GMII, MII

### Tcl

### PCIe

### Altium Designer

### Perl

### VHDL
