$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  2 ( F [1:0] $end
  $var wire  2 $ X0 [1:0] $end
  $var wire  2 % X1 [1:0] $end
  $var wire  2 & X2 [1:0] $end
  $var wire  2 ' X3 [1:0] $end
  $var wire  2 # Y [1:0] $end
  $scope module top $end
   $var wire  2 ( F [1:0] $end
   $var wire  2 $ X0 [1:0] $end
   $var wire  2 % X1 [1:0] $end
   $var wire  2 & X2 [1:0] $end
   $var wire  2 ' X3 [1:0] $end
   $var wire  2 # Y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
#2
b01 #
b01 $
b01 %
b01 &
b01 '
b01 (
#3
b10 #
b10 $
b10 %
b10 &
b10 '
b10 (
#4
