base fault cache design chip multiprocessor
