// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2019 RnD Center "ELVEES", JSC
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "elvees,mcom03";
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x0>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu1: cpu@1 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x1>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu2: cpu@2 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x2>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		cpu3: cpu@3 {
			compatible = "arm,cortex-a53", "arm,armv8";
			device_type = "cpu";
			enable-method = "psci";
			reg = <0x3>;
			i-cache-size = <0x8000>;
			i-cache-line-size = <64>;
			i-cache-sets = <256>;
			d-cache-size = <0x8000>;
			d-cache-line-size = <64>;
			d-cache-sets = <128>;
			next-level-cache = <&l2>;
		};

		l2: cache {
			cache-unified;
			cache-size = <0x100000>;
			cache-line-size = <64>;
			cache-sets = <1024>;
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	wdt0: watchdog@1f080000 {
		compatible = "snps,dw-wdt";
		reg = <0x1f080000 0x1000>;
		/* TODO: Add clocks property here */
	};

	pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
	};

	gpu: gpu@1200000 {
		compatible = "img,gpu";
		interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x1200000 0x80000>;
		status = "disabled";
	};

	vpu: vpu@1280000 {
		compatible = "arm,mali-v500";
		interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
		reg = <0x1280000 0x10000>;
		status = "disabled";
	};

	gic: interrupt-controller@1100000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x1100000 0x10000>, /* GICD */
		      <0x1180000 0x80000>; /* GICR */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
	};

	lsperiph0@1600000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		uart1: serial0@1640000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x1640000 0x1000>;
			interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		uart2: serial0@1650000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x1650000 0x1000>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};

		uart3: serial0@1660000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x1660000 0x1000>;
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			status = "disabled";
		};
	};

	hsperiph@0 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		hsurb: urb@10400000 {
			compatible = "elvees,mcom03-urb", "syscon";
			reg = <0x10400000 0x200>;
		};

		hsreset: reset-controller@10400008 {
			compatible = "elvees,mcom03-reset";
			reg = <0x10400008 0x4>;
			#reset-cells = <1>;
		};

		emac0: ethernet@10200000 {
			compatible = "elvees,arasan-gemac";
			reg = <0x10200000 0x1000>;
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&hsreset 8>;
			status = "disabled";
		};

		emac1: ethernet@10210000 {
			compatible = "elvees,arasan-gemac";
			reg = <0x10210000 0x1000>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&hsreset 9>;
			status = "disabled";
		};

		sdhci0: sdhci0@10220000 {
			compatible = "elvees,mcom03-sdhci-8.9a";
			reg = <0x10220000 0x10000>;
			arasan,soc-ctl-syscon = <&hsurb>;
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
			/* Linux driver requires the following clock names */
			clock-names = "clk_xin", "clk_ahb";
			/* TODO: Add clocks property here */
			resets = <&hsreset 4>;
			elvees,ctrl-id = <0>;
			status = "disabled";
		};

		sdhci1: sdhci1@10230000 {
			compatible = "elvees,mcom03-sdhci-8.9a";
			reg = <0x10230000 0x10000>;
			arasan,soc-ctl-syscon = <&hsurb>;
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "clk_xin", "clk_ahb";
			/* TODO: Add clocks property here */
			resets = <&hsreset 5>;
			elvees,ctrl-id = <1>;
			status = "disabled";
		};
	};

	sdr@1900000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		/* For DeviceTree bindings see linux/modules/velcore3
		 * repository
		 */
		qlic0: interrupt-controller@1940000 {
			compatible = "elvees,qlic";
			interrupt-controller;
			interrupt-parent = <&gic>;
			pin-ranges = <16 15 1>;
			#interrupt-cells = <4>;
			reg = <0x1940000 0x40000>;
			status = "disabled";
		};

		elcore0: elcore@1980000 {
			compatible = "elvees,elcore50";
			reg = <0x1980000 0x40000>,
			      <0x3000000 0x200000>;
			interrupt-parent = <&qlic0>;
			interrupts = <1 16 2 16>,
				     <1 17 2 16>,
				     <1 18 2 16>,
				     <1 19 2 16>,
				     <1 20 2 16>;
			status = "disabled";
		};

		elcore1: elcore@1c80000 {
			compatible = "elvees,elcore50";
			reg = <0x1C80000 0x40000>,
			      <0x3200000 0x200000>;
			interrupt-parent = <&qlic0>;
			interrupts = <1 23 2 16>,
				     <1 24 2 16>,
				     <1 25 2 16>,
				     <1 26 1 16>,
				     <1 27 2 16>;
			status = "disabled";
		};
	};

	lsperiph1@1700000 {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		timer0: timer@1790000 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790000 0x14>;
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer1: timer@1790014 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790014 0x14>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer2: timer@1790028 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790028 0x14>;
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer3: timer@179003c {
			compatible = "snps,dw-apb-timer";
			reg = <0x179003C 0x14>;
			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer4: timer@1790050 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790050 0x14>;
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer5: timer@1790064 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790064 0x14>;
			interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer6: timer@1790078 {
			compatible = "snps,dw-apb-timer";
			reg = <0x1790078 0x14>;
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};

		timer7: timer@179008c {
			compatible = "snps,dw-apb-timer";
			reg = <0x179008C 0x14>;
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
			clock-names = "timer";
			status = "disabled";
		};
	};
};
