<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="5136" height="1408" x="-8" y="-8" />
 <systemtable
   filter="All Interfaces"
   showAvalonDomains="1"
   showClockDomains="0"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="495" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library/Processors and Peripherals/Peripherals,Library/Processors and Peripherals,Library,Existing IP Variants/C:/projects/axe5_eagle/pcie/ip,Existing IP Variants,Existing IP Variants/C:/projects/axe5_eagle,Existing IP Variants/C:,Library/Interface Protocols/PCI Express/QSYS Example Designs,Existing IP Variants/C:/projects,Existing IP Variants/C:/projects/axe5_eagle/pcie/ip/system,Library/Interface Protocols/PCI Express,Library/Basic Functions,Library/Interface Protocols,Existing IP Variants/C:/projects/axe5_eagle/pcie" />
 <generation path="" block_symbol_file="0" simulation="VERILOG" modelsim="1" />
 <hdlexample language="VERILOG" />
</preferences>
