<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_hsi_debug_tools.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/ecore_hsi_debug_tools.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bin_dbg_buffer_type,block_addr,block_id,dbg_attn_bit_mapping,dbg_attn_block,dbg_attn_block_result,dbg_attn_block_type_data,dbg_attn_reg,dbg_attn_reg_result,dbg_attn_type,dbg_bus_block,dbg_bus_block_data,dbg_bus_block_user_data,dbg_bus_clients,dbg_bus_constraint_ops,dbg_bus_data,dbg_bus_filter_types,dbg_bus_frame_modes,dbg_bus_line,dbg_bus_mem_addr,dbg_bus_other_engine_modes,dbg_bus_pci_buf_data,dbg_bus_post_trigger_types,dbg_bus_pre_trigger_types,dbg_bus_semi_frame_modes,dbg_bus_states,dbg_bus_storm_data,dbg_bus_storm_eid_mask_params,dbg_bus_storm_eid_params,dbg_bus_storm_eid_range_params,dbg_bus_storm_modes,dbg_bus_targets,dbg_bus_trigger_state_data,dbg_dump_cond_hdr,dbg_dump_mem,dbg_dump_reg,dbg_dump_split_hdr,dbg_grc_data,dbg_grc_params,dbg_idle_chk_cond_hdr,dbg_idle_chk_cond_reg,dbg_idle_chk_info_reg,dbg_idle_chk_reg,dbg_idle_chk_result_hdr,dbg_idle_chk_result_reg_hdr,dbg_idle_chk_rule,dbg_idle_chk_rule_parsing_data,dbg_idle_chk_severity_types,dbg_mode_hdr,dbg_reset_regs,dbg_status,dbg_storms,dbg_tools_data,idle_chk_data "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/ecore_hsi_debug_tools.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_hsi_debug_tools.h.html'>ecore_hsi_debug_tools.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 QLogic Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.qlogic.com</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * See LICENSE.qede_pmd for copyright and licensing details.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/__ECORE_HSI_DEBUG_TOOLS__">__ECORE_HSI_DEBUG_TOOLS__</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/__ECORE_HSI_DEBUG_TOOLS__" data-ref="_M/__ECORE_HSI_DEBUG_TOOLS__">__ECORE_HSI_DEBUG_TOOLS__</dfn></u></td></tr>
<tr><th id="11">11</th><td><i>/****************************************/</i></td></tr>
<tr><th id="12">12</th><td><i>/* Debug Tools HSI constants and macros */</i></td></tr>
<tr><th id="13">13</th><td><i>/****************************************/</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>enum</b> <dfn class="type def" id="block_addr" title='block_addr' data-ref="block_addr">block_addr</dfn> {</td></tr>
<tr><th id="17">17</th><td>	<dfn class="enum" id="GRCBASE_GRC" title='GRCBASE_GRC' data-ref="GRCBASE_GRC">GRCBASE_GRC</dfn> = <var>0x50000</var>,</td></tr>
<tr><th id="18">18</th><td>	<dfn class="enum" id="GRCBASE_MISCS" title='GRCBASE_MISCS' data-ref="GRCBASE_MISCS">GRCBASE_MISCS</dfn> = <var>0x9000</var>,</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="GRCBASE_MISC" title='GRCBASE_MISC' data-ref="GRCBASE_MISC">GRCBASE_MISC</dfn> = <var>0x8000</var>,</td></tr>
<tr><th id="20">20</th><td>	<dfn class="enum" id="GRCBASE_DBU" title='GRCBASE_DBU' data-ref="GRCBASE_DBU">GRCBASE_DBU</dfn> = <var>0xa000</var>,</td></tr>
<tr><th id="21">21</th><td>	<dfn class="enum" id="GRCBASE_PGLUE_B" title='GRCBASE_PGLUE_B' data-ref="GRCBASE_PGLUE_B">GRCBASE_PGLUE_B</dfn> = <var>0x2a8000</var>,</td></tr>
<tr><th id="22">22</th><td>	<dfn class="enum" id="GRCBASE_CNIG" title='GRCBASE_CNIG' data-ref="GRCBASE_CNIG">GRCBASE_CNIG</dfn> = <var>0x218000</var>,</td></tr>
<tr><th id="23">23</th><td>	<dfn class="enum" id="GRCBASE_CPMU" title='GRCBASE_CPMU' data-ref="GRCBASE_CPMU">GRCBASE_CPMU</dfn> = <var>0x30000</var>,</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="GRCBASE_NCSI" title='GRCBASE_NCSI' data-ref="GRCBASE_NCSI">GRCBASE_NCSI</dfn> = <var>0x40000</var>,</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="GRCBASE_OPTE" title='GRCBASE_OPTE' data-ref="GRCBASE_OPTE">GRCBASE_OPTE</dfn> = <var>0x53000</var>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="GRCBASE_BMB" title='GRCBASE_BMB' data-ref="GRCBASE_BMB">GRCBASE_BMB</dfn> = <var>0x540000</var>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="GRCBASE_PCIE" title='GRCBASE_PCIE' data-ref="GRCBASE_PCIE">GRCBASE_PCIE</dfn> = <var>0x54000</var>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="GRCBASE_MCP" title='GRCBASE_MCP' data-ref="GRCBASE_MCP">GRCBASE_MCP</dfn> = <var>0xe00000</var>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="GRCBASE_MCP2" title='GRCBASE_MCP2' data-ref="GRCBASE_MCP2">GRCBASE_MCP2</dfn> = <var>0x52000</var>,</td></tr>
<tr><th id="30">30</th><td>	<dfn class="enum" id="GRCBASE_PSWHST" title='GRCBASE_PSWHST' data-ref="GRCBASE_PSWHST">GRCBASE_PSWHST</dfn> = <var>0x2a0000</var>,</td></tr>
<tr><th id="31">31</th><td>	<dfn class="enum" id="GRCBASE_PSWHST2" title='GRCBASE_PSWHST2' data-ref="GRCBASE_PSWHST2">GRCBASE_PSWHST2</dfn> = <var>0x29e000</var>,</td></tr>
<tr><th id="32">32</th><td>	<dfn class="enum" id="GRCBASE_PSWRD" title='GRCBASE_PSWRD' data-ref="GRCBASE_PSWRD">GRCBASE_PSWRD</dfn> = <var>0x29c000</var>,</td></tr>
<tr><th id="33">33</th><td>	<dfn class="enum" id="GRCBASE_PSWRD2" title='GRCBASE_PSWRD2' data-ref="GRCBASE_PSWRD2">GRCBASE_PSWRD2</dfn> = <var>0x29d000</var>,</td></tr>
<tr><th id="34">34</th><td>	<dfn class="enum" id="GRCBASE_PSWWR" title='GRCBASE_PSWWR' data-ref="GRCBASE_PSWWR">GRCBASE_PSWWR</dfn> = <var>0x29a000</var>,</td></tr>
<tr><th id="35">35</th><td>	<dfn class="enum" id="GRCBASE_PSWWR2" title='GRCBASE_PSWWR2' data-ref="GRCBASE_PSWWR2">GRCBASE_PSWWR2</dfn> = <var>0x29b000</var>,</td></tr>
<tr><th id="36">36</th><td>	<dfn class="enum" id="GRCBASE_PSWRQ" title='GRCBASE_PSWRQ' data-ref="GRCBASE_PSWRQ">GRCBASE_PSWRQ</dfn> = <var>0x280000</var>,</td></tr>
<tr><th id="37">37</th><td>	<dfn class="enum" id="GRCBASE_PSWRQ2" title='GRCBASE_PSWRQ2' data-ref="GRCBASE_PSWRQ2">GRCBASE_PSWRQ2</dfn> = <var>0x240000</var>,</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="GRCBASE_PGLCS" title='GRCBASE_PGLCS' data-ref="GRCBASE_PGLCS">GRCBASE_PGLCS</dfn> = <var>0x0</var>,</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="GRCBASE_DMAE" title='GRCBASE_DMAE' data-ref="GRCBASE_DMAE">GRCBASE_DMAE</dfn> = <var>0xc000</var>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="GRCBASE_PTU" title='GRCBASE_PTU' data-ref="GRCBASE_PTU">GRCBASE_PTU</dfn> = <var>0x560000</var>,</td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="GRCBASE_TCM" title='GRCBASE_TCM' data-ref="GRCBASE_TCM">GRCBASE_TCM</dfn> = <var>0x1180000</var>,</td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="GRCBASE_MCM" title='GRCBASE_MCM' data-ref="GRCBASE_MCM">GRCBASE_MCM</dfn> = <var>0x1200000</var>,</td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="GRCBASE_UCM" title='GRCBASE_UCM' data-ref="GRCBASE_UCM">GRCBASE_UCM</dfn> = <var>0x1280000</var>,</td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="GRCBASE_XCM" title='GRCBASE_XCM' data-ref="GRCBASE_XCM">GRCBASE_XCM</dfn> = <var>0x1000000</var>,</td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="GRCBASE_YCM" title='GRCBASE_YCM' data-ref="GRCBASE_YCM">GRCBASE_YCM</dfn> = <var>0x1080000</var>,</td></tr>
<tr><th id="46">46</th><td>	<dfn class="enum" id="GRCBASE_PCM" title='GRCBASE_PCM' data-ref="GRCBASE_PCM">GRCBASE_PCM</dfn> = <var>0x1100000</var>,</td></tr>
<tr><th id="47">47</th><td>	<dfn class="enum" id="GRCBASE_QM" title='GRCBASE_QM' data-ref="GRCBASE_QM">GRCBASE_QM</dfn> = <var>0x2f0000</var>,</td></tr>
<tr><th id="48">48</th><td>	<dfn class="enum" id="GRCBASE_TM" title='GRCBASE_TM' data-ref="GRCBASE_TM">GRCBASE_TM</dfn> = <var>0x2c0000</var>,</td></tr>
<tr><th id="49">49</th><td>	<dfn class="enum" id="GRCBASE_DORQ" title='GRCBASE_DORQ' data-ref="GRCBASE_DORQ">GRCBASE_DORQ</dfn> = <var>0x100000</var>,</td></tr>
<tr><th id="50">50</th><td>	<dfn class="enum" id="GRCBASE_BRB" title='GRCBASE_BRB' data-ref="GRCBASE_BRB">GRCBASE_BRB</dfn> = <var>0x340000</var>,</td></tr>
<tr><th id="51">51</th><td>	<dfn class="enum" id="GRCBASE_SRC" title='GRCBASE_SRC' data-ref="GRCBASE_SRC">GRCBASE_SRC</dfn> = <var>0x238000</var>,</td></tr>
<tr><th id="52">52</th><td>	<dfn class="enum" id="GRCBASE_PRS" title='GRCBASE_PRS' data-ref="GRCBASE_PRS">GRCBASE_PRS</dfn> = <var>0x1f0000</var>,</td></tr>
<tr><th id="53">53</th><td>	<dfn class="enum" id="GRCBASE_TSDM" title='GRCBASE_TSDM' data-ref="GRCBASE_TSDM">GRCBASE_TSDM</dfn> = <var>0xfb0000</var>,</td></tr>
<tr><th id="54">54</th><td>	<dfn class="enum" id="GRCBASE_MSDM" title='GRCBASE_MSDM' data-ref="GRCBASE_MSDM">GRCBASE_MSDM</dfn> = <var>0xfc0000</var>,</td></tr>
<tr><th id="55">55</th><td>	<dfn class="enum" id="GRCBASE_USDM" title='GRCBASE_USDM' data-ref="GRCBASE_USDM">GRCBASE_USDM</dfn> = <var>0xfd0000</var>,</td></tr>
<tr><th id="56">56</th><td>	<dfn class="enum" id="GRCBASE_XSDM" title='GRCBASE_XSDM' data-ref="GRCBASE_XSDM">GRCBASE_XSDM</dfn> = <var>0xf80000</var>,</td></tr>
<tr><th id="57">57</th><td>	<dfn class="enum" id="GRCBASE_YSDM" title='GRCBASE_YSDM' data-ref="GRCBASE_YSDM">GRCBASE_YSDM</dfn> = <var>0xf90000</var>,</td></tr>
<tr><th id="58">58</th><td>	<dfn class="enum" id="GRCBASE_PSDM" title='GRCBASE_PSDM' data-ref="GRCBASE_PSDM">GRCBASE_PSDM</dfn> = <var>0xfa0000</var>,</td></tr>
<tr><th id="59">59</th><td>	<dfn class="enum" id="GRCBASE_TSEM" title='GRCBASE_TSEM' data-ref="GRCBASE_TSEM">GRCBASE_TSEM</dfn> = <var>0x1700000</var>,</td></tr>
<tr><th id="60">60</th><td>	<dfn class="enum" id="GRCBASE_MSEM" title='GRCBASE_MSEM' data-ref="GRCBASE_MSEM">GRCBASE_MSEM</dfn> = <var>0x1800000</var>,</td></tr>
<tr><th id="61">61</th><td>	<dfn class="enum" id="GRCBASE_USEM" title='GRCBASE_USEM' data-ref="GRCBASE_USEM">GRCBASE_USEM</dfn> = <var>0x1900000</var>,</td></tr>
<tr><th id="62">62</th><td>	<dfn class="enum" id="GRCBASE_XSEM" title='GRCBASE_XSEM' data-ref="GRCBASE_XSEM">GRCBASE_XSEM</dfn> = <var>0x1400000</var>,</td></tr>
<tr><th id="63">63</th><td>	<dfn class="enum" id="GRCBASE_YSEM" title='GRCBASE_YSEM' data-ref="GRCBASE_YSEM">GRCBASE_YSEM</dfn> = <var>0x1500000</var>,</td></tr>
<tr><th id="64">64</th><td>	<dfn class="enum" id="GRCBASE_PSEM" title='GRCBASE_PSEM' data-ref="GRCBASE_PSEM">GRCBASE_PSEM</dfn> = <var>0x1600000</var>,</td></tr>
<tr><th id="65">65</th><td>	<dfn class="enum" id="GRCBASE_RSS" title='GRCBASE_RSS' data-ref="GRCBASE_RSS">GRCBASE_RSS</dfn> = <var>0x238800</var>,</td></tr>
<tr><th id="66">66</th><td>	<dfn class="enum" id="GRCBASE_TMLD" title='GRCBASE_TMLD' data-ref="GRCBASE_TMLD">GRCBASE_TMLD</dfn> = <var>0x4d0000</var>,</td></tr>
<tr><th id="67">67</th><td>	<dfn class="enum" id="GRCBASE_MULD" title='GRCBASE_MULD' data-ref="GRCBASE_MULD">GRCBASE_MULD</dfn> = <var>0x4e0000</var>,</td></tr>
<tr><th id="68">68</th><td>	<dfn class="enum" id="GRCBASE_YULD" title='GRCBASE_YULD' data-ref="GRCBASE_YULD">GRCBASE_YULD</dfn> = <var>0x4c8000</var>,</td></tr>
<tr><th id="69">69</th><td>	<dfn class="enum" id="GRCBASE_XYLD" title='GRCBASE_XYLD' data-ref="GRCBASE_XYLD">GRCBASE_XYLD</dfn> = <var>0x4c0000</var>,</td></tr>
<tr><th id="70">70</th><td>	<dfn class="enum" id="GRCBASE_PTLD" title='GRCBASE_PTLD' data-ref="GRCBASE_PTLD">GRCBASE_PTLD</dfn> = <var>0x590000</var>,</td></tr>
<tr><th id="71">71</th><td>	<dfn class="enum" id="GRCBASE_YPLD" title='GRCBASE_YPLD' data-ref="GRCBASE_YPLD">GRCBASE_YPLD</dfn> = <var>0x5b0000</var>,</td></tr>
<tr><th id="72">72</th><td>	<dfn class="enum" id="GRCBASE_PRM" title='GRCBASE_PRM' data-ref="GRCBASE_PRM">GRCBASE_PRM</dfn> = <var>0x230000</var>,</td></tr>
<tr><th id="73">73</th><td>	<dfn class="enum" id="GRCBASE_PBF_PB1" title='GRCBASE_PBF_PB1' data-ref="GRCBASE_PBF_PB1">GRCBASE_PBF_PB1</dfn> = <var>0xda0000</var>,</td></tr>
<tr><th id="74">74</th><td>	<dfn class="enum" id="GRCBASE_PBF_PB2" title='GRCBASE_PBF_PB2' data-ref="GRCBASE_PBF_PB2">GRCBASE_PBF_PB2</dfn> = <var>0xda4000</var>,</td></tr>
<tr><th id="75">75</th><td>	<dfn class="enum" id="GRCBASE_RPB" title='GRCBASE_RPB' data-ref="GRCBASE_RPB">GRCBASE_RPB</dfn> = <var>0x23c000</var>,</td></tr>
<tr><th id="76">76</th><td>	<dfn class="enum" id="GRCBASE_BTB" title='GRCBASE_BTB' data-ref="GRCBASE_BTB">GRCBASE_BTB</dfn> = <var>0xdb0000</var>,</td></tr>
<tr><th id="77">77</th><td>	<dfn class="enum" id="GRCBASE_PBF" title='GRCBASE_PBF' data-ref="GRCBASE_PBF">GRCBASE_PBF</dfn> = <var>0xd80000</var>,</td></tr>
<tr><th id="78">78</th><td>	<dfn class="enum" id="GRCBASE_RDIF" title='GRCBASE_RDIF' data-ref="GRCBASE_RDIF">GRCBASE_RDIF</dfn> = <var>0x300000</var>,</td></tr>
<tr><th id="79">79</th><td>	<dfn class="enum" id="GRCBASE_TDIF" title='GRCBASE_TDIF' data-ref="GRCBASE_TDIF">GRCBASE_TDIF</dfn> = <var>0x310000</var>,</td></tr>
<tr><th id="80">80</th><td>	<dfn class="enum" id="GRCBASE_CDU" title='GRCBASE_CDU' data-ref="GRCBASE_CDU">GRCBASE_CDU</dfn> = <var>0x580000</var>,</td></tr>
<tr><th id="81">81</th><td>	<dfn class="enum" id="GRCBASE_CCFC" title='GRCBASE_CCFC' data-ref="GRCBASE_CCFC">GRCBASE_CCFC</dfn> = <var>0x2e0000</var>,</td></tr>
<tr><th id="82">82</th><td>	<dfn class="enum" id="GRCBASE_TCFC" title='GRCBASE_TCFC' data-ref="GRCBASE_TCFC">GRCBASE_TCFC</dfn> = <var>0x2d0000</var>,</td></tr>
<tr><th id="83">83</th><td>	<dfn class="enum" id="GRCBASE_IGU" title='GRCBASE_IGU' data-ref="GRCBASE_IGU">GRCBASE_IGU</dfn> = <var>0x180000</var>,</td></tr>
<tr><th id="84">84</th><td>	<dfn class="enum" id="GRCBASE_CAU" title='GRCBASE_CAU' data-ref="GRCBASE_CAU">GRCBASE_CAU</dfn> = <var>0x1c0000</var>,</td></tr>
<tr><th id="85">85</th><td>	<dfn class="enum" id="GRCBASE_RGFS" title='GRCBASE_RGFS' data-ref="GRCBASE_RGFS">GRCBASE_RGFS</dfn> = <var>0xf00000</var>,</td></tr>
<tr><th id="86">86</th><td>	<dfn class="enum" id="GRCBASE_RGSRC" title='GRCBASE_RGSRC' data-ref="GRCBASE_RGSRC">GRCBASE_RGSRC</dfn> = <var>0x320000</var>,</td></tr>
<tr><th id="87">87</th><td>	<dfn class="enum" id="GRCBASE_TGFS" title='GRCBASE_TGFS' data-ref="GRCBASE_TGFS">GRCBASE_TGFS</dfn> = <var>0xd00000</var>,</td></tr>
<tr><th id="88">88</th><td>	<dfn class="enum" id="GRCBASE_TGSRC" title='GRCBASE_TGSRC' data-ref="GRCBASE_TGSRC">GRCBASE_TGSRC</dfn> = <var>0x322000</var>,</td></tr>
<tr><th id="89">89</th><td>	<dfn class="enum" id="GRCBASE_UMAC" title='GRCBASE_UMAC' data-ref="GRCBASE_UMAC">GRCBASE_UMAC</dfn> = <var>0x51000</var>,</td></tr>
<tr><th id="90">90</th><td>	<dfn class="enum" id="GRCBASE_XMAC" title='GRCBASE_XMAC' data-ref="GRCBASE_XMAC">GRCBASE_XMAC</dfn> = <var>0x210000</var>,</td></tr>
<tr><th id="91">91</th><td>	<dfn class="enum" id="GRCBASE_DBG" title='GRCBASE_DBG' data-ref="GRCBASE_DBG">GRCBASE_DBG</dfn> = <var>0x10000</var>,</td></tr>
<tr><th id="92">92</th><td>	<dfn class="enum" id="GRCBASE_NIG" title='GRCBASE_NIG' data-ref="GRCBASE_NIG">GRCBASE_NIG</dfn> = <var>0x500000</var>,</td></tr>
<tr><th id="93">93</th><td>	<dfn class="enum" id="GRCBASE_WOL" title='GRCBASE_WOL' data-ref="GRCBASE_WOL">GRCBASE_WOL</dfn> = <var>0x600000</var>,</td></tr>
<tr><th id="94">94</th><td>	<dfn class="enum" id="GRCBASE_BMBN" title='GRCBASE_BMBN' data-ref="GRCBASE_BMBN">GRCBASE_BMBN</dfn> = <var>0x610000</var>,</td></tr>
<tr><th id="95">95</th><td>	<dfn class="enum" id="GRCBASE_IPC" title='GRCBASE_IPC' data-ref="GRCBASE_IPC">GRCBASE_IPC</dfn> = <var>0x20000</var>,</td></tr>
<tr><th id="96">96</th><td>	<dfn class="enum" id="GRCBASE_NWM" title='GRCBASE_NWM' data-ref="GRCBASE_NWM">GRCBASE_NWM</dfn> = <var>0x800000</var>,</td></tr>
<tr><th id="97">97</th><td>	<dfn class="enum" id="GRCBASE_NWS" title='GRCBASE_NWS' data-ref="GRCBASE_NWS">GRCBASE_NWS</dfn> = <var>0x700000</var>,</td></tr>
<tr><th id="98">98</th><td>	<dfn class="enum" id="GRCBASE_MS" title='GRCBASE_MS' data-ref="GRCBASE_MS">GRCBASE_MS</dfn> = <var>0x6a0000</var>,</td></tr>
<tr><th id="99">99</th><td>	<dfn class="enum" id="GRCBASE_PHY_PCIE" title='GRCBASE_PHY_PCIE' data-ref="GRCBASE_PHY_PCIE">GRCBASE_PHY_PCIE</dfn> = <var>0x620000</var>,</td></tr>
<tr><th id="100">100</th><td>	<dfn class="enum" id="GRCBASE_LED" title='GRCBASE_LED' data-ref="GRCBASE_LED">GRCBASE_LED</dfn> = <var>0x6b8000</var>,</td></tr>
<tr><th id="101">101</th><td>	<dfn class="enum" id="GRCBASE_AVS_WRAP" title='GRCBASE_AVS_WRAP' data-ref="GRCBASE_AVS_WRAP">GRCBASE_AVS_WRAP</dfn> = <var>0x6b0000</var>,</td></tr>
<tr><th id="102">102</th><td>	<dfn class="enum" id="GRCBASE_MISC_AEU" title='GRCBASE_MISC_AEU' data-ref="GRCBASE_MISC_AEU">GRCBASE_MISC_AEU</dfn> = <var>0x8000</var>,</td></tr>
<tr><th id="103">103</th><td>	<dfn class="enum" id="GRCBASE_BAR0_MAP" title='GRCBASE_BAR0_MAP' data-ref="GRCBASE_BAR0_MAP">GRCBASE_BAR0_MAP</dfn> = <var>0x1c00000</var>,</td></tr>
<tr><th id="104">104</th><td>	<dfn class="enum" id="MAX_BLOCK_ADDR" title='MAX_BLOCK_ADDR' data-ref="MAX_BLOCK_ADDR">MAX_BLOCK_ADDR</dfn></td></tr>
<tr><th id="105">105</th><td>};</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><b>enum</b> <dfn class="type def" id="block_id" title='block_id' data-ref="block_id">block_id</dfn> {</td></tr>
<tr><th id="109">109</th><td>	<dfn class="enum" id="BLOCK_GRC" title='BLOCK_GRC' data-ref="BLOCK_GRC">BLOCK_GRC</dfn>,</td></tr>
<tr><th id="110">110</th><td>	<dfn class="enum" id="BLOCK_MISCS" title='BLOCK_MISCS' data-ref="BLOCK_MISCS">BLOCK_MISCS</dfn>,</td></tr>
<tr><th id="111">111</th><td>	<dfn class="enum" id="BLOCK_MISC" title='BLOCK_MISC' data-ref="BLOCK_MISC">BLOCK_MISC</dfn>,</td></tr>
<tr><th id="112">112</th><td>	<dfn class="enum" id="BLOCK_DBU" title='BLOCK_DBU' data-ref="BLOCK_DBU">BLOCK_DBU</dfn>,</td></tr>
<tr><th id="113">113</th><td>	<dfn class="enum" id="BLOCK_PGLUE_B" title='BLOCK_PGLUE_B' data-ref="BLOCK_PGLUE_B">BLOCK_PGLUE_B</dfn>,</td></tr>
<tr><th id="114">114</th><td>	<dfn class="enum" id="BLOCK_CNIG" title='BLOCK_CNIG' data-ref="BLOCK_CNIG">BLOCK_CNIG</dfn>,</td></tr>
<tr><th id="115">115</th><td>	<dfn class="enum" id="BLOCK_CPMU" title='BLOCK_CPMU' data-ref="BLOCK_CPMU">BLOCK_CPMU</dfn>,</td></tr>
<tr><th id="116">116</th><td>	<dfn class="enum" id="BLOCK_NCSI" title='BLOCK_NCSI' data-ref="BLOCK_NCSI">BLOCK_NCSI</dfn>,</td></tr>
<tr><th id="117">117</th><td>	<dfn class="enum" id="BLOCK_OPTE" title='BLOCK_OPTE' data-ref="BLOCK_OPTE">BLOCK_OPTE</dfn>,</td></tr>
<tr><th id="118">118</th><td>	<dfn class="enum" id="BLOCK_BMB" title='BLOCK_BMB' data-ref="BLOCK_BMB">BLOCK_BMB</dfn>,</td></tr>
<tr><th id="119">119</th><td>	<dfn class="enum" id="BLOCK_PCIE" title='BLOCK_PCIE' data-ref="BLOCK_PCIE">BLOCK_PCIE</dfn>,</td></tr>
<tr><th id="120">120</th><td>	<dfn class="enum" id="BLOCK_MCP" title='BLOCK_MCP' data-ref="BLOCK_MCP">BLOCK_MCP</dfn>,</td></tr>
<tr><th id="121">121</th><td>	<dfn class="enum" id="BLOCK_MCP2" title='BLOCK_MCP2' data-ref="BLOCK_MCP2">BLOCK_MCP2</dfn>,</td></tr>
<tr><th id="122">122</th><td>	<dfn class="enum" id="BLOCK_PSWHST" title='BLOCK_PSWHST' data-ref="BLOCK_PSWHST">BLOCK_PSWHST</dfn>,</td></tr>
<tr><th id="123">123</th><td>	<dfn class="enum" id="BLOCK_PSWHST2" title='BLOCK_PSWHST2' data-ref="BLOCK_PSWHST2">BLOCK_PSWHST2</dfn>,</td></tr>
<tr><th id="124">124</th><td>	<dfn class="enum" id="BLOCK_PSWRD" title='BLOCK_PSWRD' data-ref="BLOCK_PSWRD">BLOCK_PSWRD</dfn>,</td></tr>
<tr><th id="125">125</th><td>	<dfn class="enum" id="BLOCK_PSWRD2" title='BLOCK_PSWRD2' data-ref="BLOCK_PSWRD2">BLOCK_PSWRD2</dfn>,</td></tr>
<tr><th id="126">126</th><td>	<dfn class="enum" id="BLOCK_PSWWR" title='BLOCK_PSWWR' data-ref="BLOCK_PSWWR">BLOCK_PSWWR</dfn>,</td></tr>
<tr><th id="127">127</th><td>	<dfn class="enum" id="BLOCK_PSWWR2" title='BLOCK_PSWWR2' data-ref="BLOCK_PSWWR2">BLOCK_PSWWR2</dfn>,</td></tr>
<tr><th id="128">128</th><td>	<dfn class="enum" id="BLOCK_PSWRQ" title='BLOCK_PSWRQ' data-ref="BLOCK_PSWRQ">BLOCK_PSWRQ</dfn>,</td></tr>
<tr><th id="129">129</th><td>	<dfn class="enum" id="BLOCK_PSWRQ2" title='BLOCK_PSWRQ2' data-ref="BLOCK_PSWRQ2">BLOCK_PSWRQ2</dfn>,</td></tr>
<tr><th id="130">130</th><td>	<dfn class="enum" id="BLOCK_PGLCS" title='BLOCK_PGLCS' data-ref="BLOCK_PGLCS">BLOCK_PGLCS</dfn>,</td></tr>
<tr><th id="131">131</th><td>	<dfn class="enum" id="BLOCK_DMAE" title='BLOCK_DMAE' data-ref="BLOCK_DMAE">BLOCK_DMAE</dfn>,</td></tr>
<tr><th id="132">132</th><td>	<dfn class="enum" id="BLOCK_PTU" title='BLOCK_PTU' data-ref="BLOCK_PTU">BLOCK_PTU</dfn>,</td></tr>
<tr><th id="133">133</th><td>	<dfn class="enum" id="BLOCK_TCM" title='BLOCK_TCM' data-ref="BLOCK_TCM">BLOCK_TCM</dfn>,</td></tr>
<tr><th id="134">134</th><td>	<dfn class="enum" id="BLOCK_MCM" title='BLOCK_MCM' data-ref="BLOCK_MCM">BLOCK_MCM</dfn>,</td></tr>
<tr><th id="135">135</th><td>	<dfn class="enum" id="BLOCK_UCM" title='BLOCK_UCM' data-ref="BLOCK_UCM">BLOCK_UCM</dfn>,</td></tr>
<tr><th id="136">136</th><td>	<dfn class="enum" id="BLOCK_XCM" title='BLOCK_XCM' data-ref="BLOCK_XCM">BLOCK_XCM</dfn>,</td></tr>
<tr><th id="137">137</th><td>	<dfn class="enum" id="BLOCK_YCM" title='BLOCK_YCM' data-ref="BLOCK_YCM">BLOCK_YCM</dfn>,</td></tr>
<tr><th id="138">138</th><td>	<dfn class="enum" id="BLOCK_PCM" title='BLOCK_PCM' data-ref="BLOCK_PCM">BLOCK_PCM</dfn>,</td></tr>
<tr><th id="139">139</th><td>	<dfn class="enum" id="BLOCK_QM" title='BLOCK_QM' data-ref="BLOCK_QM">BLOCK_QM</dfn>,</td></tr>
<tr><th id="140">140</th><td>	<dfn class="enum" id="BLOCK_TM" title='BLOCK_TM' data-ref="BLOCK_TM">BLOCK_TM</dfn>,</td></tr>
<tr><th id="141">141</th><td>	<dfn class="enum" id="BLOCK_DORQ" title='BLOCK_DORQ' data-ref="BLOCK_DORQ">BLOCK_DORQ</dfn>,</td></tr>
<tr><th id="142">142</th><td>	<dfn class="enum" id="BLOCK_BRB" title='BLOCK_BRB' data-ref="BLOCK_BRB">BLOCK_BRB</dfn>,</td></tr>
<tr><th id="143">143</th><td>	<dfn class="enum" id="BLOCK_SRC" title='BLOCK_SRC' data-ref="BLOCK_SRC">BLOCK_SRC</dfn>,</td></tr>
<tr><th id="144">144</th><td>	<dfn class="enum" id="BLOCK_PRS" title='BLOCK_PRS' data-ref="BLOCK_PRS">BLOCK_PRS</dfn>,</td></tr>
<tr><th id="145">145</th><td>	<dfn class="enum" id="BLOCK_TSDM" title='BLOCK_TSDM' data-ref="BLOCK_TSDM">BLOCK_TSDM</dfn>,</td></tr>
<tr><th id="146">146</th><td>	<dfn class="enum" id="BLOCK_MSDM" title='BLOCK_MSDM' data-ref="BLOCK_MSDM">BLOCK_MSDM</dfn>,</td></tr>
<tr><th id="147">147</th><td>	<dfn class="enum" id="BLOCK_USDM" title='BLOCK_USDM' data-ref="BLOCK_USDM">BLOCK_USDM</dfn>,</td></tr>
<tr><th id="148">148</th><td>	<dfn class="enum" id="BLOCK_XSDM" title='BLOCK_XSDM' data-ref="BLOCK_XSDM">BLOCK_XSDM</dfn>,</td></tr>
<tr><th id="149">149</th><td>	<dfn class="enum" id="BLOCK_YSDM" title='BLOCK_YSDM' data-ref="BLOCK_YSDM">BLOCK_YSDM</dfn>,</td></tr>
<tr><th id="150">150</th><td>	<dfn class="enum" id="BLOCK_PSDM" title='BLOCK_PSDM' data-ref="BLOCK_PSDM">BLOCK_PSDM</dfn>,</td></tr>
<tr><th id="151">151</th><td>	<dfn class="enum" id="BLOCK_TSEM" title='BLOCK_TSEM' data-ref="BLOCK_TSEM">BLOCK_TSEM</dfn>,</td></tr>
<tr><th id="152">152</th><td>	<dfn class="enum" id="BLOCK_MSEM" title='BLOCK_MSEM' data-ref="BLOCK_MSEM">BLOCK_MSEM</dfn>,</td></tr>
<tr><th id="153">153</th><td>	<dfn class="enum" id="BLOCK_USEM" title='BLOCK_USEM' data-ref="BLOCK_USEM">BLOCK_USEM</dfn>,</td></tr>
<tr><th id="154">154</th><td>	<dfn class="enum" id="BLOCK_XSEM" title='BLOCK_XSEM' data-ref="BLOCK_XSEM">BLOCK_XSEM</dfn>,</td></tr>
<tr><th id="155">155</th><td>	<dfn class="enum" id="BLOCK_YSEM" title='BLOCK_YSEM' data-ref="BLOCK_YSEM">BLOCK_YSEM</dfn>,</td></tr>
<tr><th id="156">156</th><td>	<dfn class="enum" id="BLOCK_PSEM" title='BLOCK_PSEM' data-ref="BLOCK_PSEM">BLOCK_PSEM</dfn>,</td></tr>
<tr><th id="157">157</th><td>	<dfn class="enum" id="BLOCK_RSS" title='BLOCK_RSS' data-ref="BLOCK_RSS">BLOCK_RSS</dfn>,</td></tr>
<tr><th id="158">158</th><td>	<dfn class="enum" id="BLOCK_TMLD" title='BLOCK_TMLD' data-ref="BLOCK_TMLD">BLOCK_TMLD</dfn>,</td></tr>
<tr><th id="159">159</th><td>	<dfn class="enum" id="BLOCK_MULD" title='BLOCK_MULD' data-ref="BLOCK_MULD">BLOCK_MULD</dfn>,</td></tr>
<tr><th id="160">160</th><td>	<dfn class="enum" id="BLOCK_YULD" title='BLOCK_YULD' data-ref="BLOCK_YULD">BLOCK_YULD</dfn>,</td></tr>
<tr><th id="161">161</th><td>	<dfn class="enum" id="BLOCK_XYLD" title='BLOCK_XYLD' data-ref="BLOCK_XYLD">BLOCK_XYLD</dfn>,</td></tr>
<tr><th id="162">162</th><td>	<dfn class="enum" id="BLOCK_PTLD" title='BLOCK_PTLD' data-ref="BLOCK_PTLD">BLOCK_PTLD</dfn>,</td></tr>
<tr><th id="163">163</th><td>	<dfn class="enum" id="BLOCK_YPLD" title='BLOCK_YPLD' data-ref="BLOCK_YPLD">BLOCK_YPLD</dfn>,</td></tr>
<tr><th id="164">164</th><td>	<dfn class="enum" id="BLOCK_PRM" title='BLOCK_PRM' data-ref="BLOCK_PRM">BLOCK_PRM</dfn>,</td></tr>
<tr><th id="165">165</th><td>	<dfn class="enum" id="BLOCK_PBF_PB1" title='BLOCK_PBF_PB1' data-ref="BLOCK_PBF_PB1">BLOCK_PBF_PB1</dfn>,</td></tr>
<tr><th id="166">166</th><td>	<dfn class="enum" id="BLOCK_PBF_PB2" title='BLOCK_PBF_PB2' data-ref="BLOCK_PBF_PB2">BLOCK_PBF_PB2</dfn>,</td></tr>
<tr><th id="167">167</th><td>	<dfn class="enum" id="BLOCK_RPB" title='BLOCK_RPB' data-ref="BLOCK_RPB">BLOCK_RPB</dfn>,</td></tr>
<tr><th id="168">168</th><td>	<dfn class="enum" id="BLOCK_BTB" title='BLOCK_BTB' data-ref="BLOCK_BTB">BLOCK_BTB</dfn>,</td></tr>
<tr><th id="169">169</th><td>	<dfn class="enum" id="BLOCK_PBF" title='BLOCK_PBF' data-ref="BLOCK_PBF">BLOCK_PBF</dfn>,</td></tr>
<tr><th id="170">170</th><td>	<dfn class="enum" id="BLOCK_RDIF" title='BLOCK_RDIF' data-ref="BLOCK_RDIF">BLOCK_RDIF</dfn>,</td></tr>
<tr><th id="171">171</th><td>	<dfn class="enum" id="BLOCK_TDIF" title='BLOCK_TDIF' data-ref="BLOCK_TDIF">BLOCK_TDIF</dfn>,</td></tr>
<tr><th id="172">172</th><td>	<dfn class="enum" id="BLOCK_CDU" title='BLOCK_CDU' data-ref="BLOCK_CDU">BLOCK_CDU</dfn>,</td></tr>
<tr><th id="173">173</th><td>	<dfn class="enum" id="BLOCK_CCFC" title='BLOCK_CCFC' data-ref="BLOCK_CCFC">BLOCK_CCFC</dfn>,</td></tr>
<tr><th id="174">174</th><td>	<dfn class="enum" id="BLOCK_TCFC" title='BLOCK_TCFC' data-ref="BLOCK_TCFC">BLOCK_TCFC</dfn>,</td></tr>
<tr><th id="175">175</th><td>	<dfn class="enum" id="BLOCK_IGU" title='BLOCK_IGU' data-ref="BLOCK_IGU">BLOCK_IGU</dfn>,</td></tr>
<tr><th id="176">176</th><td>	<dfn class="enum" id="BLOCK_CAU" title='BLOCK_CAU' data-ref="BLOCK_CAU">BLOCK_CAU</dfn>,</td></tr>
<tr><th id="177">177</th><td>	<dfn class="enum" id="BLOCK_RGFS" title='BLOCK_RGFS' data-ref="BLOCK_RGFS">BLOCK_RGFS</dfn>,</td></tr>
<tr><th id="178">178</th><td>	<dfn class="enum" id="BLOCK_RGSRC" title='BLOCK_RGSRC' data-ref="BLOCK_RGSRC">BLOCK_RGSRC</dfn>,</td></tr>
<tr><th id="179">179</th><td>	<dfn class="enum" id="BLOCK_TGFS" title='BLOCK_TGFS' data-ref="BLOCK_TGFS">BLOCK_TGFS</dfn>,</td></tr>
<tr><th id="180">180</th><td>	<dfn class="enum" id="BLOCK_TGSRC" title='BLOCK_TGSRC' data-ref="BLOCK_TGSRC">BLOCK_TGSRC</dfn>,</td></tr>
<tr><th id="181">181</th><td>	<dfn class="enum" id="BLOCK_UMAC" title='BLOCK_UMAC' data-ref="BLOCK_UMAC">BLOCK_UMAC</dfn>,</td></tr>
<tr><th id="182">182</th><td>	<dfn class="enum" id="BLOCK_XMAC" title='BLOCK_XMAC' data-ref="BLOCK_XMAC">BLOCK_XMAC</dfn>,</td></tr>
<tr><th id="183">183</th><td>	<dfn class="enum" id="BLOCK_DBG" title='BLOCK_DBG' data-ref="BLOCK_DBG">BLOCK_DBG</dfn>,</td></tr>
<tr><th id="184">184</th><td>	<dfn class="enum" id="BLOCK_NIG" title='BLOCK_NIG' data-ref="BLOCK_NIG">BLOCK_NIG</dfn>,</td></tr>
<tr><th id="185">185</th><td>	<dfn class="enum" id="BLOCK_WOL" title='BLOCK_WOL' data-ref="BLOCK_WOL">BLOCK_WOL</dfn>,</td></tr>
<tr><th id="186">186</th><td>	<dfn class="enum" id="BLOCK_BMBN" title='BLOCK_BMBN' data-ref="BLOCK_BMBN">BLOCK_BMBN</dfn>,</td></tr>
<tr><th id="187">187</th><td>	<dfn class="enum" id="BLOCK_IPC" title='BLOCK_IPC' data-ref="BLOCK_IPC">BLOCK_IPC</dfn>,</td></tr>
<tr><th id="188">188</th><td>	<dfn class="enum" id="BLOCK_NWM" title='BLOCK_NWM' data-ref="BLOCK_NWM">BLOCK_NWM</dfn>,</td></tr>
<tr><th id="189">189</th><td>	<dfn class="enum" id="BLOCK_NWS" title='BLOCK_NWS' data-ref="BLOCK_NWS">BLOCK_NWS</dfn>,</td></tr>
<tr><th id="190">190</th><td>	<dfn class="enum" id="BLOCK_MS" title='BLOCK_MS' data-ref="BLOCK_MS">BLOCK_MS</dfn>,</td></tr>
<tr><th id="191">191</th><td>	<dfn class="enum" id="BLOCK_PHY_PCIE" title='BLOCK_PHY_PCIE' data-ref="BLOCK_PHY_PCIE">BLOCK_PHY_PCIE</dfn>,</td></tr>
<tr><th id="192">192</th><td>	<dfn class="enum" id="BLOCK_LED" title='BLOCK_LED' data-ref="BLOCK_LED">BLOCK_LED</dfn>,</td></tr>
<tr><th id="193">193</th><td>	<dfn class="enum" id="BLOCK_AVS_WRAP" title='BLOCK_AVS_WRAP' data-ref="BLOCK_AVS_WRAP">BLOCK_AVS_WRAP</dfn>,</td></tr>
<tr><th id="194">194</th><td>	<dfn class="enum" id="BLOCK_MISC_AEU" title='BLOCK_MISC_AEU' data-ref="BLOCK_MISC_AEU">BLOCK_MISC_AEU</dfn>,</td></tr>
<tr><th id="195">195</th><td>	<dfn class="enum" id="BLOCK_BAR0_MAP" title='BLOCK_BAR0_MAP' data-ref="BLOCK_BAR0_MAP">BLOCK_BAR0_MAP</dfn>,</td></tr>
<tr><th id="196">196</th><td>	<dfn class="enum" id="MAX_BLOCK_ID" title='MAX_BLOCK_ID' data-ref="MAX_BLOCK_ID">MAX_BLOCK_ID</dfn></td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>/*</i></td></tr>
<tr><th id="201">201</th><td><i> * binary debug buffer types</i></td></tr>
<tr><th id="202">202</th><td><i> */</i></td></tr>
<tr><th id="203">203</th><td><b>enum</b> <dfn class="type def" id="bin_dbg_buffer_type" title='bin_dbg_buffer_type' data-ref="bin_dbg_buffer_type">bin_dbg_buffer_type</dfn> {</td></tr>
<tr><th id="204">204</th><td>	<dfn class="enum" id="BIN_BUF_DBG_MODE_TREE" title='BIN_BUF_DBG_MODE_TREE' data-ref="BIN_BUF_DBG_MODE_TREE">BIN_BUF_DBG_MODE_TREE</dfn> <i>/* init modes tree */</i>,</td></tr>
<tr><th id="205">205</th><td>	<dfn class="enum" id="BIN_BUF_DBG_DUMP_REG" title='BIN_BUF_DBG_DUMP_REG' data-ref="BIN_BUF_DBG_DUMP_REG">BIN_BUF_DBG_DUMP_REG</dfn> <i>/* GRC Dump registers */</i>,</td></tr>
<tr><th id="206">206</th><td>	<dfn class="enum" id="BIN_BUF_DBG_DUMP_MEM" title='BIN_BUF_DBG_DUMP_MEM' data-ref="BIN_BUF_DBG_DUMP_MEM">BIN_BUF_DBG_DUMP_MEM</dfn> <i>/* GRC Dump memories */</i>,</td></tr>
<tr><th id="207">207</th><td>	<dfn class="enum" id="BIN_BUF_DBG_IDLE_CHK_REGS" title='BIN_BUF_DBG_IDLE_CHK_REGS' data-ref="BIN_BUF_DBG_IDLE_CHK_REGS">BIN_BUF_DBG_IDLE_CHK_REGS</dfn> <i>/* Idle Check registers */</i>,</td></tr>
<tr><th id="208">208</th><td>	<dfn class="enum" id="BIN_BUF_DBG_IDLE_CHK_IMMS" title='BIN_BUF_DBG_IDLE_CHK_IMMS' data-ref="BIN_BUF_DBG_IDLE_CHK_IMMS">BIN_BUF_DBG_IDLE_CHK_IMMS</dfn> <i>/* Idle Check immediates */</i>,</td></tr>
<tr><th id="209">209</th><td>	<dfn class="enum" id="BIN_BUF_DBG_IDLE_CHK_RULES" title='BIN_BUF_DBG_IDLE_CHK_RULES' data-ref="BIN_BUF_DBG_IDLE_CHK_RULES">BIN_BUF_DBG_IDLE_CHK_RULES</dfn> <i>/* Idle Check rules */</i>,</td></tr>
<tr><th id="210">210</th><td>	<dfn class="enum" id="BIN_BUF_DBG_IDLE_CHK_PARSING_DATA" title='BIN_BUF_DBG_IDLE_CHK_PARSING_DATA' data-ref="BIN_BUF_DBG_IDLE_CHK_PARSING_DATA">BIN_BUF_DBG_IDLE_CHK_PARSING_DATA</dfn> <i>/* Idle Check parsing data */</i>,</td></tr>
<tr><th id="211">211</th><td>	<dfn class="enum" id="BIN_BUF_DBG_ATTN_BLOCKS" title='BIN_BUF_DBG_ATTN_BLOCKS' data-ref="BIN_BUF_DBG_ATTN_BLOCKS">BIN_BUF_DBG_ATTN_BLOCKS</dfn> <i>/* Attention blocks */</i>,</td></tr>
<tr><th id="212">212</th><td>	<dfn class="enum" id="BIN_BUF_DBG_ATTN_REGS" title='BIN_BUF_DBG_ATTN_REGS' data-ref="BIN_BUF_DBG_ATTN_REGS">BIN_BUF_DBG_ATTN_REGS</dfn> <i>/* Attention registers */</i>,</td></tr>
<tr><th id="213">213</th><td>	<dfn class="enum" id="BIN_BUF_DBG_ATTN_INDEXES" title='BIN_BUF_DBG_ATTN_INDEXES' data-ref="BIN_BUF_DBG_ATTN_INDEXES">BIN_BUF_DBG_ATTN_INDEXES</dfn> <i>/* Attention indexes */</i>,</td></tr>
<tr><th id="214">214</th><td>	<dfn class="enum" id="BIN_BUF_DBG_ATTN_NAME_OFFSETS" title='BIN_BUF_DBG_ATTN_NAME_OFFSETS' data-ref="BIN_BUF_DBG_ATTN_NAME_OFFSETS">BIN_BUF_DBG_ATTN_NAME_OFFSETS</dfn> <i>/* Attention name offsets */</i>,</td></tr>
<tr><th id="215">215</th><td>	<dfn class="enum" id="BIN_BUF_DBG_BUS_BLOCKS" title='BIN_BUF_DBG_BUS_BLOCKS' data-ref="BIN_BUF_DBG_BUS_BLOCKS">BIN_BUF_DBG_BUS_BLOCKS</dfn> <i>/* Debug Bus blocks */</i>,</td></tr>
<tr><th id="216">216</th><td>	<dfn class="enum" id="BIN_BUF_DBG_BUS_LINES" title='BIN_BUF_DBG_BUS_LINES' data-ref="BIN_BUF_DBG_BUS_LINES">BIN_BUF_DBG_BUS_LINES</dfn> <i>/* Debug Bus lines */</i>,</td></tr>
<tr><th id="217">217</th><td>	<dfn class="enum" id="BIN_BUF_DBG_BUS_BLOCKS_USER_DATA" title='BIN_BUF_DBG_BUS_BLOCKS_USER_DATA' data-ref="BIN_BUF_DBG_BUS_BLOCKS_USER_DATA">BIN_BUF_DBG_BUS_BLOCKS_USER_DATA</dfn> <i>/* Debug Bus blocks user data */</i>,</td></tr>
<tr><th id="218">218</th><td>	<dfn class="enum" id="BIN_BUF_DBG_BUS_LINE_NAME_OFFSETS" title='BIN_BUF_DBG_BUS_LINE_NAME_OFFSETS' data-ref="BIN_BUF_DBG_BUS_LINE_NAME_OFFSETS">BIN_BUF_DBG_BUS_LINE_NAME_OFFSETS</dfn> <i>/* Debug Bus line name offsets */</i>,</td></tr>
<tr><th id="219">219</th><td>	<dfn class="enum" id="BIN_BUF_DBG_PARSING_STRINGS" title='BIN_BUF_DBG_PARSING_STRINGS' data-ref="BIN_BUF_DBG_PARSING_STRINGS">BIN_BUF_DBG_PARSING_STRINGS</dfn> <i>/* Debug Tools parsing strings */</i>,</td></tr>
<tr><th id="220">220</th><td>	<dfn class="enum" id="MAX_BIN_DBG_BUFFER_TYPE" title='MAX_BIN_DBG_BUFFER_TYPE' data-ref="MAX_BIN_DBG_BUFFER_TYPE">MAX_BIN_DBG_BUFFER_TYPE</dfn></td></tr>
<tr><th id="221">221</th><td>};</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/*</i></td></tr>
<tr><th id="225">225</th><td><i> * Attention bit mapping</i></td></tr>
<tr><th id="226">226</th><td><i> */</i></td></tr>
<tr><th id="227">227</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_bit_mapping" title='dbg_attn_bit_mapping' data-ref="dbg_attn_bit_mapping">dbg_attn_bit_mapping</dfn> {</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_bit_mapping::data" title='dbg_attn_bit_mapping::data' data-ref="dbg_attn_bit_mapping::data">data</dfn>;</td></tr>
<tr><th id="229">229</th><td><i>/* The index of an attention in the blocks attentions list</i></td></tr>
<tr><th id="230">230</th><td><i> * (if is_unused_bit_cnt=0), or a number of consecutive unused attention bits</i></td></tr>
<tr><th id="231">231</th><td><i> * (if is_unused_bit_cnt=1)</i></td></tr>
<tr><th id="232">232</th><td><i> */</i></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BIT_MAPPING_VAL_MASK" data-ref="_M/DBG_ATTN_BIT_MAPPING_VAL_MASK">DBG_ATTN_BIT_MAPPING_VAL_MASK</dfn>                0x7FFF</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BIT_MAPPING_VAL_SHIFT" data-ref="_M/DBG_ATTN_BIT_MAPPING_VAL_SHIFT">DBG_ATTN_BIT_MAPPING_VAL_SHIFT</dfn>               0</u></td></tr>
<tr><th id="235">235</th><td><i>/* if set, the val field indicates the number of consecutive unused attention</i></td></tr>
<tr><th id="236">236</th><td><i> * bits</i></td></tr>
<tr><th id="237">237</th><td><i> */</i></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_MASK" data-ref="_M/DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_MASK">DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_MASK</dfn>  0x1</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_SHIFT" data-ref="_M/DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_SHIFT">DBG_ATTN_BIT_MAPPING_IS_UNUSED_BIT_CNT_SHIFT</dfn> 15</u></td></tr>
<tr><th id="240">240</th><td>};</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/*</i></td></tr>
<tr><th id="244">244</th><td><i> * Attention block per-type data</i></td></tr>
<tr><th id="245">245</th><td><i> */</i></td></tr>
<tr><th id="246">246</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_block_type_data" title='dbg_attn_block_type_data' data-ref="dbg_attn_block_type_data">dbg_attn_block_type_data</dfn> {</td></tr>
<tr><th id="247">247</th><td><i>/* Offset of this block attention names in the debug attention name offsets</i></td></tr>
<tr><th id="248">248</th><td><i> * array</i></td></tr>
<tr><th id="249">249</th><td><i> */</i></td></tr>
<tr><th id="250">250</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_block_type_data::names_offset" title='dbg_attn_block_type_data::names_offset' data-ref="dbg_attn_block_type_data::names_offset">names_offset</dfn>;</td></tr>
<tr><th id="251">251</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_block_type_data::reserved1" title='dbg_attn_block_type_data::reserved1' data-ref="dbg_attn_block_type_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="252">252</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_attn_block_type_data::num_regs" title='dbg_attn_block_type_data::num_regs' data-ref="dbg_attn_block_type_data::num_regs">num_regs</dfn> <i>/* Number of attention registers in this block */</i>;</td></tr>
<tr><th id="253">253</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_attn_block_type_data::reserved2" title='dbg_attn_block_type_data::reserved2' data-ref="dbg_attn_block_type_data::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="254">254</th><td><i>/* Offset of this blocks attention registers in the attention registers array</i></td></tr>
<tr><th id="255">255</th><td><i> * (in dbg_attn_reg units)</i></td></tr>
<tr><th id="256">256</th><td><i> */</i></td></tr>
<tr><th id="257">257</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_block_type_data::regs_offset" title='dbg_attn_block_type_data::regs_offset' data-ref="dbg_attn_block_type_data::regs_offset">regs_offset</dfn>;</td></tr>
<tr><th id="258">258</th><td>};</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><i>/*</i></td></tr>
<tr><th id="261">261</th><td><i> * Block attentions</i></td></tr>
<tr><th id="262">262</th><td><i> */</i></td></tr>
<tr><th id="263">263</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_block" title='dbg_attn_block' data-ref="dbg_attn_block">dbg_attn_block</dfn> {</td></tr>
<tr><th id="264">264</th><td><i>/* attention block per-type data. Count must match the number of elements in</i></td></tr>
<tr><th id="265">265</th><td><i> * dbg_attn_type.</i></td></tr>
<tr><th id="266">266</th><td><i> */</i></td></tr>
<tr><th id="267">267</th><td>	<b>struct</b> <a class="type" href="#dbg_attn_block_type_data" title='dbg_attn_block_type_data' data-ref="dbg_attn_block_type_data">dbg_attn_block_type_data</a> <dfn class="decl field" id="dbg_attn_block::per_type_data" title='dbg_attn_block::per_type_data' data-ref="dbg_attn_block::per_type_data">per_type_data</dfn>[<var>2</var>];</td></tr>
<tr><th id="268">268</th><td>};</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i>/*</i></td></tr>
<tr><th id="272">272</th><td><i> * Attention register result</i></td></tr>
<tr><th id="273">273</th><td><i> */</i></td></tr>
<tr><th id="274">274</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_reg_result" title='dbg_attn_reg_result' data-ref="dbg_attn_reg_result">dbg_attn_reg_result</dfn> {</td></tr>
<tr><th id="275">275</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg_result::data" title='dbg_attn_reg_result::data' data-ref="dbg_attn_reg_result::data">data</dfn>;</td></tr>
<tr><th id="276">276</th><td><i>/* STS attention register GRC address (in dwords) */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_RESULT_STS_ADDRESS_MASK" data-ref="_M/DBG_ATTN_REG_RESULT_STS_ADDRESS_MASK">DBG_ATTN_REG_RESULT_STS_ADDRESS_MASK</dfn>   0xFFFFFF</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_RESULT_STS_ADDRESS_SHIFT" data-ref="_M/DBG_ATTN_REG_RESULT_STS_ADDRESS_SHIFT">DBG_ATTN_REG_RESULT_STS_ADDRESS_SHIFT</dfn>  0</u></td></tr>
<tr><th id="279">279</th><td><i>/* Number of attention indexes in this register */</i></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_RESULT_NUM_REG_ATTN_MASK" data-ref="_M/DBG_ATTN_REG_RESULT_NUM_REG_ATTN_MASK">DBG_ATTN_REG_RESULT_NUM_REG_ATTN_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_RESULT_NUM_REG_ATTN_SHIFT" data-ref="_M/DBG_ATTN_REG_RESULT_NUM_REG_ATTN_SHIFT">DBG_ATTN_REG_RESULT_NUM_REG_ATTN_SHIFT</dfn> 24</u></td></tr>
<tr><th id="282">282</th><td><i>/* The offset of this registers attentions within the blocks attentions</i></td></tr>
<tr><th id="283">283</th><td><i> * list (a value in the range 0..number of block attentions-1)</i></td></tr>
<tr><th id="284">284</th><td><i> */</i></td></tr>
<tr><th id="285">285</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_reg_result::attn_idx_offset" title='dbg_attn_reg_result::attn_idx_offset' data-ref="dbg_attn_reg_result::attn_idx_offset">attn_idx_offset</dfn>;</td></tr>
<tr><th id="286">286</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_reg_result::reserved" title='dbg_attn_reg_result::reserved' data-ref="dbg_attn_reg_result::reserved">reserved</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg_result::sts_val" title='dbg_attn_reg_result::sts_val' data-ref="dbg_attn_reg_result::sts_val">sts_val</dfn> <i>/* Value read from the STS attention register */</i>;</td></tr>
<tr><th id="288">288</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg_result::mask_val" title='dbg_attn_reg_result::mask_val' data-ref="dbg_attn_reg_result::mask_val">mask_val</dfn> <i>/* Value read from the MASK attention register */</i>;</td></tr>
<tr><th id="289">289</th><td>};</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><i>/*</i></td></tr>
<tr><th id="292">292</th><td><i> * Attention block result</i></td></tr>
<tr><th id="293">293</th><td><i> */</i></td></tr>
<tr><th id="294">294</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_block_result" title='dbg_attn_block_result' data-ref="dbg_attn_block_result">dbg_attn_block_result</dfn> {</td></tr>
<tr><th id="295">295</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_attn_block_result::block_id" title='dbg_attn_block_result::block_id' data-ref="dbg_attn_block_result::block_id">block_id</dfn> <i>/* Registers block ID */</i>;</td></tr>
<tr><th id="296">296</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_attn_block_result::data" title='dbg_attn_block_result::data' data-ref="dbg_attn_block_result::data">data</dfn>;</td></tr>
<tr><th id="297">297</th><td><i>/* Value from dbg_attn_type enum */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_MASK" data-ref="_M/DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_MASK">DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_MASK</dfn>  0x3</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_SHIFT" data-ref="_M/DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_SHIFT">DBG_ATTN_BLOCK_RESULT_ATTN_TYPE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="300">300</th><td><i>/* Number of registers in block in which at least one attention bit is set */</i></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BLOCK_RESULT_NUM_REGS_MASK" data-ref="_M/DBG_ATTN_BLOCK_RESULT_NUM_REGS_MASK">DBG_ATTN_BLOCK_RESULT_NUM_REGS_MASK</dfn>   0x3F</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_BLOCK_RESULT_NUM_REGS_SHIFT" data-ref="_M/DBG_ATTN_BLOCK_RESULT_NUM_REGS_SHIFT">DBG_ATTN_BLOCK_RESULT_NUM_REGS_SHIFT</dfn>  2</u></td></tr>
<tr><th id="303">303</th><td><i>/* Offset of this registers block attention names in the attention name offsets</i></td></tr>
<tr><th id="304">304</th><td><i> * array</i></td></tr>
<tr><th id="305">305</th><td><i> */</i></td></tr>
<tr><th id="306">306</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_block_result::names_offset" title='dbg_attn_block_result::names_offset' data-ref="dbg_attn_block_result::names_offset">names_offset</dfn>;</td></tr>
<tr><th id="307">307</th><td><i>/* result data for each register in the block in which at least one attention</i></td></tr>
<tr><th id="308">308</th><td><i> * bit is set</i></td></tr>
<tr><th id="309">309</th><td><i> */</i></td></tr>
<tr><th id="310">310</th><td>	<b>struct</b> <a class="type" href="#dbg_attn_reg_result" title='dbg_attn_reg_result' data-ref="dbg_attn_reg_result">dbg_attn_reg_result</a> <dfn class="decl field" id="dbg_attn_block_result::reg_results" title='dbg_attn_block_result::reg_results' data-ref="dbg_attn_block_result::reg_results">reg_results</dfn>[<var>15</var>];</td></tr>
<tr><th id="311">311</th><td>};</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td><i>/*</i></td></tr>
<tr><th id="316">316</th><td><i> * mode header</i></td></tr>
<tr><th id="317">317</th><td><i> */</i></td></tr>
<tr><th id="318">318</th><td><b>struct</b> <dfn class="type def" id="dbg_mode_hdr" title='dbg_mode_hdr' data-ref="dbg_mode_hdr">dbg_mode_hdr</dfn> {</td></tr>
<tr><th id="319">319</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_mode_hdr::data" title='dbg_mode_hdr::data' data-ref="dbg_mode_hdr::data">data</dfn>;</td></tr>
<tr><th id="320">320</th><td><i>/* indicates if a mode expression should be evaluated (0/1) */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/DBG_MODE_HDR_EVAL_MODE_MASK" data-ref="_M/DBG_MODE_HDR_EVAL_MODE_MASK">DBG_MODE_HDR_EVAL_MODE_MASK</dfn>         0x1</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/DBG_MODE_HDR_EVAL_MODE_SHIFT" data-ref="_M/DBG_MODE_HDR_EVAL_MODE_SHIFT">DBG_MODE_HDR_EVAL_MODE_SHIFT</dfn>        0</u></td></tr>
<tr><th id="323">323</th><td><i>/* offset (in bytes) in modes expression buffer. valid only if eval_mode is</i></td></tr>
<tr><th id="324">324</th><td><i> * set.</i></td></tr>
<tr><th id="325">325</th><td><i> */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/DBG_MODE_HDR_MODES_BUF_OFFSET_MASK" data-ref="_M/DBG_MODE_HDR_MODES_BUF_OFFSET_MASK">DBG_MODE_HDR_MODES_BUF_OFFSET_MASK</dfn>  0x7FFF</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/DBG_MODE_HDR_MODES_BUF_OFFSET_SHIFT" data-ref="_M/DBG_MODE_HDR_MODES_BUF_OFFSET_SHIFT">DBG_MODE_HDR_MODES_BUF_OFFSET_SHIFT</dfn> 1</u></td></tr>
<tr><th id="328">328</th><td>};</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/*</i></td></tr>
<tr><th id="331">331</th><td><i> * Attention register</i></td></tr>
<tr><th id="332">332</th><td><i> */</i></td></tr>
<tr><th id="333">333</th><td><b>struct</b> <dfn class="type def" id="dbg_attn_reg" title='dbg_attn_reg' data-ref="dbg_attn_reg">dbg_attn_reg</dfn> {</td></tr>
<tr><th id="334">334</th><td>	<b>struct</b> <a class="type" href="#dbg_mode_hdr" title='dbg_mode_hdr' data-ref="dbg_mode_hdr">dbg_mode_hdr</a> <dfn class="decl field" id="dbg_attn_reg::mode" title='dbg_attn_reg::mode' data-ref="dbg_attn_reg::mode">mode</dfn> <i>/* Mode header */</i>;</td></tr>
<tr><th id="335">335</th><td><i>/* The offset of this registers attentions within the blocks attentions</i></td></tr>
<tr><th id="336">336</th><td><i> * list (a value in the range 0..number of block attentions-1)</i></td></tr>
<tr><th id="337">337</th><td><i> */</i></td></tr>
<tr><th id="338">338</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_attn_reg::attn_idx_offset" title='dbg_attn_reg::attn_idx_offset' data-ref="dbg_attn_reg::attn_idx_offset">attn_idx_offset</dfn>;</td></tr>
<tr><th id="339">339</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg::data" title='dbg_attn_reg::data' data-ref="dbg_attn_reg::data">data</dfn>;</td></tr>
<tr><th id="340">340</th><td><i>/* STS attention register GRC address (in dwords) */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_STS_ADDRESS_MASK" data-ref="_M/DBG_ATTN_REG_STS_ADDRESS_MASK">DBG_ATTN_REG_STS_ADDRESS_MASK</dfn>   0xFFFFFF</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_STS_ADDRESS_SHIFT" data-ref="_M/DBG_ATTN_REG_STS_ADDRESS_SHIFT">DBG_ATTN_REG_STS_ADDRESS_SHIFT</dfn>  0</u></td></tr>
<tr><th id="343">343</th><td><i>/* Number of attention in this register */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_NUM_REG_ATTN_MASK" data-ref="_M/DBG_ATTN_REG_NUM_REG_ATTN_MASK">DBG_ATTN_REG_NUM_REG_ATTN_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/DBG_ATTN_REG_NUM_REG_ATTN_SHIFT" data-ref="_M/DBG_ATTN_REG_NUM_REG_ATTN_SHIFT">DBG_ATTN_REG_NUM_REG_ATTN_SHIFT</dfn> 24</u></td></tr>
<tr><th id="346">346</th><td><i>/* STS_CLR attention register GRC address (in dwords) */</i></td></tr>
<tr><th id="347">347</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg::sts_clr_address" title='dbg_attn_reg::sts_clr_address' data-ref="dbg_attn_reg::sts_clr_address">sts_clr_address</dfn>;</td></tr>
<tr><th id="348">348</th><td><i>/* MASK attention register GRC address (in dwords) */</i></td></tr>
<tr><th id="349">349</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_attn_reg::mask_address" title='dbg_attn_reg::mask_address' data-ref="dbg_attn_reg::mask_address">mask_address</dfn>;</td></tr>
<tr><th id="350">350</th><td>};</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td><i>/*</i></td></tr>
<tr><th id="355">355</th><td><i> * attention types</i></td></tr>
<tr><th id="356">356</th><td><i> */</i></td></tr>
<tr><th id="357">357</th><td><b>enum</b> <dfn class="type def" id="dbg_attn_type" title='dbg_attn_type' data-ref="dbg_attn_type">dbg_attn_type</dfn> {</td></tr>
<tr><th id="358">358</th><td>	<dfn class="enum" id="ATTN_TYPE_INTERRUPT" title='ATTN_TYPE_INTERRUPT' data-ref="ATTN_TYPE_INTERRUPT">ATTN_TYPE_INTERRUPT</dfn>,</td></tr>
<tr><th id="359">359</th><td>	<dfn class="enum" id="ATTN_TYPE_PARITY" title='ATTN_TYPE_PARITY' data-ref="ATTN_TYPE_PARITY">ATTN_TYPE_PARITY</dfn>,</td></tr>
<tr><th id="360">360</th><td>	<dfn class="enum" id="MAX_DBG_ATTN_TYPE" title='MAX_DBG_ATTN_TYPE' data-ref="MAX_DBG_ATTN_TYPE">MAX_DBG_ATTN_TYPE</dfn></td></tr>
<tr><th id="361">361</th><td>};</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/*</i></td></tr>
<tr><th id="365">365</th><td><i> * Debug Bus block data</i></td></tr>
<tr><th id="366">366</th><td><i> */</i></td></tr>
<tr><th id="367">367</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_block" title='dbg_bus_block' data-ref="dbg_bus_block">dbg_bus_block</dfn> {</td></tr>
<tr><th id="368">368</th><td><i>/* Number of debug lines in this block (excluding signature &amp; latency events) */</i></td></tr>
<tr><th id="369">369</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block::num_of_lines" title='dbg_bus_block::num_of_lines' data-ref="dbg_bus_block::num_of_lines">num_of_lines</dfn>;</td></tr>
<tr><th id="370">370</th><td><i>/* Indicates if this block has a latency events debug line (0/1). */</i></td></tr>
<tr><th id="371">371</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block::has_latency_events" title='dbg_bus_block::has_latency_events' data-ref="dbg_bus_block::has_latency_events">has_latency_events</dfn>;</td></tr>
<tr><th id="372">372</th><td><i>/* Offset of this blocks lines in the Debug Bus lines array. */</i></td></tr>
<tr><th id="373">373</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_bus_block::lines_offset" title='dbg_bus_block::lines_offset' data-ref="dbg_bus_block::lines_offset">lines_offset</dfn>;</td></tr>
<tr><th id="374">374</th><td>};</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/*</i></td></tr>
<tr><th id="378">378</th><td><i> * Debug Bus block user data</i></td></tr>
<tr><th id="379">379</th><td><i> */</i></td></tr>
<tr><th id="380">380</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_block_user_data" title='dbg_bus_block_user_data' data-ref="dbg_bus_block_user_data">dbg_bus_block_user_data</dfn> {</td></tr>
<tr><th id="381">381</th><td><i>/* Number of debug lines in this block (excluding signature &amp; latency events) */</i></td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block_user_data::num_of_lines" title='dbg_bus_block_user_data::num_of_lines' data-ref="dbg_bus_block_user_data::num_of_lines">num_of_lines</dfn>;</td></tr>
<tr><th id="383">383</th><td><i>/* Indicates if this block has a latency events debug line (0/1). */</i></td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block_user_data::has_latency_events" title='dbg_bus_block_user_data::has_latency_events' data-ref="dbg_bus_block_user_data::has_latency_events">has_latency_events</dfn>;</td></tr>
<tr><th id="385">385</th><td><i>/* Offset of this blocks lines in the debug bus line name offsets array. */</i></td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_bus_block_user_data::names_offset" title='dbg_bus_block_user_data::names_offset' data-ref="dbg_bus_block_user_data::names_offset">names_offset</dfn>;</td></tr>
<tr><th id="387">387</th><td>};</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><i>/*</i></td></tr>
<tr><th id="391">391</th><td><i> * Block Debug line data</i></td></tr>
<tr><th id="392">392</th><td><i> */</i></td></tr>
<tr><th id="393">393</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_line" title='dbg_bus_line' data-ref="dbg_bus_line">dbg_bus_line</dfn> {</td></tr>
<tr><th id="394">394</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_line::data" title='dbg_bus_line::data' data-ref="dbg_bus_line::data">data</dfn>;</td></tr>
<tr><th id="395">395</th><td><i>/* Number of groups in the line (0-3) */</i></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_NUM_OF_GROUPS_MASK" data-ref="_M/DBG_BUS_LINE_NUM_OF_GROUPS_MASK">DBG_BUS_LINE_NUM_OF_GROUPS_MASK</dfn>  0xF</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_NUM_OF_GROUPS_SHIFT" data-ref="_M/DBG_BUS_LINE_NUM_OF_GROUPS_SHIFT">DBG_BUS_LINE_NUM_OF_GROUPS_SHIFT</dfn> 0</u></td></tr>
<tr><th id="398">398</th><td><i>/* Indicates if this is a 128b line (0) or a 256b line (1). */</i></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_IS_256B_MASK" data-ref="_M/DBG_BUS_LINE_IS_256B_MASK">DBG_BUS_LINE_IS_256B_MASK</dfn>        0x1</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_IS_256B_SHIFT" data-ref="_M/DBG_BUS_LINE_IS_256B_SHIFT">DBG_BUS_LINE_IS_256B_SHIFT</dfn>       4</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_RESERVED_MASK" data-ref="_M/DBG_BUS_LINE_RESERVED_MASK">DBG_BUS_LINE_RESERVED_MASK</dfn>       0x7</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_LINE_RESERVED_SHIFT" data-ref="_M/DBG_BUS_LINE_RESERVED_SHIFT">DBG_BUS_LINE_RESERVED_SHIFT</dfn>      5</u></td></tr>
<tr><th id="403">403</th><td><i>/* Four 2-bit values, indicating the size of each group minus 1 (i.e.</i></td></tr>
<tr><th id="404">404</th><td><i> * value=0 means size=1, value=1 means size=2, etc), starting from lsb.</i></td></tr>
<tr><th id="405">405</th><td><i> * The sizes are in dwords (if is_256b=0) or in qwords (if is_256b=1).</i></td></tr>
<tr><th id="406">406</th><td><i> */</i></td></tr>
<tr><th id="407">407</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_line::group_sizes" title='dbg_bus_line::group_sizes' data-ref="dbg_bus_line::group_sizes">group_sizes</dfn>;</td></tr>
<tr><th id="408">408</th><td>};</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><i>/*</i></td></tr>
<tr><th id="412">412</th><td><i> * condition header for registers dump</i></td></tr>
<tr><th id="413">413</th><td><i> */</i></td></tr>
<tr><th id="414">414</th><td><b>struct</b> <dfn class="type def" id="dbg_dump_cond_hdr" title='dbg_dump_cond_hdr' data-ref="dbg_dump_cond_hdr">dbg_dump_cond_hdr</dfn> {</td></tr>
<tr><th id="415">415</th><td>	<b>struct</b> <a class="type" href="#dbg_mode_hdr" title='dbg_mode_hdr' data-ref="dbg_mode_hdr">dbg_mode_hdr</a> <dfn class="decl field" id="dbg_dump_cond_hdr::mode" title='dbg_dump_cond_hdr::mode' data-ref="dbg_dump_cond_hdr::mode">mode</dfn> <i>/* Mode header */</i>;</td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_dump_cond_hdr::block_id" title='dbg_dump_cond_hdr::block_id' data-ref="dbg_dump_cond_hdr::block_id">block_id</dfn> <i>/* block ID */</i>;</td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_dump_cond_hdr::data_size" title='dbg_dump_cond_hdr::data_size' data-ref="dbg_dump_cond_hdr::data_size">data_size</dfn> <i>/* size in dwords of the data following this header */</i>;</td></tr>
<tr><th id="418">418</th><td>};</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/*</i></td></tr>
<tr><th id="422">422</th><td><i> * memory data for registers dump</i></td></tr>
<tr><th id="423">423</th><td><i> */</i></td></tr>
<tr><th id="424">424</th><td><b>struct</b> <dfn class="type def" id="dbg_dump_mem" title='dbg_dump_mem' data-ref="dbg_dump_mem">dbg_dump_mem</dfn> {</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_dump_mem::dword0" title='dbg_dump_mem::dword0' data-ref="dbg_dump_mem::dword0">dword0</dfn>;</td></tr>
<tr><th id="426">426</th><td><i>/* register address (in dwords) */</i></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_ADDRESS_MASK" data-ref="_M/DBG_DUMP_MEM_ADDRESS_MASK">DBG_DUMP_MEM_ADDRESS_MASK</dfn>       0xFFFFFF</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_ADDRESS_SHIFT" data-ref="_M/DBG_DUMP_MEM_ADDRESS_SHIFT">DBG_DUMP_MEM_ADDRESS_SHIFT</dfn>      0</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_MEM_GROUP_ID_MASK" data-ref="_M/DBG_DUMP_MEM_MEM_GROUP_ID_MASK">DBG_DUMP_MEM_MEM_GROUP_ID_MASK</dfn>  0xFF /* memory group ID */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_MEM_GROUP_ID_SHIFT" data-ref="_M/DBG_DUMP_MEM_MEM_GROUP_ID_SHIFT">DBG_DUMP_MEM_MEM_GROUP_ID_SHIFT</dfn> 24</u></td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_dump_mem::dword1" title='dbg_dump_mem::dword1' data-ref="dbg_dump_mem::dword1">dword1</dfn>;</td></tr>
<tr><th id="432">432</th><td><i>/* register size (in dwords) */</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_LENGTH_MASK" data-ref="_M/DBG_DUMP_MEM_LENGTH_MASK">DBG_DUMP_MEM_LENGTH_MASK</dfn>        0xFFFFFF</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_LENGTH_SHIFT" data-ref="_M/DBG_DUMP_MEM_LENGTH_SHIFT">DBG_DUMP_MEM_LENGTH_SHIFT</dfn>       0</u></td></tr>
<tr><th id="435">435</th><td><i>/* indicates if the register is wide-bus */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_WIDE_BUS_MASK" data-ref="_M/DBG_DUMP_MEM_WIDE_BUS_MASK">DBG_DUMP_MEM_WIDE_BUS_MASK</dfn>      0x1</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_WIDE_BUS_SHIFT" data-ref="_M/DBG_DUMP_MEM_WIDE_BUS_SHIFT">DBG_DUMP_MEM_WIDE_BUS_SHIFT</dfn>     24</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_RESERVED_MASK" data-ref="_M/DBG_DUMP_MEM_RESERVED_MASK">DBG_DUMP_MEM_RESERVED_MASK</dfn>      0x7F</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_MEM_RESERVED_SHIFT" data-ref="_M/DBG_DUMP_MEM_RESERVED_SHIFT">DBG_DUMP_MEM_RESERVED_SHIFT</dfn>     25</u></td></tr>
<tr><th id="440">440</th><td>};</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/*</i></td></tr>
<tr><th id="444">444</th><td><i> * register data for registers dump</i></td></tr>
<tr><th id="445">445</th><td><i> */</i></td></tr>
<tr><th id="446">446</th><td><b>struct</b> <dfn class="type def" id="dbg_dump_reg" title='dbg_dump_reg' data-ref="dbg_dump_reg">dbg_dump_reg</dfn> {</td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_dump_reg::data" title='dbg_dump_reg::data' data-ref="dbg_dump_reg::data">data</dfn>;</td></tr>
<tr><th id="448">448</th><td><i>/* register address (in dwords) */</i></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_ADDRESS_MASK" data-ref="_M/DBG_DUMP_REG_ADDRESS_MASK">DBG_DUMP_REG_ADDRESS_MASK</dfn>   0x7FFFFF /* register address (in dwords) */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_ADDRESS_SHIFT" data-ref="_M/DBG_DUMP_REG_ADDRESS_SHIFT">DBG_DUMP_REG_ADDRESS_SHIFT</dfn>  0</u></td></tr>
<tr><th id="451">451</th><td><i>/* indicates if the register is wide-bus */</i></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_WIDE_BUS_MASK" data-ref="_M/DBG_DUMP_REG_WIDE_BUS_MASK">DBG_DUMP_REG_WIDE_BUS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_WIDE_BUS_SHIFT" data-ref="_M/DBG_DUMP_REG_WIDE_BUS_SHIFT">DBG_DUMP_REG_WIDE_BUS_SHIFT</dfn> 23</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_LENGTH_MASK" data-ref="_M/DBG_DUMP_REG_LENGTH_MASK">DBG_DUMP_REG_LENGTH_MASK</dfn>    0xFF /* register size (in dwords) */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_REG_LENGTH_SHIFT" data-ref="_M/DBG_DUMP_REG_LENGTH_SHIFT">DBG_DUMP_REG_LENGTH_SHIFT</dfn>   24</u></td></tr>
<tr><th id="456">456</th><td>};</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i>/*</i></td></tr>
<tr><th id="460">460</th><td><i> * split header for registers dump</i></td></tr>
<tr><th id="461">461</th><td><i> */</i></td></tr>
<tr><th id="462">462</th><td><b>struct</b> <dfn class="type def" id="dbg_dump_split_hdr" title='dbg_dump_split_hdr' data-ref="dbg_dump_split_hdr">dbg_dump_split_hdr</dfn> {</td></tr>
<tr><th id="463">463</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_dump_split_hdr::hdr" title='dbg_dump_split_hdr::hdr' data-ref="dbg_dump_split_hdr::hdr">hdr</dfn>;</td></tr>
<tr><th id="464">464</th><td><i>/* size in dwords of the data following this header */</i></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_SPLIT_HDR_DATA_SIZE_MASK" data-ref="_M/DBG_DUMP_SPLIT_HDR_DATA_SIZE_MASK">DBG_DUMP_SPLIT_HDR_DATA_SIZE_MASK</dfn>      0xFFFFFF</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_SPLIT_HDR_DATA_SIZE_SHIFT" data-ref="_M/DBG_DUMP_SPLIT_HDR_DATA_SIZE_SHIFT">DBG_DUMP_SPLIT_HDR_DATA_SIZE_SHIFT</dfn>     0</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_MASK" data-ref="_M/DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_MASK">DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_MASK</dfn>  0xFF /* split type ID */</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_SHIFT" data-ref="_M/DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_SHIFT">DBG_DUMP_SPLIT_HDR_SPLIT_TYPE_ID_SHIFT</dfn> 24</u></td></tr>
<tr><th id="469">469</th><td>};</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><i>/*</i></td></tr>
<tr><th id="473">473</th><td><i> * condition header for idle check</i></td></tr>
<tr><th id="474">474</th><td><i> */</i></td></tr>
<tr><th id="475">475</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_cond_hdr" title='dbg_idle_chk_cond_hdr' data-ref="dbg_idle_chk_cond_hdr">dbg_idle_chk_cond_hdr</dfn> {</td></tr>
<tr><th id="476">476</th><td>	<b>struct</b> <a class="type" href="#dbg_mode_hdr" title='dbg_mode_hdr' data-ref="dbg_mode_hdr">dbg_mode_hdr</a> <dfn class="decl field" id="dbg_idle_chk_cond_hdr::mode" title='dbg_idle_chk_cond_hdr::mode' data-ref="dbg_idle_chk_cond_hdr::mode">mode</dfn> <i>/* Mode header */</i>;</td></tr>
<tr><th id="477">477</th><td><i>/* size in dwords of the data following this header */</i></td></tr>
<tr><th id="478">478</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_cond_hdr::data_size" title='dbg_idle_chk_cond_hdr::data_size' data-ref="dbg_idle_chk_cond_hdr::data_size">data_size</dfn>;</td></tr>
<tr><th id="479">479</th><td>};</td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><i>/*</i></td></tr>
<tr><th id="483">483</th><td><i> * Idle Check condition register</i></td></tr>
<tr><th id="484">484</th><td><i> */</i></td></tr>
<tr><th id="485">485</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_cond_reg" title='dbg_idle_chk_cond_reg' data-ref="dbg_idle_chk_cond_reg">dbg_idle_chk_cond_reg</dfn> {</td></tr>
<tr><th id="486">486</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_idle_chk_cond_reg::data" title='dbg_idle_chk_cond_reg::data' data-ref="dbg_idle_chk_cond_reg::data">data</dfn>;</td></tr>
<tr><th id="487">487</th><td><i>/* Register GRC address (in dwords) */</i></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_ADDRESS_MASK" data-ref="_M/DBG_IDLE_CHK_COND_REG_ADDRESS_MASK">DBG_IDLE_CHK_COND_REG_ADDRESS_MASK</dfn>   0x7FFFFF</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_ADDRESS_SHIFT" data-ref="_M/DBG_IDLE_CHK_COND_REG_ADDRESS_SHIFT">DBG_IDLE_CHK_COND_REG_ADDRESS_SHIFT</dfn>  0</u></td></tr>
<tr><th id="490">490</th><td><i>/* indicates if the register is wide-bus */</i></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_WIDE_BUS_MASK" data-ref="_M/DBG_IDLE_CHK_COND_REG_WIDE_BUS_MASK">DBG_IDLE_CHK_COND_REG_WIDE_BUS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_WIDE_BUS_SHIFT" data-ref="_M/DBG_IDLE_CHK_COND_REG_WIDE_BUS_SHIFT">DBG_IDLE_CHK_COND_REG_WIDE_BUS_SHIFT</dfn> 23</u></td></tr>
<tr><th id="493">493</th><td><i>/* value from block_id enum */</i></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_BLOCK_ID_MASK" data-ref="_M/DBG_IDLE_CHK_COND_REG_BLOCK_ID_MASK">DBG_IDLE_CHK_COND_REG_BLOCK_ID_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_COND_REG_BLOCK_ID_SHIFT" data-ref="_M/DBG_IDLE_CHK_COND_REG_BLOCK_ID_SHIFT">DBG_IDLE_CHK_COND_REG_BLOCK_ID_SHIFT</dfn> 24</u></td></tr>
<tr><th id="496">496</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_cond_reg::num_entries" title='dbg_idle_chk_cond_reg::num_entries' data-ref="dbg_idle_chk_cond_reg::num_entries">num_entries</dfn> <i>/* number of registers entries to check */</i>;</td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_cond_reg::entry_size" title='dbg_idle_chk_cond_reg::entry_size' data-ref="dbg_idle_chk_cond_reg::entry_size">entry_size</dfn> <i>/* size of registers entry (in dwords) */</i>;</td></tr>
<tr><th id="498">498</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_cond_reg::start_entry" title='dbg_idle_chk_cond_reg::start_entry' data-ref="dbg_idle_chk_cond_reg::start_entry">start_entry</dfn> <i>/* index of the first entry to check */</i>;</td></tr>
<tr><th id="499">499</th><td>};</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><i>/*</i></td></tr>
<tr><th id="503">503</th><td><i> * Idle Check info register</i></td></tr>
<tr><th id="504">504</th><td><i> */</i></td></tr>
<tr><th id="505">505</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_info_reg" title='dbg_idle_chk_info_reg' data-ref="dbg_idle_chk_info_reg">dbg_idle_chk_info_reg</dfn> {</td></tr>
<tr><th id="506">506</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_idle_chk_info_reg::data" title='dbg_idle_chk_info_reg::data' data-ref="dbg_idle_chk_info_reg::data">data</dfn>;</td></tr>
<tr><th id="507">507</th><td><i>/* Register GRC address (in dwords) */</i></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_ADDRESS_MASK" data-ref="_M/DBG_IDLE_CHK_INFO_REG_ADDRESS_MASK">DBG_IDLE_CHK_INFO_REG_ADDRESS_MASK</dfn>   0x7FFFFF</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_ADDRESS_SHIFT" data-ref="_M/DBG_IDLE_CHK_INFO_REG_ADDRESS_SHIFT">DBG_IDLE_CHK_INFO_REG_ADDRESS_SHIFT</dfn>  0</u></td></tr>
<tr><th id="510">510</th><td><i>/* indicates if the register is wide-bus */</i></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_WIDE_BUS_MASK" data-ref="_M/DBG_IDLE_CHK_INFO_REG_WIDE_BUS_MASK">DBG_IDLE_CHK_INFO_REG_WIDE_BUS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_WIDE_BUS_SHIFT" data-ref="_M/DBG_IDLE_CHK_INFO_REG_WIDE_BUS_SHIFT">DBG_IDLE_CHK_INFO_REG_WIDE_BUS_SHIFT</dfn> 23</u></td></tr>
<tr><th id="513">513</th><td><i>/* value from block_id enum */</i></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_BLOCK_ID_MASK" data-ref="_M/DBG_IDLE_CHK_INFO_REG_BLOCK_ID_MASK">DBG_IDLE_CHK_INFO_REG_BLOCK_ID_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_INFO_REG_BLOCK_ID_SHIFT" data-ref="_M/DBG_IDLE_CHK_INFO_REG_BLOCK_ID_SHIFT">DBG_IDLE_CHK_INFO_REG_BLOCK_ID_SHIFT</dfn> 24</u></td></tr>
<tr><th id="516">516</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_info_reg::size" title='dbg_idle_chk_info_reg::size' data-ref="dbg_idle_chk_info_reg::size">size</dfn> <i>/* register size in dwords */</i>;</td></tr>
<tr><th id="517">517</th><td>	<b>struct</b> <a class="type" href="#dbg_mode_hdr" title='dbg_mode_hdr' data-ref="dbg_mode_hdr">dbg_mode_hdr</a> <dfn class="decl field" id="dbg_idle_chk_info_reg::mode" title='dbg_idle_chk_info_reg::mode' data-ref="dbg_idle_chk_info_reg::mode">mode</dfn> <i>/* Mode header */</i>;</td></tr>
<tr><th id="518">518</th><td>};</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><i>/*</i></td></tr>
<tr><th id="522">522</th><td><i> * Idle Check register</i></td></tr>
<tr><th id="523">523</th><td><i> */</i></td></tr>
<tr><th id="524">524</th><td><b>union</b> <dfn class="type def" id="dbg_idle_chk_reg" title='dbg_idle_chk_reg' data-ref="dbg_idle_chk_reg">dbg_idle_chk_reg</dfn> {</td></tr>
<tr><th id="525">525</th><td>	<b>struct</b> <a class="type" href="#dbg_idle_chk_cond_reg" title='dbg_idle_chk_cond_reg' data-ref="dbg_idle_chk_cond_reg">dbg_idle_chk_cond_reg</a> <dfn class="decl field" id="dbg_idle_chk_reg::cond_reg" title='dbg_idle_chk_reg::cond_reg' data-ref="dbg_idle_chk_reg::cond_reg">cond_reg</dfn> <i>/* condition register */</i>;</td></tr>
<tr><th id="526">526</th><td>	<b>struct</b> <a class="type" href="#dbg_idle_chk_info_reg" title='dbg_idle_chk_info_reg' data-ref="dbg_idle_chk_info_reg">dbg_idle_chk_info_reg</a> <dfn class="decl field" id="dbg_idle_chk_reg::info_reg" title='dbg_idle_chk_reg::info_reg' data-ref="dbg_idle_chk_reg::info_reg">info_reg</dfn> <i>/* info register */</i>;</td></tr>
<tr><th id="527">527</th><td>};</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><i>/*</i></td></tr>
<tr><th id="531">531</th><td><i> * Idle Check result header</i></td></tr>
<tr><th id="532">532</th><td><i> */</i></td></tr>
<tr><th id="533">533</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_result_hdr" title='dbg_idle_chk_result_hdr' data-ref="dbg_idle_chk_result_hdr">dbg_idle_chk_result_hdr</dfn> {</td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::rule_id" title='dbg_idle_chk_result_hdr::rule_id' data-ref="dbg_idle_chk_result_hdr::rule_id">rule_id</dfn> <i>/* Failing rule index */</i>;</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::mem_entry_id" title='dbg_idle_chk_result_hdr::mem_entry_id' data-ref="dbg_idle_chk_result_hdr::mem_entry_id">mem_entry_id</dfn> <i>/* Failing memory entry index */</i>;</td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::num_dumped_cond_regs" title='dbg_idle_chk_result_hdr::num_dumped_cond_regs' data-ref="dbg_idle_chk_result_hdr::num_dumped_cond_regs">num_dumped_cond_regs</dfn> <i>/* number of dumped condition registers */</i>;</td></tr>
<tr><th id="537">537</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::num_dumped_info_regs" title='dbg_idle_chk_result_hdr::num_dumped_info_regs' data-ref="dbg_idle_chk_result_hdr::num_dumped_info_regs">num_dumped_info_regs</dfn> <i>/* number of dumped condition registers */</i>;</td></tr>
<tr><th id="538">538</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::severity" title='dbg_idle_chk_result_hdr::severity' data-ref="dbg_idle_chk_result_hdr::severity">severity</dfn> <i>/* from dbg_idle_chk_severity_types enum */</i>;</td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_hdr::reserved" title='dbg_idle_chk_result_hdr::reserved' data-ref="dbg_idle_chk_result_hdr::reserved">reserved</dfn>;</td></tr>
<tr><th id="540">540</th><td>};</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><i>/*</i></td></tr>
<tr><th id="544">544</th><td><i> * Idle Check result register header</i></td></tr>
<tr><th id="545">545</th><td><i> */</i></td></tr>
<tr><th id="546">546</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_result_reg_hdr" title='dbg_idle_chk_result_reg_hdr' data-ref="dbg_idle_chk_result_reg_hdr">dbg_idle_chk_result_reg_hdr</dfn> {</td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_reg_hdr::data" title='dbg_idle_chk_result_reg_hdr::data' data-ref="dbg_idle_chk_result_reg_hdr::data">data</dfn>;</td></tr>
<tr><th id="548">548</th><td><i>/* indicates if this register is a memory */</i></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_MASK" data-ref="_M/DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_MASK">DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_MASK</dfn>  0x1</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_SHIFT" data-ref="_M/DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_SHIFT">DBG_IDLE_CHK_RESULT_REG_HDR_IS_MEM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="551">551</th><td><i>/* register index within the failing rule */</i></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_MASK" data-ref="_M/DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_MASK">DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_SHIFT" data-ref="_M/DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_SHIFT">DBG_IDLE_CHK_RESULT_REG_HDR_REG_ID_SHIFT</dfn> 1</u></td></tr>
<tr><th id="554">554</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_result_reg_hdr::start_entry" title='dbg_idle_chk_result_reg_hdr::start_entry' data-ref="dbg_idle_chk_result_reg_hdr::start_entry">start_entry</dfn> <i>/* index of the first checked entry */</i>;</td></tr>
<tr><th id="555">555</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_result_reg_hdr::size" title='dbg_idle_chk_result_reg_hdr::size' data-ref="dbg_idle_chk_result_reg_hdr::size">size</dfn> <i>/* register size in dwords */</i>;</td></tr>
<tr><th id="556">556</th><td>};</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><i>/*</i></td></tr>
<tr><th id="560">560</th><td><i> * Idle Check rule</i></td></tr>
<tr><th id="561">561</th><td><i> */</i></td></tr>
<tr><th id="562">562</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_rule" title='dbg_idle_chk_rule' data-ref="dbg_idle_chk_rule">dbg_idle_chk_rule</dfn> {</td></tr>
<tr><th id="563">563</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_rule::rule_id" title='dbg_idle_chk_rule::rule_id' data-ref="dbg_idle_chk_rule::rule_id">rule_id</dfn> <i>/* Idle Check rule ID */</i>;</td></tr>
<tr><th id="564">564</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::severity" title='dbg_idle_chk_rule::severity' data-ref="dbg_idle_chk_rule::severity">severity</dfn> <i>/* value from dbg_idle_chk_severity_types enum */</i>;</td></tr>
<tr><th id="565">565</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::cond_id" title='dbg_idle_chk_rule::cond_id' data-ref="dbg_idle_chk_rule::cond_id">cond_id</dfn> <i>/* Condition ID */</i>;</td></tr>
<tr><th id="566">566</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::num_cond_regs" title='dbg_idle_chk_rule::num_cond_regs' data-ref="dbg_idle_chk_rule::num_cond_regs">num_cond_regs</dfn> <i>/* number of condition registers */</i>;</td></tr>
<tr><th id="567">567</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::num_info_regs" title='dbg_idle_chk_rule::num_info_regs' data-ref="dbg_idle_chk_rule::num_info_regs">num_info_regs</dfn> <i>/* number of info registers */</i>;</td></tr>
<tr><th id="568">568</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::num_imms" title='dbg_idle_chk_rule::num_imms' data-ref="dbg_idle_chk_rule::num_imms">num_imms</dfn> <i>/* number of immediates in the condition */</i>;</td></tr>
<tr><th id="569">569</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_idle_chk_rule::reserved1" title='dbg_idle_chk_rule::reserved1' data-ref="dbg_idle_chk_rule::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="570">570</th><td><i>/* offset of this rules registers in the idle check register array</i></td></tr>
<tr><th id="571">571</th><td><i> * (in dbg_idle_chk_reg units)</i></td></tr>
<tr><th id="572">572</th><td><i> */</i></td></tr>
<tr><th id="573">573</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_rule::reg_offset" title='dbg_idle_chk_rule::reg_offset' data-ref="dbg_idle_chk_rule::reg_offset">reg_offset</dfn>;</td></tr>
<tr><th id="574">574</th><td><i>/* offset of this rules immediate values in the immediate values array</i></td></tr>
<tr><th id="575">575</th><td><i> * (in dwords)</i></td></tr>
<tr><th id="576">576</th><td><i> */</i></td></tr>
<tr><th id="577">577</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_idle_chk_rule::imm_offset" title='dbg_idle_chk_rule::imm_offset' data-ref="dbg_idle_chk_rule::imm_offset">imm_offset</dfn>;</td></tr>
<tr><th id="578">578</th><td>};</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><i>/*</i></td></tr>
<tr><th id="582">582</th><td><i> * Idle Check rule parsing data</i></td></tr>
<tr><th id="583">583</th><td><i> */</i></td></tr>
<tr><th id="584">584</th><td><b>struct</b> <dfn class="type def" id="dbg_idle_chk_rule_parsing_data" title='dbg_idle_chk_rule_parsing_data' data-ref="dbg_idle_chk_rule_parsing_data">dbg_idle_chk_rule_parsing_data</dfn> {</td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_idle_chk_rule_parsing_data::data" title='dbg_idle_chk_rule_parsing_data::data' data-ref="dbg_idle_chk_rule_parsing_data::data">data</dfn>;</td></tr>
<tr><th id="586">586</th><td><i>/* indicates if this register has a FW message */</i></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_MASK" data-ref="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_MASK">DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_MASK</dfn>  0x1</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_SHIFT" data-ref="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_SHIFT">DBG_IDLE_CHK_RULE_PARSING_DATA_HAS_FW_MSG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="589">589</th><td><i>/* Offset of this rules strings in the debug strings array (in bytes) */</i></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_MASK" data-ref="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_MASK">DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_MASK</dfn>  0x7FFFFFFF</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_SHIFT" data-ref="_M/DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_SHIFT">DBG_IDLE_CHK_RULE_PARSING_DATA_STR_OFFSET_SHIFT</dfn> 1</u></td></tr>
<tr><th id="592">592</th><td>};</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/*</i></td></tr>
<tr><th id="596">596</th><td><i> * idle check severity types</i></td></tr>
<tr><th id="597">597</th><td><i> */</i></td></tr>
<tr><th id="598">598</th><td><b>enum</b> <dfn class="type def" id="dbg_idle_chk_severity_types" title='dbg_idle_chk_severity_types' data-ref="dbg_idle_chk_severity_types">dbg_idle_chk_severity_types</dfn> {</td></tr>
<tr><th id="599">599</th><td><i>/* idle check failure should cause an error */</i></td></tr>
<tr><th id="600">600</th><td>	<dfn class="enum" id="IDLE_CHK_SEVERITY_ERROR" title='IDLE_CHK_SEVERITY_ERROR' data-ref="IDLE_CHK_SEVERITY_ERROR">IDLE_CHK_SEVERITY_ERROR</dfn>,</td></tr>
<tr><th id="601">601</th><td><i>/* idle check failure should cause an error only if theres no traffic */</i></td></tr>
<tr><th id="602">602</th><td>	<dfn class="enum" id="IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC" title='IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC' data-ref="IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC">IDLE_CHK_SEVERITY_ERROR_NO_TRAFFIC</dfn>,</td></tr>
<tr><th id="603">603</th><td><i>/* idle check failure should cause a warning */</i></td></tr>
<tr><th id="604">604</th><td>	<dfn class="enum" id="IDLE_CHK_SEVERITY_WARNING" title='IDLE_CHK_SEVERITY_WARNING' data-ref="IDLE_CHK_SEVERITY_WARNING">IDLE_CHK_SEVERITY_WARNING</dfn>,</td></tr>
<tr><th id="605">605</th><td>	<dfn class="enum" id="MAX_DBG_IDLE_CHK_SEVERITY_TYPES" title='MAX_DBG_IDLE_CHK_SEVERITY_TYPES' data-ref="MAX_DBG_IDLE_CHK_SEVERITY_TYPES">MAX_DBG_IDLE_CHK_SEVERITY_TYPES</dfn></td></tr>
<tr><th id="606">606</th><td>};</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><i>/*</i></td></tr>
<tr><th id="611">611</th><td><i> * Debug Bus block data</i></td></tr>
<tr><th id="612">612</th><td><i> */</i></td></tr>
<tr><th id="613">613</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_block_data" title='dbg_bus_block_data' data-ref="dbg_bus_block_data">dbg_bus_block_data</dfn> {</td></tr>
<tr><th id="614">614</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_bus_block_data::data" title='dbg_bus_block_data::data' data-ref="dbg_bus_block_data::data">data</dfn>;</td></tr>
<tr><th id="615">615</th><td><i>/* 4-bit value: bit i set -&gt; dword/qword i is enabled. */</i></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_ENABLE_MASK_MASK" data-ref="_M/DBG_BUS_BLOCK_DATA_ENABLE_MASK_MASK">DBG_BUS_BLOCK_DATA_ENABLE_MASK_MASK</dfn>       0xF</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_ENABLE_MASK_SHIFT" data-ref="_M/DBG_BUS_BLOCK_DATA_ENABLE_MASK_SHIFT">DBG_BUS_BLOCK_DATA_ENABLE_MASK_SHIFT</dfn>      0</u></td></tr>
<tr><th id="618">618</th><td><i>/* Number of dwords/qwords to shift right the debug data (0-3) */</i></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_MASK" data-ref="_M/DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_MASK">DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_MASK</dfn>       0xF</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_SHIFT" data-ref="_M/DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_SHIFT">DBG_BUS_BLOCK_DATA_RIGHT_SHIFT_SHIFT</dfn>      4</u></td></tr>
<tr><th id="621">621</th><td><i>/* 4-bit value: bit i set -&gt; dword/qword i is forced valid. */</i></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_MASK" data-ref="_M/DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_MASK">DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_MASK</dfn>  0xF</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_SHIFT" data-ref="_M/DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_SHIFT">DBG_BUS_BLOCK_DATA_FORCE_VALID_MASK_SHIFT</dfn> 8</u></td></tr>
<tr><th id="624">624</th><td><i>/* 4-bit value: bit i set -&gt; dword/qword i frame bit is forced. */</i></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_MASK" data-ref="_M/DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_MASK">DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_MASK</dfn>  0xF</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_SHIFT" data-ref="_M/DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_SHIFT">DBG_BUS_BLOCK_DATA_FORCE_FRAME_MASK_SHIFT</dfn> 12</u></td></tr>
<tr><th id="627">627</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block_data::line_num" title='dbg_bus_block_data::line_num' data-ref="dbg_bus_block_data::line_num">line_num</dfn> <i>/* Debug line number to select */</i>;</td></tr>
<tr><th id="628">628</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_block_data::hw_id" title='dbg_bus_block_data::hw_id' data-ref="dbg_bus_block_data::hw_id">hw_id</dfn> <i>/* HW ID associated with the block */</i>;</td></tr>
<tr><th id="629">629</th><td>};</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i>/*</i></td></tr>
<tr><th id="633">633</th><td><i> * Debug Bus Clients</i></td></tr>
<tr><th id="634">634</th><td><i> */</i></td></tr>
<tr><th id="635">635</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_clients" title='dbg_bus_clients' data-ref="dbg_bus_clients">dbg_bus_clients</dfn> {</td></tr>
<tr><th id="636">636</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCN" title='DBG_BUS_CLIENT_RBCN' data-ref="DBG_BUS_CLIENT_RBCN">DBG_BUS_CLIENT_RBCN</dfn>,</td></tr>
<tr><th id="637">637</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCP" title='DBG_BUS_CLIENT_RBCP' data-ref="DBG_BUS_CLIENT_RBCP">DBG_BUS_CLIENT_RBCP</dfn>,</td></tr>
<tr><th id="638">638</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCR" title='DBG_BUS_CLIENT_RBCR' data-ref="DBG_BUS_CLIENT_RBCR">DBG_BUS_CLIENT_RBCR</dfn>,</td></tr>
<tr><th id="639">639</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCT" title='DBG_BUS_CLIENT_RBCT' data-ref="DBG_BUS_CLIENT_RBCT">DBG_BUS_CLIENT_RBCT</dfn>,</td></tr>
<tr><th id="640">640</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCU" title='DBG_BUS_CLIENT_RBCU' data-ref="DBG_BUS_CLIENT_RBCU">DBG_BUS_CLIENT_RBCU</dfn>,</td></tr>
<tr><th id="641">641</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCF" title='DBG_BUS_CLIENT_RBCF' data-ref="DBG_BUS_CLIENT_RBCF">DBG_BUS_CLIENT_RBCF</dfn>,</td></tr>
<tr><th id="642">642</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCX" title='DBG_BUS_CLIENT_RBCX' data-ref="DBG_BUS_CLIENT_RBCX">DBG_BUS_CLIENT_RBCX</dfn>,</td></tr>
<tr><th id="643">643</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCS" title='DBG_BUS_CLIENT_RBCS' data-ref="DBG_BUS_CLIENT_RBCS">DBG_BUS_CLIENT_RBCS</dfn>,</td></tr>
<tr><th id="644">644</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCH" title='DBG_BUS_CLIENT_RBCH' data-ref="DBG_BUS_CLIENT_RBCH">DBG_BUS_CLIENT_RBCH</dfn>,</td></tr>
<tr><th id="645">645</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCZ" title='DBG_BUS_CLIENT_RBCZ' data-ref="DBG_BUS_CLIENT_RBCZ">DBG_BUS_CLIENT_RBCZ</dfn>,</td></tr>
<tr><th id="646">646</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_OTHER_ENGINE" title='DBG_BUS_CLIENT_OTHER_ENGINE' data-ref="DBG_BUS_CLIENT_OTHER_ENGINE">DBG_BUS_CLIENT_OTHER_ENGINE</dfn>,</td></tr>
<tr><th id="647">647</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_TIMESTAMP" title='DBG_BUS_CLIENT_TIMESTAMP' data-ref="DBG_BUS_CLIENT_TIMESTAMP">DBG_BUS_CLIENT_TIMESTAMP</dfn>,</td></tr>
<tr><th id="648">648</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_CPU" title='DBG_BUS_CLIENT_CPU' data-ref="DBG_BUS_CLIENT_CPU">DBG_BUS_CLIENT_CPU</dfn>,</td></tr>
<tr><th id="649">649</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCY" title='DBG_BUS_CLIENT_RBCY' data-ref="DBG_BUS_CLIENT_RBCY">DBG_BUS_CLIENT_RBCY</dfn>,</td></tr>
<tr><th id="650">650</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCQ" title='DBG_BUS_CLIENT_RBCQ' data-ref="DBG_BUS_CLIENT_RBCQ">DBG_BUS_CLIENT_RBCQ</dfn>,</td></tr>
<tr><th id="651">651</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCM" title='DBG_BUS_CLIENT_RBCM' data-ref="DBG_BUS_CLIENT_RBCM">DBG_BUS_CLIENT_RBCM</dfn>,</td></tr>
<tr><th id="652">652</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCB" title='DBG_BUS_CLIENT_RBCB' data-ref="DBG_BUS_CLIENT_RBCB">DBG_BUS_CLIENT_RBCB</dfn>,</td></tr>
<tr><th id="653">653</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCW" title='DBG_BUS_CLIENT_RBCW' data-ref="DBG_BUS_CLIENT_RBCW">DBG_BUS_CLIENT_RBCW</dfn>,</td></tr>
<tr><th id="654">654</th><td>	<dfn class="enum" id="DBG_BUS_CLIENT_RBCV" title='DBG_BUS_CLIENT_RBCV' data-ref="DBG_BUS_CLIENT_RBCV">DBG_BUS_CLIENT_RBCV</dfn>,</td></tr>
<tr><th id="655">655</th><td>	<dfn class="enum" id="MAX_DBG_BUS_CLIENTS" title='MAX_DBG_BUS_CLIENTS' data-ref="MAX_DBG_BUS_CLIENTS">MAX_DBG_BUS_CLIENTS</dfn></td></tr>
<tr><th id="656">656</th><td>};</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><i>/*</i></td></tr>
<tr><th id="660">660</th><td><i> * Debug Bus constraint operation types</i></td></tr>
<tr><th id="661">661</th><td><i> */</i></td></tr>
<tr><th id="662">662</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_constraint_ops" title='dbg_bus_constraint_ops' data-ref="dbg_bus_constraint_ops">dbg_bus_constraint_ops</dfn> {</td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_EQ" title='DBG_BUS_CONSTRAINT_OP_EQ' data-ref="DBG_BUS_CONSTRAINT_OP_EQ">DBG_BUS_CONSTRAINT_OP_EQ</dfn> <i>/* equal */</i>,</td></tr>
<tr><th id="664">664</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_NE" title='DBG_BUS_CONSTRAINT_OP_NE' data-ref="DBG_BUS_CONSTRAINT_OP_NE">DBG_BUS_CONSTRAINT_OP_NE</dfn> <i>/* not equal */</i>,</td></tr>
<tr><th id="665">665</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_LT" title='DBG_BUS_CONSTRAINT_OP_LT' data-ref="DBG_BUS_CONSTRAINT_OP_LT">DBG_BUS_CONSTRAINT_OP_LT</dfn> <i>/* less than */</i>,</td></tr>
<tr><th id="666">666</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_LTC" title='DBG_BUS_CONSTRAINT_OP_LTC' data-ref="DBG_BUS_CONSTRAINT_OP_LTC">DBG_BUS_CONSTRAINT_OP_LTC</dfn> <i>/* less than (cyclic) */</i>,</td></tr>
<tr><th id="667">667</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_LE" title='DBG_BUS_CONSTRAINT_OP_LE' data-ref="DBG_BUS_CONSTRAINT_OP_LE">DBG_BUS_CONSTRAINT_OP_LE</dfn> <i>/* less than or equal */</i>,</td></tr>
<tr><th id="668">668</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_LEC" title='DBG_BUS_CONSTRAINT_OP_LEC' data-ref="DBG_BUS_CONSTRAINT_OP_LEC">DBG_BUS_CONSTRAINT_OP_LEC</dfn> <i>/* less than or equal (cyclic) */</i>,</td></tr>
<tr><th id="669">669</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_GT" title='DBG_BUS_CONSTRAINT_OP_GT' data-ref="DBG_BUS_CONSTRAINT_OP_GT">DBG_BUS_CONSTRAINT_OP_GT</dfn> <i>/* greater than */</i>,</td></tr>
<tr><th id="670">670</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_GTC" title='DBG_BUS_CONSTRAINT_OP_GTC' data-ref="DBG_BUS_CONSTRAINT_OP_GTC">DBG_BUS_CONSTRAINT_OP_GTC</dfn> <i>/* greater than (cyclic) */</i>,</td></tr>
<tr><th id="671">671</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_GE" title='DBG_BUS_CONSTRAINT_OP_GE' data-ref="DBG_BUS_CONSTRAINT_OP_GE">DBG_BUS_CONSTRAINT_OP_GE</dfn> <i>/* greater than or equal */</i>,</td></tr>
<tr><th id="672">672</th><td>	<dfn class="enum" id="DBG_BUS_CONSTRAINT_OP_GEC" title='DBG_BUS_CONSTRAINT_OP_GEC' data-ref="DBG_BUS_CONSTRAINT_OP_GEC">DBG_BUS_CONSTRAINT_OP_GEC</dfn> <i>/* greater than or equal (cyclic) */</i>,</td></tr>
<tr><th id="673">673</th><td>	<dfn class="enum" id="MAX_DBG_BUS_CONSTRAINT_OPS" title='MAX_DBG_BUS_CONSTRAINT_OPS' data-ref="MAX_DBG_BUS_CONSTRAINT_OPS">MAX_DBG_BUS_CONSTRAINT_OPS</dfn></td></tr>
<tr><th id="674">674</th><td>};</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><i>/*</i></td></tr>
<tr><th id="678">678</th><td><i> * Debug Bus trigger state data</i></td></tr>
<tr><th id="679">679</th><td><i> */</i></td></tr>
<tr><th id="680">680</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_trigger_state_data" title='dbg_bus_trigger_state_data' data-ref="dbg_bus_trigger_state_data">dbg_bus_trigger_state_data</dfn> {</td></tr>
<tr><th id="681">681</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_trigger_state_data::data" title='dbg_bus_trigger_state_data::data' data-ref="dbg_bus_trigger_state_data::data">data</dfn>;</td></tr>
<tr><th id="682">682</th><td><i>/* 4-bit value: bit i set -&gt; dword i of the trigger state block</i></td></tr>
<tr><th id="683">683</th><td><i> * (after right shift) is enabled.</i></td></tr>
<tr><th id="684">684</th><td><i> */</i></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_MASK" data-ref="_M/DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_MASK">DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_MASK</dfn>  0xF</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_SHIFT" data-ref="_M/DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_SHIFT">DBG_BUS_TRIGGER_STATE_DATA_BLOCK_SHIFTED_ENABLE_MASK_SHIFT</dfn> 0</u></td></tr>
<tr><th id="687">687</th><td><i>/* 4-bit value: bit i set -&gt; dword i is compared by a constraint */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_MASK" data-ref="_M/DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_MASK">DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_MASK</dfn>      0xF</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_SHIFT" data-ref="_M/DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_SHIFT">DBG_BUS_TRIGGER_STATE_DATA_CONSTRAINT_DWORD_MASK_SHIFT</dfn>     4</u></td></tr>
<tr><th id="690">690</th><td>};</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><i>/*</i></td></tr>
<tr><th id="693">693</th><td><i> * Debug Bus memory address</i></td></tr>
<tr><th id="694">694</th><td><i> */</i></td></tr>
<tr><th id="695">695</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_mem_addr" title='dbg_bus_mem_addr' data-ref="dbg_bus_mem_addr">dbg_bus_mem_addr</dfn> {</td></tr>
<tr><th id="696">696</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_bus_mem_addr::lo" title='dbg_bus_mem_addr::lo' data-ref="dbg_bus_mem_addr::lo">lo</dfn>;</td></tr>
<tr><th id="697">697</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_bus_mem_addr::hi" title='dbg_bus_mem_addr::hi' data-ref="dbg_bus_mem_addr::hi">hi</dfn>;</td></tr>
<tr><th id="698">698</th><td>};</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><i>/*</i></td></tr>
<tr><th id="701">701</th><td><i> * Debug Bus PCI buffer data</i></td></tr>
<tr><th id="702">702</th><td><i> */</i></td></tr>
<tr><th id="703">703</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_pci_buf_data" title='dbg_bus_pci_buf_data' data-ref="dbg_bus_pci_buf_data">dbg_bus_pci_buf_data</dfn> {</td></tr>
<tr><th id="704">704</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_mem_addr" title='dbg_bus_mem_addr' data-ref="dbg_bus_mem_addr">dbg_bus_mem_addr</a> <dfn class="decl field" id="dbg_bus_pci_buf_data::phys_addr" title='dbg_bus_pci_buf_data::phys_addr' data-ref="dbg_bus_pci_buf_data::phys_addr">phys_addr</dfn> <i>/* PCI buffer physical address */</i>;</td></tr>
<tr><th id="705">705</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_mem_addr" title='dbg_bus_mem_addr' data-ref="dbg_bus_mem_addr">dbg_bus_mem_addr</a> <dfn class="decl field" id="dbg_bus_pci_buf_data::virt_addr" title='dbg_bus_pci_buf_data::virt_addr' data-ref="dbg_bus_pci_buf_data::virt_addr">virt_addr</dfn> <i>/* PCI buffer virtual address */</i>;</td></tr>
<tr><th id="706">706</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_bus_pci_buf_data::size" title='dbg_bus_pci_buf_data::size' data-ref="dbg_bus_pci_buf_data::size">size</dfn> <i>/* PCI buffer size in bytes */</i>;</td></tr>
<tr><th id="707">707</th><td>};</td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i>/*</i></td></tr>
<tr><th id="710">710</th><td><i> * Debug Bus Storm EID range filter params</i></td></tr>
<tr><th id="711">711</th><td><i> */</i></td></tr>
<tr><th id="712">712</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_storm_eid_range_params" title='dbg_bus_storm_eid_range_params' data-ref="dbg_bus_storm_eid_range_params">dbg_bus_storm_eid_range_params</dfn> {</td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_eid_range_params::min" title='dbg_bus_storm_eid_range_params::min' data-ref="dbg_bus_storm_eid_range_params::min">min</dfn> <i>/* Minimal event ID to filter on */</i>;</td></tr>
<tr><th id="714">714</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_eid_range_params::max" title='dbg_bus_storm_eid_range_params::max' data-ref="dbg_bus_storm_eid_range_params::max">max</dfn> <i>/* Maximal event ID to filter on */</i>;</td></tr>
<tr><th id="715">715</th><td>};</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><i>/*</i></td></tr>
<tr><th id="718">718</th><td><i> * Debug Bus Storm EID mask filter params</i></td></tr>
<tr><th id="719">719</th><td><i> */</i></td></tr>
<tr><th id="720">720</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_storm_eid_mask_params" title='dbg_bus_storm_eid_mask_params' data-ref="dbg_bus_storm_eid_mask_params">dbg_bus_storm_eid_mask_params</dfn> {</td></tr>
<tr><th id="721">721</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_eid_mask_params::val" title='dbg_bus_storm_eid_mask_params::val' data-ref="dbg_bus_storm_eid_mask_params::val">val</dfn> <i>/* Event ID value */</i>;</td></tr>
<tr><th id="722">722</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_eid_mask_params::mask" title='dbg_bus_storm_eid_mask_params::mask' data-ref="dbg_bus_storm_eid_mask_params::mask">mask</dfn> <i>/* Event ID mask. 1s in the mask = dont care bits. */</i>;</td></tr>
<tr><th id="723">723</th><td>};</td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i>/*</i></td></tr>
<tr><th id="726">726</th><td><i> * Debug Bus Storm EID filter params</i></td></tr>
<tr><th id="727">727</th><td><i> */</i></td></tr>
<tr><th id="728">728</th><td><b>union</b> <dfn class="type def" id="dbg_bus_storm_eid_params" title='dbg_bus_storm_eid_params' data-ref="dbg_bus_storm_eid_params">dbg_bus_storm_eid_params</dfn> {</td></tr>
<tr><th id="729">729</th><td><i>/* EID range filter params */</i></td></tr>
<tr><th id="730">730</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_storm_eid_range_params" title='dbg_bus_storm_eid_range_params' data-ref="dbg_bus_storm_eid_range_params">dbg_bus_storm_eid_range_params</a> <dfn class="decl field" id="dbg_bus_storm_eid_params::range" title='dbg_bus_storm_eid_params::range' data-ref="dbg_bus_storm_eid_params::range">range</dfn>;</td></tr>
<tr><th id="731">731</th><td><i>/* EID mask filter params */</i></td></tr>
<tr><th id="732">732</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_storm_eid_mask_params" title='dbg_bus_storm_eid_mask_params' data-ref="dbg_bus_storm_eid_mask_params">dbg_bus_storm_eid_mask_params</a> <dfn class="decl field" id="dbg_bus_storm_eid_params::mask" title='dbg_bus_storm_eid_params::mask' data-ref="dbg_bus_storm_eid_params::mask">mask</dfn>;</td></tr>
<tr><th id="733">733</th><td>};</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td><i>/*</i></td></tr>
<tr><th id="736">736</th><td><i> * Debug Bus Storm data</i></td></tr>
<tr><th id="737">737</th><td><i> */</i></td></tr>
<tr><th id="738">738</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_storm_data" title='dbg_bus_storm_data' data-ref="dbg_bus_storm_data">dbg_bus_storm_data</dfn> {</td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::enabled" title='dbg_bus_storm_data::enabled' data-ref="dbg_bus_storm_data::enabled">enabled</dfn> <i>/* indicates if the Storm is enabled for recording */</i>;</td></tr>
<tr><th id="740">740</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::mode" title='dbg_bus_storm_data::mode' data-ref="dbg_bus_storm_data::mode">mode</dfn> <i>/* Storm debug mode, valid only if the Storm is enabled */</i>;</td></tr>
<tr><th id="741">741</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::hw_id" title='dbg_bus_storm_data::hw_id' data-ref="dbg_bus_storm_data::hw_id">hw_id</dfn> <i>/* HW ID associated with the Storm */</i>;</td></tr>
<tr><th id="742">742</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::eid_filter_en" title='dbg_bus_storm_data::eid_filter_en' data-ref="dbg_bus_storm_data::eid_filter_en">eid_filter_en</dfn> <i>/* Indicates if EID filtering is performed (0/1) */</i>;</td></tr>
<tr><th id="743">743</th><td><i>/* 1 = EID range filter, 0 = EID mask filter. Valid only if eid_filter_en is</i></td></tr>
<tr><th id="744">744</th><td><i> * set,</i></td></tr>
<tr><th id="745">745</th><td><i> */</i></td></tr>
<tr><th id="746">746</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::eid_range_not_mask" title='dbg_bus_storm_data::eid_range_not_mask' data-ref="dbg_bus_storm_data::eid_range_not_mask">eid_range_not_mask</dfn>;</td></tr>
<tr><th id="747">747</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_storm_data::cid_filter_en" title='dbg_bus_storm_data::cid_filter_en' data-ref="dbg_bus_storm_data::cid_filter_en">cid_filter_en</dfn> <i>/* Indicates if CID filtering is performed (0/1) */</i>;</td></tr>
<tr><th id="748">748</th><td><i>/* EID filter params to filter on. Valid only if eid_filter_en is set. */</i></td></tr>
<tr><th id="749">749</th><td>	<b>union</b> <a class="type" href="#dbg_bus_storm_eid_params" title='dbg_bus_storm_eid_params' data-ref="dbg_bus_storm_eid_params">dbg_bus_storm_eid_params</a> <dfn class="decl field" id="dbg_bus_storm_data::eid_filter_params" title='dbg_bus_storm_data::eid_filter_params' data-ref="dbg_bus_storm_data::eid_filter_params">eid_filter_params</dfn>;</td></tr>
<tr><th id="750">750</th><td><i>/* CID to filter on. Valid only if cid_filter_en is set. */</i></td></tr>
<tr><th id="751">751</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_bus_storm_data::cid" title='dbg_bus_storm_data::cid' data-ref="dbg_bus_storm_data::cid">cid</dfn>;</td></tr>
<tr><th id="752">752</th><td>};</td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><i>/*</i></td></tr>
<tr><th id="755">755</th><td><i> * Debug Bus data</i></td></tr>
<tr><th id="756">756</th><td><i> */</i></td></tr>
<tr><th id="757">757</th><td><b>struct</b> <dfn class="type def" id="dbg_bus_data" title='dbg_bus_data' data-ref="dbg_bus_data">dbg_bus_data</dfn> {</td></tr>
<tr><th id="758">758</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_bus_data::app_version" title='dbg_bus_data::app_version' data-ref="dbg_bus_data::app_version">app_version</dfn> <i>/* The tools version number of the application */</i>;</td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::state" title='dbg_bus_data::state' data-ref="dbg_bus_data::state">state</dfn> <i>/* The current debug bus state */</i>;</td></tr>
<tr><th id="760">760</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::hw_dwords" title='dbg_bus_data::hw_dwords' data-ref="dbg_bus_data::hw_dwords">hw_dwords</dfn> <i>/* HW dwords per cycle */</i>;</td></tr>
<tr><th id="761">761</th><td><i>/* The HW IDs of the recorded HW blocks, where bits i*3..i*3+2 contain the</i></td></tr>
<tr><th id="762">762</th><td><i> * HW ID of dword/qword i</i></td></tr>
<tr><th id="763">763</th><td><i> */</i></td></tr>
<tr><th id="764">764</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_bus_data::hw_id_mask" title='dbg_bus_data::hw_id_mask' data-ref="dbg_bus_data::hw_id_mask">hw_id_mask</dfn>;</td></tr>
<tr><th id="765">765</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::num_enabled_blocks" title='dbg_bus_data::num_enabled_blocks' data-ref="dbg_bus_data::num_enabled_blocks">num_enabled_blocks</dfn> <i>/* Number of blocks enabled for recording */</i>;</td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::num_enabled_storms" title='dbg_bus_data::num_enabled_storms' data-ref="dbg_bus_data::num_enabled_storms">num_enabled_storms</dfn> <i>/* Number of Storms enabled for recording */</i>;</td></tr>
<tr><th id="767">767</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::target" title='dbg_bus_data::target' data-ref="dbg_bus_data::target">target</dfn> <i>/* Output target */</i>;</td></tr>
<tr><th id="768">768</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::one_shot_en" title='dbg_bus_data::one_shot_en' data-ref="dbg_bus_data::one_shot_en">one_shot_en</dfn> <i>/* Indicates if one-shot mode is enabled (0/1) */</i>;</td></tr>
<tr><th id="769">769</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::grc_input_en" title='dbg_bus_data::grc_input_en' data-ref="dbg_bus_data::grc_input_en">grc_input_en</dfn> <i>/* Indicates if GRC recording is enabled (0/1) */</i>;</td></tr>
<tr><th id="770">770</th><td><i>/* Indicates if timestamp recording is enabled (0/1) */</i></td></tr>
<tr><th id="771">771</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::timestamp_input_en" title='dbg_bus_data::timestamp_input_en' data-ref="dbg_bus_data::timestamp_input_en">timestamp_input_en</dfn>;</td></tr>
<tr><th id="772">772</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::filter_en" title='dbg_bus_data::filter_en' data-ref="dbg_bus_data::filter_en">filter_en</dfn> <i>/* Indicates if the recording filter is enabled (0/1) */</i>;</td></tr>
<tr><th id="773">773</th><td><i>/* If true, the next added constraint belong to the filter. Otherwise,</i></td></tr>
<tr><th id="774">774</th><td><i> * it belongs to the last added trigger state. Valid only if either filter or</i></td></tr>
<tr><th id="775">775</th><td><i> * triggers are enabled.</i></td></tr>
<tr><th id="776">776</th><td><i> */</i></td></tr>
<tr><th id="777">777</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::adding_filter" title='dbg_bus_data::adding_filter' data-ref="dbg_bus_data::adding_filter">adding_filter</dfn>;</td></tr>
<tr><th id="778">778</th><td><i>/* Indicates if the recording filter should be applied before the trigger.</i></td></tr>
<tr><th id="779">779</th><td><i> * Valid only if both filter and trigger are enabled (0/1)</i></td></tr>
<tr><th id="780">780</th><td><i> */</i></td></tr>
<tr><th id="781">781</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::filter_pre_trigger" title='dbg_bus_data::filter_pre_trigger' data-ref="dbg_bus_data::filter_pre_trigger">filter_pre_trigger</dfn>;</td></tr>
<tr><th id="782">782</th><td><i>/* Indicates if the recording filter should be applied after the trigger.</i></td></tr>
<tr><th id="783">783</th><td><i> * Valid only if both filter and trigger are enabled (0/1)</i></td></tr>
<tr><th id="784">784</th><td><i> */</i></td></tr>
<tr><th id="785">785</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::filter_post_trigger" title='dbg_bus_data::filter_post_trigger' data-ref="dbg_bus_data::filter_post_trigger">filter_post_trigger</dfn>;</td></tr>
<tr><th id="786">786</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_bus_data::reserved" title='dbg_bus_data::reserved' data-ref="dbg_bus_data::reserved">reserved</dfn>;</td></tr>
<tr><th id="787">787</th><td><i>/* Indicates if the recording trigger is enabled (0/1) */</i></td></tr>
<tr><th id="788">788</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::trigger_en" title='dbg_bus_data::trigger_en' data-ref="dbg_bus_data::trigger_en">trigger_en</dfn>;</td></tr>
<tr><th id="789">789</th><td><i>/* trigger states data */</i></td></tr>
<tr><th id="790">790</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_trigger_state_data" title='dbg_bus_trigger_state_data' data-ref="dbg_bus_trigger_state_data">dbg_bus_trigger_state_data</a> <dfn class="decl field" id="dbg_bus_data::trigger_states" title='dbg_bus_data::trigger_states' data-ref="dbg_bus_data::trigger_states">trigger_states</dfn>[<var>3</var>];</td></tr>
<tr><th id="791">791</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::next_trigger_state" title='dbg_bus_data::next_trigger_state' data-ref="dbg_bus_data::next_trigger_state">next_trigger_state</dfn> <i>/* ID of next trigger state to be added */</i>;</td></tr>
<tr><th id="792">792</th><td><i>/* ID of next filter/trigger constraint to be added */</i></td></tr>
<tr><th id="793">793</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::next_constraint_id" title='dbg_bus_data::next_constraint_id' data-ref="dbg_bus_data::next_constraint_id">next_constraint_id</dfn>;</td></tr>
<tr><th id="794">794</th><td><i>/* If true, all inputs are associated with HW ID 0. Otherwise, each input is</i></td></tr>
<tr><th id="795">795</th><td><i> * assigned a different HW ID (0/1)</i></td></tr>
<tr><th id="796">796</th><td><i> */</i></td></tr>
<tr><th id="797">797</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::unify_inputs" title='dbg_bus_data::unify_inputs' data-ref="dbg_bus_data::unify_inputs">unify_inputs</dfn>;</td></tr>
<tr><th id="798">798</th><td><i>/* Indicates if the other engine sends it NW recording to this engine (0/1) */</i></td></tr>
<tr><th id="799">799</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_bus_data::rcv_from_other_engine" title='dbg_bus_data::rcv_from_other_engine' data-ref="dbg_bus_data::rcv_from_other_engine">rcv_from_other_engine</dfn>;</td></tr>
<tr><th id="800">800</th><td><i>/* Debug Bus PCI buffer data. Valid only when the target is</i></td></tr>
<tr><th id="801">801</th><td><i> * DBG_BUS_TARGET_ID_PCI.</i></td></tr>
<tr><th id="802">802</th><td><i> */</i></td></tr>
<tr><th id="803">803</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_pci_buf_data" title='dbg_bus_pci_buf_data' data-ref="dbg_bus_pci_buf_data">dbg_bus_pci_buf_data</a> <dfn class="decl field" id="dbg_bus_data::pci_buf" title='dbg_bus_data::pci_buf' data-ref="dbg_bus_data::pci_buf">pci_buf</dfn>;</td></tr>
<tr><th id="804">804</th><td><i>/* Debug Bus data for each block */</i></td></tr>
<tr><th id="805">805</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_block_data" title='dbg_bus_block_data' data-ref="dbg_bus_block_data">dbg_bus_block_data</a> <dfn class="decl field" id="dbg_bus_data::blocks" title='dbg_bus_data::blocks' data-ref="dbg_bus_data::blocks">blocks</dfn>[<var>88</var>];</td></tr>
<tr><th id="806">806</th><td><i>/* Debug Bus data for each block */</i></td></tr>
<tr><th id="807">807</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_storm_data" title='dbg_bus_storm_data' data-ref="dbg_bus_storm_data">dbg_bus_storm_data</a> <dfn class="decl field" id="dbg_bus_data::storms" title='dbg_bus_data::storms' data-ref="dbg_bus_data::storms">storms</dfn>[<var>6</var>];</td></tr>
<tr><th id="808">808</th><td>};</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td><i>/*</i></td></tr>
<tr><th id="812">812</th><td><i> * Debug bus filter types</i></td></tr>
<tr><th id="813">813</th><td><i> */</i></td></tr>
<tr><th id="814">814</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_filter_types" title='dbg_bus_filter_types' data-ref="dbg_bus_filter_types">dbg_bus_filter_types</dfn> {</td></tr>
<tr><th id="815">815</th><td>	<dfn class="enum" id="DBG_BUS_FILTER_TYPE_OFF" title='DBG_BUS_FILTER_TYPE_OFF' data-ref="DBG_BUS_FILTER_TYPE_OFF">DBG_BUS_FILTER_TYPE_OFF</dfn> <i>/* filter always off */</i>,</td></tr>
<tr><th id="816">816</th><td>	<dfn class="enum" id="DBG_BUS_FILTER_TYPE_PRE" title='DBG_BUS_FILTER_TYPE_PRE' data-ref="DBG_BUS_FILTER_TYPE_PRE">DBG_BUS_FILTER_TYPE_PRE</dfn> <i>/* filter before trigger only */</i>,</td></tr>
<tr><th id="817">817</th><td>	<dfn class="enum" id="DBG_BUS_FILTER_TYPE_POST" title='DBG_BUS_FILTER_TYPE_POST' data-ref="DBG_BUS_FILTER_TYPE_POST">DBG_BUS_FILTER_TYPE_POST</dfn> <i>/* filter after trigger only */</i>,</td></tr>
<tr><th id="818">818</th><td>	<dfn class="enum" id="DBG_BUS_FILTER_TYPE_ON" title='DBG_BUS_FILTER_TYPE_ON' data-ref="DBG_BUS_FILTER_TYPE_ON">DBG_BUS_FILTER_TYPE_ON</dfn> <i>/* filter always on */</i>,</td></tr>
<tr><th id="819">819</th><td>	<dfn class="enum" id="MAX_DBG_BUS_FILTER_TYPES" title='MAX_DBG_BUS_FILTER_TYPES' data-ref="MAX_DBG_BUS_FILTER_TYPES">MAX_DBG_BUS_FILTER_TYPES</dfn></td></tr>
<tr><th id="820">820</th><td>};</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td><i>/*</i></td></tr>
<tr><th id="824">824</th><td><i> * Debug bus frame modes</i></td></tr>
<tr><th id="825">825</th><td><i> */</i></td></tr>
<tr><th id="826">826</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_frame_modes" title='dbg_bus_frame_modes' data-ref="dbg_bus_frame_modes">dbg_bus_frame_modes</dfn> {</td></tr>
<tr><th id="827">827</th><td>	<dfn class="enum" id="DBG_BUS_FRAME_MODE_0HW_4ST" title='DBG_BUS_FRAME_MODE_0HW_4ST' data-ref="DBG_BUS_FRAME_MODE_0HW_4ST">DBG_BUS_FRAME_MODE_0HW_4ST</dfn> = <var>0</var> <i>/* 0 HW dwords, 4 Storm dwords */</i>,</td></tr>
<tr><th id="828">828</th><td>	<dfn class="enum" id="DBG_BUS_FRAME_MODE_4HW_0ST" title='DBG_BUS_FRAME_MODE_4HW_0ST' data-ref="DBG_BUS_FRAME_MODE_4HW_0ST">DBG_BUS_FRAME_MODE_4HW_0ST</dfn> = <var>3</var> <i>/* 4 HW dwords, 0 Storm dwords */</i>,</td></tr>
<tr><th id="829">829</th><td>	<dfn class="enum" id="DBG_BUS_FRAME_MODE_8HW_0ST" title='DBG_BUS_FRAME_MODE_8HW_0ST' data-ref="DBG_BUS_FRAME_MODE_8HW_0ST">DBG_BUS_FRAME_MODE_8HW_0ST</dfn> = <var>4</var> <i>/* 8 HW dwords, 0 Storm dwords */</i>,</td></tr>
<tr><th id="830">830</th><td>	<dfn class="enum" id="MAX_DBG_BUS_FRAME_MODES" title='MAX_DBG_BUS_FRAME_MODES' data-ref="MAX_DBG_BUS_FRAME_MODES">MAX_DBG_BUS_FRAME_MODES</dfn></td></tr>
<tr><th id="831">831</th><td>};</td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td></td></tr>
<tr><th id="834">834</th><td><i>/*</i></td></tr>
<tr><th id="835">835</th><td><i> * Debug bus other engine mode</i></td></tr>
<tr><th id="836">836</th><td><i> */</i></td></tr>
<tr><th id="837">837</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_other_engine_modes" title='dbg_bus_other_engine_modes' data-ref="dbg_bus_other_engine_modes">dbg_bus_other_engine_modes</dfn> {</td></tr>
<tr><th id="838">838</th><td>	<dfn class="enum" id="DBG_BUS_OTHER_ENGINE_MODE_NONE" title='DBG_BUS_OTHER_ENGINE_MODE_NONE' data-ref="DBG_BUS_OTHER_ENGINE_MODE_NONE">DBG_BUS_OTHER_ENGINE_MODE_NONE</dfn>,</td></tr>
<tr><th id="839">839</th><td>	<dfn class="enum" id="DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_TX" title='DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_TX' data-ref="DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_TX">DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_TX</dfn>,</td></tr>
<tr><th id="840">840</th><td>	<dfn class="enum" id="DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_RX" title='DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_RX' data-ref="DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_RX">DBG_BUS_OTHER_ENGINE_MODE_DOUBLE_BW_RX</dfn>,</td></tr>
<tr><th id="841">841</th><td>	<dfn class="enum" id="DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_TX" title='DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_TX' data-ref="DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_TX">DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_TX</dfn>,</td></tr>
<tr><th id="842">842</th><td>	<dfn class="enum" id="DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_RX" title='DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_RX' data-ref="DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_RX">DBG_BUS_OTHER_ENGINE_MODE_CROSS_ENGINE_RX</dfn>,</td></tr>
<tr><th id="843">843</th><td>	<dfn class="enum" id="MAX_DBG_BUS_OTHER_ENGINE_MODES" title='MAX_DBG_BUS_OTHER_ENGINE_MODES' data-ref="MAX_DBG_BUS_OTHER_ENGINE_MODES">MAX_DBG_BUS_OTHER_ENGINE_MODES</dfn></td></tr>
<tr><th id="844">844</th><td>};</td></tr>
<tr><th id="845">845</th><td></td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td><i>/*</i></td></tr>
<tr><th id="849">849</th><td><i> * Debug bus post-trigger recording types</i></td></tr>
<tr><th id="850">850</th><td><i> */</i></td></tr>
<tr><th id="851">851</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_post_trigger_types" title='dbg_bus_post_trigger_types' data-ref="dbg_bus_post_trigger_types">dbg_bus_post_trigger_types</dfn> {</td></tr>
<tr><th id="852">852</th><td>	<dfn class="enum" id="DBG_BUS_POST_TRIGGER_RECORD" title='DBG_BUS_POST_TRIGGER_RECORD' data-ref="DBG_BUS_POST_TRIGGER_RECORD">DBG_BUS_POST_TRIGGER_RECORD</dfn> <i>/* start recording after trigger */</i>,</td></tr>
<tr><th id="853">853</th><td>	<dfn class="enum" id="DBG_BUS_POST_TRIGGER_DROP" title='DBG_BUS_POST_TRIGGER_DROP' data-ref="DBG_BUS_POST_TRIGGER_DROP">DBG_BUS_POST_TRIGGER_DROP</dfn> <i>/* drop data after trigger */</i>,</td></tr>
<tr><th id="854">854</th><td>	<dfn class="enum" id="MAX_DBG_BUS_POST_TRIGGER_TYPES" title='MAX_DBG_BUS_POST_TRIGGER_TYPES' data-ref="MAX_DBG_BUS_POST_TRIGGER_TYPES">MAX_DBG_BUS_POST_TRIGGER_TYPES</dfn></td></tr>
<tr><th id="855">855</th><td>};</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><i>/*</i></td></tr>
<tr><th id="859">859</th><td><i> * Debug bus pre-trigger recording types</i></td></tr>
<tr><th id="860">860</th><td><i> */</i></td></tr>
<tr><th id="861">861</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_pre_trigger_types" title='dbg_bus_pre_trigger_types' data-ref="dbg_bus_pre_trigger_types">dbg_bus_pre_trigger_types</dfn> {</td></tr>
<tr><th id="862">862</th><td>	<dfn class="enum" id="DBG_BUS_PRE_TRIGGER_START_FROM_ZERO" title='DBG_BUS_PRE_TRIGGER_START_FROM_ZERO' data-ref="DBG_BUS_PRE_TRIGGER_START_FROM_ZERO">DBG_BUS_PRE_TRIGGER_START_FROM_ZERO</dfn> <i>/* start recording from time 0 */</i>,</td></tr>
<tr><th id="863">863</th><td><i>/* start recording some chunks before trigger */</i></td></tr>
<tr><th id="864">864</th><td>	<dfn class="enum" id="DBG_BUS_PRE_TRIGGER_NUM_CHUNKS" title='DBG_BUS_PRE_TRIGGER_NUM_CHUNKS' data-ref="DBG_BUS_PRE_TRIGGER_NUM_CHUNKS">DBG_BUS_PRE_TRIGGER_NUM_CHUNKS</dfn>,</td></tr>
<tr><th id="865">865</th><td>	<dfn class="enum" id="DBG_BUS_PRE_TRIGGER_DROP" title='DBG_BUS_PRE_TRIGGER_DROP' data-ref="DBG_BUS_PRE_TRIGGER_DROP">DBG_BUS_PRE_TRIGGER_DROP</dfn> <i>/* drop data before trigger */</i>,</td></tr>
<tr><th id="866">866</th><td>	<dfn class="enum" id="MAX_DBG_BUS_PRE_TRIGGER_TYPES" title='MAX_DBG_BUS_PRE_TRIGGER_TYPES' data-ref="MAX_DBG_BUS_PRE_TRIGGER_TYPES">MAX_DBG_BUS_PRE_TRIGGER_TYPES</dfn></td></tr>
<tr><th id="867">867</th><td>};</td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td><i>/*</i></td></tr>
<tr><th id="871">871</th><td><i> * Debug bus SEMI frame modes</i></td></tr>
<tr><th id="872">872</th><td><i> */</i></td></tr>
<tr><th id="873">873</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_semi_frame_modes" title='dbg_bus_semi_frame_modes' data-ref="dbg_bus_semi_frame_modes">dbg_bus_semi_frame_modes</dfn> {</td></tr>
<tr><th id="874">874</th><td><i>/* 0 slow dwords, 4 fast dwords */</i></td></tr>
<tr><th id="875">875</th><td>	<dfn class="enum" id="DBG_BUS_SEMI_FRAME_MODE_0SLOW_4FAST" title='DBG_BUS_SEMI_FRAME_MODE_0SLOW_4FAST' data-ref="DBG_BUS_SEMI_FRAME_MODE_0SLOW_4FAST">DBG_BUS_SEMI_FRAME_MODE_0SLOW_4FAST</dfn> = <var>0</var>,</td></tr>
<tr><th id="876">876</th><td><i>/* 4 slow dwords, 0 fast dwords */</i></td></tr>
<tr><th id="877">877</th><td>	<dfn class="enum" id="DBG_BUS_SEMI_FRAME_MODE_4SLOW_0FAST" title='DBG_BUS_SEMI_FRAME_MODE_4SLOW_0FAST' data-ref="DBG_BUS_SEMI_FRAME_MODE_4SLOW_0FAST">DBG_BUS_SEMI_FRAME_MODE_4SLOW_0FAST</dfn> = <var>3</var>,</td></tr>
<tr><th id="878">878</th><td>	<dfn class="enum" id="MAX_DBG_BUS_SEMI_FRAME_MODES" title='MAX_DBG_BUS_SEMI_FRAME_MODES' data-ref="MAX_DBG_BUS_SEMI_FRAME_MODES">MAX_DBG_BUS_SEMI_FRAME_MODES</dfn></td></tr>
<tr><th id="879">879</th><td>};</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td><i>/*</i></td></tr>
<tr><th id="883">883</th><td><i> * Debug bus states</i></td></tr>
<tr><th id="884">884</th><td><i> */</i></td></tr>
<tr><th id="885">885</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_states" title='dbg_bus_states' data-ref="dbg_bus_states">dbg_bus_states</dfn> {</td></tr>
<tr><th id="886">886</th><td>	<dfn class="enum" id="DBG_BUS_STATE_IDLE" title='DBG_BUS_STATE_IDLE' data-ref="DBG_BUS_STATE_IDLE">DBG_BUS_STATE_IDLE</dfn> <i>/* debug bus idle state (not recording) */</i>,</td></tr>
<tr><th id="887">887</th><td><i>/* debug bus is ready for configuration and recording */</i></td></tr>
<tr><th id="888">888</th><td>	<dfn class="enum" id="DBG_BUS_STATE_READY" title='DBG_BUS_STATE_READY' data-ref="DBG_BUS_STATE_READY">DBG_BUS_STATE_READY</dfn>,</td></tr>
<tr><th id="889">889</th><td>	<dfn class="enum" id="DBG_BUS_STATE_RECORDING" title='DBG_BUS_STATE_RECORDING' data-ref="DBG_BUS_STATE_RECORDING">DBG_BUS_STATE_RECORDING</dfn> <i>/* debug bus is currently recording */</i>,</td></tr>
<tr><th id="890">890</th><td>	<dfn class="enum" id="DBG_BUS_STATE_STOPPED" title='DBG_BUS_STATE_STOPPED' data-ref="DBG_BUS_STATE_STOPPED">DBG_BUS_STATE_STOPPED</dfn> <i>/* debug bus recording has stopped */</i>,</td></tr>
<tr><th id="891">891</th><td>	<dfn class="enum" id="MAX_DBG_BUS_STATES" title='MAX_DBG_BUS_STATES' data-ref="MAX_DBG_BUS_STATES">MAX_DBG_BUS_STATES</dfn></td></tr>
<tr><th id="892">892</th><td>};</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><i>/*</i></td></tr>
<tr><th id="900">900</th><td><i> * Debug Bus Storm modes</i></td></tr>
<tr><th id="901">901</th><td><i> */</i></td></tr>
<tr><th id="902">902</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_storm_modes" title='dbg_bus_storm_modes' data-ref="dbg_bus_storm_modes">dbg_bus_storm_modes</dfn> {</td></tr>
<tr><th id="903">903</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_PRINTF" title='DBG_BUS_STORM_MODE_PRINTF' data-ref="DBG_BUS_STORM_MODE_PRINTF">DBG_BUS_STORM_MODE_PRINTF</dfn> <i>/* store data (fast debug) */</i>,</td></tr>
<tr><th id="904">904</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_PRAM_ADDR" title='DBG_BUS_STORM_MODE_PRAM_ADDR' data-ref="DBG_BUS_STORM_MODE_PRAM_ADDR">DBG_BUS_STORM_MODE_PRAM_ADDR</dfn> <i>/* pram address (fast debug) */</i>,</td></tr>
<tr><th id="905">905</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_DRA_RW" title='DBG_BUS_STORM_MODE_DRA_RW' data-ref="DBG_BUS_STORM_MODE_DRA_RW">DBG_BUS_STORM_MODE_DRA_RW</dfn> <i>/* DRA read/write data (fast debug) */</i>,</td></tr>
<tr><th id="906">906</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_DRA_W" title='DBG_BUS_STORM_MODE_DRA_W' data-ref="DBG_BUS_STORM_MODE_DRA_W">DBG_BUS_STORM_MODE_DRA_W</dfn> <i>/* DRA write data (fast debug) */</i>,</td></tr>
<tr><th id="907">907</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_LD_ST_ADDR" title='DBG_BUS_STORM_MODE_LD_ST_ADDR' data-ref="DBG_BUS_STORM_MODE_LD_ST_ADDR">DBG_BUS_STORM_MODE_LD_ST_ADDR</dfn> <i>/* load/store address (fast debug) */</i>,</td></tr>
<tr><th id="908">908</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_DRA_FSM" title='DBG_BUS_STORM_MODE_DRA_FSM' data-ref="DBG_BUS_STORM_MODE_DRA_FSM">DBG_BUS_STORM_MODE_DRA_FSM</dfn> <i>/* DRA state machines (fast debug) */</i>,</td></tr>
<tr><th id="909">909</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_RH" title='DBG_BUS_STORM_MODE_RH' data-ref="DBG_BUS_STORM_MODE_RH">DBG_BUS_STORM_MODE_RH</dfn> <i>/* recording handlers (fast debug) */</i>,</td></tr>
<tr><th id="910">910</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_FOC" title='DBG_BUS_STORM_MODE_FOC' data-ref="DBG_BUS_STORM_MODE_FOC">DBG_BUS_STORM_MODE_FOC</dfn> <i>/* FOC: FIN + DRA Rd (slow debug) */</i>,</td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="DBG_BUS_STORM_MODE_EXT_STORE" title='DBG_BUS_STORM_MODE_EXT_STORE' data-ref="DBG_BUS_STORM_MODE_EXT_STORE">DBG_BUS_STORM_MODE_EXT_STORE</dfn> <i>/* FOC: External Store (slow) */</i>,</td></tr>
<tr><th id="912">912</th><td>	<dfn class="enum" id="MAX_DBG_BUS_STORM_MODES" title='MAX_DBG_BUS_STORM_MODES' data-ref="MAX_DBG_BUS_STORM_MODES">MAX_DBG_BUS_STORM_MODES</dfn></td></tr>
<tr><th id="913">913</th><td>};</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><i>/*</i></td></tr>
<tr><th id="917">917</th><td><i> * Debug bus target IDs</i></td></tr>
<tr><th id="918">918</th><td><i> */</i></td></tr>
<tr><th id="919">919</th><td><b>enum</b> <dfn class="type def" id="dbg_bus_targets" title='dbg_bus_targets' data-ref="dbg_bus_targets">dbg_bus_targets</dfn> {</td></tr>
<tr><th id="920">920</th><td><i>/* records debug bus to DBG block internal buffer */</i></td></tr>
<tr><th id="921">921</th><td>	<dfn class="enum" id="DBG_BUS_TARGET_ID_INT_BUF" title='DBG_BUS_TARGET_ID_INT_BUF' data-ref="DBG_BUS_TARGET_ID_INT_BUF">DBG_BUS_TARGET_ID_INT_BUF</dfn>,</td></tr>
<tr><th id="922">922</th><td>	<dfn class="enum" id="DBG_BUS_TARGET_ID_NIG" title='DBG_BUS_TARGET_ID_NIG' data-ref="DBG_BUS_TARGET_ID_NIG">DBG_BUS_TARGET_ID_NIG</dfn> <i>/* records debug bus to the NW */</i>,</td></tr>
<tr><th id="923">923</th><td>	<dfn class="enum" id="DBG_BUS_TARGET_ID_PCI" title='DBG_BUS_TARGET_ID_PCI' data-ref="DBG_BUS_TARGET_ID_PCI">DBG_BUS_TARGET_ID_PCI</dfn> <i>/* records debug bus to a PCI buffer */</i>,</td></tr>
<tr><th id="924">924</th><td>	<dfn class="enum" id="MAX_DBG_BUS_TARGETS" title='MAX_DBG_BUS_TARGETS' data-ref="MAX_DBG_BUS_TARGETS">MAX_DBG_BUS_TARGETS</dfn></td></tr>
<tr><th id="925">925</th><td>};</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>/*</i></td></tr>
<tr><th id="930">930</th><td><i> * GRC Dump data</i></td></tr>
<tr><th id="931">931</th><td><i> */</i></td></tr>
<tr><th id="932">932</th><td><b>struct</b> <dfn class="type def" id="dbg_grc_data" title='dbg_grc_data' data-ref="dbg_grc_data">dbg_grc_data</dfn> {</td></tr>
<tr><th id="933">933</th><td><i>/* Indicates if the GRC parameters were initialized */</i></td></tr>
<tr><th id="934">934</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_grc_data::params_initialized" title='dbg_grc_data::params_initialized' data-ref="dbg_grc_data::params_initialized">params_initialized</dfn>;</td></tr>
<tr><th id="935">935</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_grc_data::reserved1" title='dbg_grc_data::reserved1' data-ref="dbg_grc_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="936">936</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dbg_grc_data::reserved2" title='dbg_grc_data::reserved2' data-ref="dbg_grc_data::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="937">937</th><td><i>/* Value of each GRC parameter. Array size must match enum dbg_grc_params. */</i></td></tr>
<tr><th id="938">938</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_grc_data::param_val" title='dbg_grc_data::param_val' data-ref="dbg_grc_data::param_val">param_val</dfn>[<var>48</var>];</td></tr>
<tr><th id="939">939</th><td>};</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td><i>/*</i></td></tr>
<tr><th id="943">943</th><td><i> * Debug GRC params</i></td></tr>
<tr><th id="944">944</th><td><i> */</i></td></tr>
<tr><th id="945">945</th><td><b>enum</b> <dfn class="type def" id="dbg_grc_params" title='dbg_grc_params' data-ref="dbg_grc_params">dbg_grc_params</dfn> {</td></tr>
<tr><th id="946">946</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_TSTORM" title='DBG_GRC_PARAM_DUMP_TSTORM' data-ref="DBG_GRC_PARAM_DUMP_TSTORM">DBG_GRC_PARAM_DUMP_TSTORM</dfn> <i>/* dump Tstorm memories (0/1) */</i>,</td></tr>
<tr><th id="947">947</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_MSTORM" title='DBG_GRC_PARAM_DUMP_MSTORM' data-ref="DBG_GRC_PARAM_DUMP_MSTORM">DBG_GRC_PARAM_DUMP_MSTORM</dfn> <i>/* dump Mstorm memories (0/1) */</i>,</td></tr>
<tr><th id="948">948</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_USTORM" title='DBG_GRC_PARAM_DUMP_USTORM' data-ref="DBG_GRC_PARAM_DUMP_USTORM">DBG_GRC_PARAM_DUMP_USTORM</dfn> <i>/* dump Ustorm memories (0/1) */</i>,</td></tr>
<tr><th id="949">949</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_XSTORM" title='DBG_GRC_PARAM_DUMP_XSTORM' data-ref="DBG_GRC_PARAM_DUMP_XSTORM">DBG_GRC_PARAM_DUMP_XSTORM</dfn> <i>/* dump Xstorm memories (0/1) */</i>,</td></tr>
<tr><th id="950">950</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_YSTORM" title='DBG_GRC_PARAM_DUMP_YSTORM' data-ref="DBG_GRC_PARAM_DUMP_YSTORM">DBG_GRC_PARAM_DUMP_YSTORM</dfn> <i>/* dump Ystorm memories (0/1) */</i>,</td></tr>
<tr><th id="951">951</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_PSTORM" title='DBG_GRC_PARAM_DUMP_PSTORM' data-ref="DBG_GRC_PARAM_DUMP_PSTORM">DBG_GRC_PARAM_DUMP_PSTORM</dfn> <i>/* dump Pstorm memories (0/1) */</i>,</td></tr>
<tr><th id="952">952</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_REGS" title='DBG_GRC_PARAM_DUMP_REGS' data-ref="DBG_GRC_PARAM_DUMP_REGS">DBG_GRC_PARAM_DUMP_REGS</dfn> <i>/* dump non-memory registers (0/1) */</i>,</td></tr>
<tr><th id="953">953</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_RAM" title='DBG_GRC_PARAM_DUMP_RAM' data-ref="DBG_GRC_PARAM_DUMP_RAM">DBG_GRC_PARAM_DUMP_RAM</dfn> <i>/* dump Storm internal RAMs (0/1) */</i>,</td></tr>
<tr><th id="954">954</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_PBUF" title='DBG_GRC_PARAM_DUMP_PBUF' data-ref="DBG_GRC_PARAM_DUMP_PBUF">DBG_GRC_PARAM_DUMP_PBUF</dfn> <i>/* dump Storm passive buffer (0/1) */</i>,</td></tr>
<tr><th id="955">955</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_IOR" title='DBG_GRC_PARAM_DUMP_IOR' data-ref="DBG_GRC_PARAM_DUMP_IOR">DBG_GRC_PARAM_DUMP_IOR</dfn> <i>/* dump Storm IORs (0/1) */</i>,</td></tr>
<tr><th id="956">956</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_VFC" title='DBG_GRC_PARAM_DUMP_VFC' data-ref="DBG_GRC_PARAM_DUMP_VFC">DBG_GRC_PARAM_DUMP_VFC</dfn> <i>/* dump VFC memories (0/1) */</i>,</td></tr>
<tr><th id="957">957</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_CM_CTX" title='DBG_GRC_PARAM_DUMP_CM_CTX' data-ref="DBG_GRC_PARAM_DUMP_CM_CTX">DBG_GRC_PARAM_DUMP_CM_CTX</dfn> <i>/* dump CM contexts (0/1) */</i>,</td></tr>
<tr><th id="958">958</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_PXP" title='DBG_GRC_PARAM_DUMP_PXP' data-ref="DBG_GRC_PARAM_DUMP_PXP">DBG_GRC_PARAM_DUMP_PXP</dfn> <i>/* dump PXP memories (0/1) */</i>,</td></tr>
<tr><th id="959">959</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_RSS" title='DBG_GRC_PARAM_DUMP_RSS' data-ref="DBG_GRC_PARAM_DUMP_RSS">DBG_GRC_PARAM_DUMP_RSS</dfn> <i>/* dump RSS memories (0/1) */</i>,</td></tr>
<tr><th id="960">960</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_CAU" title='DBG_GRC_PARAM_DUMP_CAU' data-ref="DBG_GRC_PARAM_DUMP_CAU">DBG_GRC_PARAM_DUMP_CAU</dfn> <i>/* dump CAU memories (0/1) */</i>,</td></tr>
<tr><th id="961">961</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_QM" title='DBG_GRC_PARAM_DUMP_QM' data-ref="DBG_GRC_PARAM_DUMP_QM">DBG_GRC_PARAM_DUMP_QM</dfn> <i>/* dump QM memories (0/1) */</i>,</td></tr>
<tr><th id="962">962</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_MCP" title='DBG_GRC_PARAM_DUMP_MCP' data-ref="DBG_GRC_PARAM_DUMP_MCP">DBG_GRC_PARAM_DUMP_MCP</dfn> <i>/* dump MCP memories (0/1) */</i>,</td></tr>
<tr><th id="963">963</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_RESERVED" title='DBG_GRC_PARAM_RESERVED' data-ref="DBG_GRC_PARAM_RESERVED">DBG_GRC_PARAM_RESERVED</dfn> <i>/* reserved */</i>,</td></tr>
<tr><th id="964">964</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_CFC" title='DBG_GRC_PARAM_DUMP_CFC' data-ref="DBG_GRC_PARAM_DUMP_CFC">DBG_GRC_PARAM_DUMP_CFC</dfn> <i>/* dump CFC memories (0/1) */</i>,</td></tr>
<tr><th id="965">965</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_IGU" title='DBG_GRC_PARAM_DUMP_IGU' data-ref="DBG_GRC_PARAM_DUMP_IGU">DBG_GRC_PARAM_DUMP_IGU</dfn> <i>/* dump IGU memories (0/1) */</i>,</td></tr>
<tr><th id="966">966</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_BRB" title='DBG_GRC_PARAM_DUMP_BRB' data-ref="DBG_GRC_PARAM_DUMP_BRB">DBG_GRC_PARAM_DUMP_BRB</dfn> <i>/* dump BRB memories (0/1) */</i>,</td></tr>
<tr><th id="967">967</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_BTB" title='DBG_GRC_PARAM_DUMP_BTB' data-ref="DBG_GRC_PARAM_DUMP_BTB">DBG_GRC_PARAM_DUMP_BTB</dfn> <i>/* dump BTB memories (0/1) */</i>,</td></tr>
<tr><th id="968">968</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_BMB" title='DBG_GRC_PARAM_DUMP_BMB' data-ref="DBG_GRC_PARAM_DUMP_BMB">DBG_GRC_PARAM_DUMP_BMB</dfn> <i>/* dump BMB memories (0/1) */</i>,</td></tr>
<tr><th id="969">969</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_NIG" title='DBG_GRC_PARAM_DUMP_NIG' data-ref="DBG_GRC_PARAM_DUMP_NIG">DBG_GRC_PARAM_DUMP_NIG</dfn> <i>/* dump NIG memories (0/1) */</i>,</td></tr>
<tr><th id="970">970</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_MULD" title='DBG_GRC_PARAM_DUMP_MULD' data-ref="DBG_GRC_PARAM_DUMP_MULD">DBG_GRC_PARAM_DUMP_MULD</dfn> <i>/* dump MULD memories (0/1) */</i>,</td></tr>
<tr><th id="971">971</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_PRS" title='DBG_GRC_PARAM_DUMP_PRS' data-ref="DBG_GRC_PARAM_DUMP_PRS">DBG_GRC_PARAM_DUMP_PRS</dfn> <i>/* dump PRS memories (0/1) */</i>,</td></tr>
<tr><th id="972">972</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_DMAE" title='DBG_GRC_PARAM_DUMP_DMAE' data-ref="DBG_GRC_PARAM_DUMP_DMAE">DBG_GRC_PARAM_DUMP_DMAE</dfn> <i>/* dump PRS memories (0/1) */</i>,</td></tr>
<tr><th id="973">973</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_TM" title='DBG_GRC_PARAM_DUMP_TM' data-ref="DBG_GRC_PARAM_DUMP_TM">DBG_GRC_PARAM_DUMP_TM</dfn> <i>/* dump TM (timers) memories (0/1) */</i>,</td></tr>
<tr><th id="974">974</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_SDM" title='DBG_GRC_PARAM_DUMP_SDM' data-ref="DBG_GRC_PARAM_DUMP_SDM">DBG_GRC_PARAM_DUMP_SDM</dfn> <i>/* dump SDM memories (0/1) */</i>,</td></tr>
<tr><th id="975">975</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_DIF" title='DBG_GRC_PARAM_DUMP_DIF' data-ref="DBG_GRC_PARAM_DUMP_DIF">DBG_GRC_PARAM_DUMP_DIF</dfn> <i>/* dump DIF memories (0/1) */</i>,</td></tr>
<tr><th id="976">976</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_STATIC" title='DBG_GRC_PARAM_DUMP_STATIC' data-ref="DBG_GRC_PARAM_DUMP_STATIC">DBG_GRC_PARAM_DUMP_STATIC</dfn> <i>/* dump static debug data (0/1) */</i>,</td></tr>
<tr><th id="977">977</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_UNSTALL" title='DBG_GRC_PARAM_UNSTALL' data-ref="DBG_GRC_PARAM_UNSTALL">DBG_GRC_PARAM_UNSTALL</dfn> <i>/* un-stall Storms after dump (0/1) */</i>,</td></tr>
<tr><th id="978">978</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_NUM_LCIDS" title='DBG_GRC_PARAM_NUM_LCIDS' data-ref="DBG_GRC_PARAM_NUM_LCIDS">DBG_GRC_PARAM_NUM_LCIDS</dfn> <i>/* number of LCIDs (0..320) */</i>,</td></tr>
<tr><th id="979">979</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_NUM_LTIDS" title='DBG_GRC_PARAM_NUM_LTIDS' data-ref="DBG_GRC_PARAM_NUM_LTIDS">DBG_GRC_PARAM_NUM_LTIDS</dfn> <i>/* number of LTIDs (0..320) */</i>,</td></tr>
<tr><th id="980">980</th><td><i>/* preset: exclude all memories from dump (1 only) */</i></td></tr>
<tr><th id="981">981</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_EXCLUDE_ALL" title='DBG_GRC_PARAM_EXCLUDE_ALL' data-ref="DBG_GRC_PARAM_EXCLUDE_ALL">DBG_GRC_PARAM_EXCLUDE_ALL</dfn>,</td></tr>
<tr><th id="982">982</th><td><i>/* preset: include memories for crash dump (1 only) */</i></td></tr>
<tr><th id="983">983</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_CRASH" title='DBG_GRC_PARAM_CRASH' data-ref="DBG_GRC_PARAM_CRASH">DBG_GRC_PARAM_CRASH</dfn>,</td></tr>
<tr><th id="984">984</th><td><i>/* perform dump only if MFW is responding (0/1) */</i></td></tr>
<tr><th id="985">985</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_PARITY_SAFE" title='DBG_GRC_PARAM_PARITY_SAFE' data-ref="DBG_GRC_PARAM_PARITY_SAFE">DBG_GRC_PARAM_PARITY_SAFE</dfn>,</td></tr>
<tr><th id="986">986</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_CM" title='DBG_GRC_PARAM_DUMP_CM' data-ref="DBG_GRC_PARAM_DUMP_CM">DBG_GRC_PARAM_DUMP_CM</dfn> <i>/* dump CM memories (0/1) */</i>,</td></tr>
<tr><th id="987">987</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_DUMP_PHY" title='DBG_GRC_PARAM_DUMP_PHY' data-ref="DBG_GRC_PARAM_DUMP_PHY">DBG_GRC_PARAM_DUMP_PHY</dfn> <i>/* dump PHY memories (0/1) */</i>,</td></tr>
<tr><th id="988">988</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_NO_MCP" title='DBG_GRC_PARAM_NO_MCP' data-ref="DBG_GRC_PARAM_NO_MCP">DBG_GRC_PARAM_NO_MCP</dfn> <i>/* dont perform MCP commands (0/1) */</i>,</td></tr>
<tr><th id="989">989</th><td>	<dfn class="enum" id="DBG_GRC_PARAM_NO_FW_VER" title='DBG_GRC_PARAM_NO_FW_VER' data-ref="DBG_GRC_PARAM_NO_FW_VER">DBG_GRC_PARAM_NO_FW_VER</dfn> <i>/* dont read FW/MFW version (0/1) */</i>,</td></tr>
<tr><th id="990">990</th><td>	<dfn class="enum" id="MAX_DBG_GRC_PARAMS" title='MAX_DBG_GRC_PARAMS' data-ref="MAX_DBG_GRC_PARAMS">MAX_DBG_GRC_PARAMS</dfn></td></tr>
<tr><th id="991">991</th><td>};</td></tr>
<tr><th id="992">992</th><td></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><i>/*</i></td></tr>
<tr><th id="995">995</th><td><i> * Debug reset registers</i></td></tr>
<tr><th id="996">996</th><td><i> */</i></td></tr>
<tr><th id="997">997</th><td><b>enum</b> <dfn class="type def" id="dbg_reset_regs" title='dbg_reset_regs' data-ref="dbg_reset_regs">dbg_reset_regs</dfn> {</td></tr>
<tr><th id="998">998</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISCS_PL_UA" title='DBG_RESET_REG_MISCS_PL_UA' data-ref="DBG_RESET_REG_MISCS_PL_UA">DBG_RESET_REG_MISCS_PL_UA</dfn>,</td></tr>
<tr><th id="999">999</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISCS_PL_HV" title='DBG_RESET_REG_MISCS_PL_HV' data-ref="DBG_RESET_REG_MISCS_PL_HV">DBG_RESET_REG_MISCS_PL_HV</dfn>,</td></tr>
<tr><th id="1000">1000</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISCS_PL_HV_2" title='DBG_RESET_REG_MISCS_PL_HV_2' data-ref="DBG_RESET_REG_MISCS_PL_HV_2">DBG_RESET_REG_MISCS_PL_HV_2</dfn>,</td></tr>
<tr><th id="1001">1001</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISC_PL_UA" title='DBG_RESET_REG_MISC_PL_UA' data-ref="DBG_RESET_REG_MISC_PL_UA">DBG_RESET_REG_MISC_PL_UA</dfn>,</td></tr>
<tr><th id="1002">1002</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISC_PL_HV" title='DBG_RESET_REG_MISC_PL_HV' data-ref="DBG_RESET_REG_MISC_PL_HV">DBG_RESET_REG_MISC_PL_HV</dfn>,</td></tr>
<tr><th id="1003">1003</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISC_PL_PDA_VMAIN_1" title='DBG_RESET_REG_MISC_PL_PDA_VMAIN_1' data-ref="DBG_RESET_REG_MISC_PL_PDA_VMAIN_1">DBG_RESET_REG_MISC_PL_PDA_VMAIN_1</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISC_PL_PDA_VMAIN_2" title='DBG_RESET_REG_MISC_PL_PDA_VMAIN_2' data-ref="DBG_RESET_REG_MISC_PL_PDA_VMAIN_2">DBG_RESET_REG_MISC_PL_PDA_VMAIN_2</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>	<dfn class="enum" id="DBG_RESET_REG_MISC_PL_PDA_VAUX" title='DBG_RESET_REG_MISC_PL_PDA_VAUX' data-ref="DBG_RESET_REG_MISC_PL_PDA_VAUX">DBG_RESET_REG_MISC_PL_PDA_VAUX</dfn>,</td></tr>
<tr><th id="1006">1006</th><td>	<dfn class="enum" id="MAX_DBG_RESET_REGS" title='MAX_DBG_RESET_REGS' data-ref="MAX_DBG_RESET_REGS">MAX_DBG_RESET_REGS</dfn></td></tr>
<tr><th id="1007">1007</th><td>};</td></tr>
<tr><th id="1008">1008</th><td></td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><i>/*</i></td></tr>
<tr><th id="1011">1011</th><td><i> * Debug status codes</i></td></tr>
<tr><th id="1012">1012</th><td><i> */</i></td></tr>
<tr><th id="1013">1013</th><td><b>enum</b> <dfn class="type def" id="dbg_status" title='dbg_status' data-ref="dbg_status">dbg_status</dfn> {</td></tr>
<tr><th id="1014">1014</th><td>	<dfn class="enum" id="DBG_STATUS_OK" title='DBG_STATUS_OK' data-ref="DBG_STATUS_OK">DBG_STATUS_OK</dfn>,</td></tr>
<tr><th id="1015">1015</th><td>	<dfn class="enum" id="DBG_STATUS_APP_VERSION_NOT_SET" title='DBG_STATUS_APP_VERSION_NOT_SET' data-ref="DBG_STATUS_APP_VERSION_NOT_SET">DBG_STATUS_APP_VERSION_NOT_SET</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>	<dfn class="enum" id="DBG_STATUS_UNSUPPORTED_APP_VERSION" title='DBG_STATUS_UNSUPPORTED_APP_VERSION' data-ref="DBG_STATUS_UNSUPPORTED_APP_VERSION">DBG_STATUS_UNSUPPORTED_APP_VERSION</dfn>,</td></tr>
<tr><th id="1017">1017</th><td>	<dfn class="enum" id="DBG_STATUS_DBG_BLOCK_NOT_RESET" title='DBG_STATUS_DBG_BLOCK_NOT_RESET' data-ref="DBG_STATUS_DBG_BLOCK_NOT_RESET">DBG_STATUS_DBG_BLOCK_NOT_RESET</dfn>,</td></tr>
<tr><th id="1018">1018</th><td>	<dfn class="enum" id="DBG_STATUS_INVALID_ARGS" title='DBG_STATUS_INVALID_ARGS' data-ref="DBG_STATUS_INVALID_ARGS">DBG_STATUS_INVALID_ARGS</dfn>,</td></tr>
<tr><th id="1019">1019</th><td>	<dfn class="enum" id="DBG_STATUS_OUTPUT_ALREADY_SET" title='DBG_STATUS_OUTPUT_ALREADY_SET' data-ref="DBG_STATUS_OUTPUT_ALREADY_SET">DBG_STATUS_OUTPUT_ALREADY_SET</dfn>,</td></tr>
<tr><th id="1020">1020</th><td>	<dfn class="enum" id="DBG_STATUS_INVALID_PCI_BUF_SIZE" title='DBG_STATUS_INVALID_PCI_BUF_SIZE' data-ref="DBG_STATUS_INVALID_PCI_BUF_SIZE">DBG_STATUS_INVALID_PCI_BUF_SIZE</dfn>,</td></tr>
<tr><th id="1021">1021</th><td>	<dfn class="enum" id="DBG_STATUS_PCI_BUF_ALLOC_FAILED" title='DBG_STATUS_PCI_BUF_ALLOC_FAILED' data-ref="DBG_STATUS_PCI_BUF_ALLOC_FAILED">DBG_STATUS_PCI_BUF_ALLOC_FAILED</dfn>,</td></tr>
<tr><th id="1022">1022</th><td>	<dfn class="enum" id="DBG_STATUS_PCI_BUF_NOT_ALLOCATED" title='DBG_STATUS_PCI_BUF_NOT_ALLOCATED' data-ref="DBG_STATUS_PCI_BUF_NOT_ALLOCATED">DBG_STATUS_PCI_BUF_NOT_ALLOCATED</dfn>,</td></tr>
<tr><th id="1023">1023</th><td>	<dfn class="enum" id="DBG_STATUS_TOO_MANY_INPUTS" title='DBG_STATUS_TOO_MANY_INPUTS' data-ref="DBG_STATUS_TOO_MANY_INPUTS">DBG_STATUS_TOO_MANY_INPUTS</dfn>,</td></tr>
<tr><th id="1024">1024</th><td>	<dfn class="enum" id="DBG_STATUS_INPUT_OVERLAP" title='DBG_STATUS_INPUT_OVERLAP' data-ref="DBG_STATUS_INPUT_OVERLAP">DBG_STATUS_INPUT_OVERLAP</dfn>,</td></tr>
<tr><th id="1025">1025</th><td>	<dfn class="enum" id="DBG_STATUS_HW_ONLY_RECORDING" title='DBG_STATUS_HW_ONLY_RECORDING' data-ref="DBG_STATUS_HW_ONLY_RECORDING">DBG_STATUS_HW_ONLY_RECORDING</dfn>,</td></tr>
<tr><th id="1026">1026</th><td>	<dfn class="enum" id="DBG_STATUS_STORM_ALREADY_ENABLED" title='DBG_STATUS_STORM_ALREADY_ENABLED' data-ref="DBG_STATUS_STORM_ALREADY_ENABLED">DBG_STATUS_STORM_ALREADY_ENABLED</dfn>,</td></tr>
<tr><th id="1027">1027</th><td>	<dfn class="enum" id="DBG_STATUS_STORM_NOT_ENABLED" title='DBG_STATUS_STORM_NOT_ENABLED' data-ref="DBG_STATUS_STORM_NOT_ENABLED">DBG_STATUS_STORM_NOT_ENABLED</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>	<dfn class="enum" id="DBG_STATUS_BLOCK_ALREADY_ENABLED" title='DBG_STATUS_BLOCK_ALREADY_ENABLED' data-ref="DBG_STATUS_BLOCK_ALREADY_ENABLED">DBG_STATUS_BLOCK_ALREADY_ENABLED</dfn>,</td></tr>
<tr><th id="1029">1029</th><td>	<dfn class="enum" id="DBG_STATUS_BLOCK_NOT_ENABLED" title='DBG_STATUS_BLOCK_NOT_ENABLED' data-ref="DBG_STATUS_BLOCK_NOT_ENABLED">DBG_STATUS_BLOCK_NOT_ENABLED</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>	<dfn class="enum" id="DBG_STATUS_NO_INPUT_ENABLED" title='DBG_STATUS_NO_INPUT_ENABLED' data-ref="DBG_STATUS_NO_INPUT_ENABLED">DBG_STATUS_NO_INPUT_ENABLED</dfn>,</td></tr>
<tr><th id="1031">1031</th><td>	<dfn class="enum" id="DBG_STATUS_NO_FILTER_TRIGGER_64B" title='DBG_STATUS_NO_FILTER_TRIGGER_64B' data-ref="DBG_STATUS_NO_FILTER_TRIGGER_64B">DBG_STATUS_NO_FILTER_TRIGGER_64B</dfn>,</td></tr>
<tr><th id="1032">1032</th><td>	<dfn class="enum" id="DBG_STATUS_FILTER_ALREADY_ENABLED" title='DBG_STATUS_FILTER_ALREADY_ENABLED' data-ref="DBG_STATUS_FILTER_ALREADY_ENABLED">DBG_STATUS_FILTER_ALREADY_ENABLED</dfn>,</td></tr>
<tr><th id="1033">1033</th><td>	<dfn class="enum" id="DBG_STATUS_TRIGGER_ALREADY_ENABLED" title='DBG_STATUS_TRIGGER_ALREADY_ENABLED' data-ref="DBG_STATUS_TRIGGER_ALREADY_ENABLED">DBG_STATUS_TRIGGER_ALREADY_ENABLED</dfn>,</td></tr>
<tr><th id="1034">1034</th><td>	<dfn class="enum" id="DBG_STATUS_TRIGGER_NOT_ENABLED" title='DBG_STATUS_TRIGGER_NOT_ENABLED' data-ref="DBG_STATUS_TRIGGER_NOT_ENABLED">DBG_STATUS_TRIGGER_NOT_ENABLED</dfn>,</td></tr>
<tr><th id="1035">1035</th><td>	<dfn class="enum" id="DBG_STATUS_CANT_ADD_CONSTRAINT" title='DBG_STATUS_CANT_ADD_CONSTRAINT' data-ref="DBG_STATUS_CANT_ADD_CONSTRAINT">DBG_STATUS_CANT_ADD_CONSTRAINT</dfn>,</td></tr>
<tr><th id="1036">1036</th><td>	<dfn class="enum" id="DBG_STATUS_TOO_MANY_TRIGGER_STATES" title='DBG_STATUS_TOO_MANY_TRIGGER_STATES' data-ref="DBG_STATUS_TOO_MANY_TRIGGER_STATES">DBG_STATUS_TOO_MANY_TRIGGER_STATES</dfn>,</td></tr>
<tr><th id="1037">1037</th><td>	<dfn class="enum" id="DBG_STATUS_TOO_MANY_CONSTRAINTS" title='DBG_STATUS_TOO_MANY_CONSTRAINTS' data-ref="DBG_STATUS_TOO_MANY_CONSTRAINTS">DBG_STATUS_TOO_MANY_CONSTRAINTS</dfn>,</td></tr>
<tr><th id="1038">1038</th><td>	<dfn class="enum" id="DBG_STATUS_RECORDING_NOT_STARTED" title='DBG_STATUS_RECORDING_NOT_STARTED' data-ref="DBG_STATUS_RECORDING_NOT_STARTED">DBG_STATUS_RECORDING_NOT_STARTED</dfn>,</td></tr>
<tr><th id="1039">1039</th><td>	<dfn class="enum" id="DBG_STATUS_DATA_DIDNT_TRIGGER" title='DBG_STATUS_DATA_DIDNT_TRIGGER' data-ref="DBG_STATUS_DATA_DIDNT_TRIGGER">DBG_STATUS_DATA_DIDNT_TRIGGER</dfn>,</td></tr>
<tr><th id="1040">1040</th><td>	<dfn class="enum" id="DBG_STATUS_NO_DATA_RECORDED" title='DBG_STATUS_NO_DATA_RECORDED' data-ref="DBG_STATUS_NO_DATA_RECORDED">DBG_STATUS_NO_DATA_RECORDED</dfn>,</td></tr>
<tr><th id="1041">1041</th><td>	<dfn class="enum" id="DBG_STATUS_DUMP_BUF_TOO_SMALL" title='DBG_STATUS_DUMP_BUF_TOO_SMALL' data-ref="DBG_STATUS_DUMP_BUF_TOO_SMALL">DBG_STATUS_DUMP_BUF_TOO_SMALL</dfn>,</td></tr>
<tr><th id="1042">1042</th><td>	<dfn class="enum" id="DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED" title='DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED' data-ref="DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED">DBG_STATUS_DUMP_NOT_CHUNK_ALIGNED</dfn>,</td></tr>
<tr><th id="1043">1043</th><td>	<dfn class="enum" id="DBG_STATUS_UNKNOWN_CHIP" title='DBG_STATUS_UNKNOWN_CHIP' data-ref="DBG_STATUS_UNKNOWN_CHIP">DBG_STATUS_UNKNOWN_CHIP</dfn>,</td></tr>
<tr><th id="1044">1044</th><td>	<dfn class="enum" id="DBG_STATUS_VIRT_MEM_ALLOC_FAILED" title='DBG_STATUS_VIRT_MEM_ALLOC_FAILED' data-ref="DBG_STATUS_VIRT_MEM_ALLOC_FAILED">DBG_STATUS_VIRT_MEM_ALLOC_FAILED</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>	<dfn class="enum" id="DBG_STATUS_BLOCK_IN_RESET" title='DBG_STATUS_BLOCK_IN_RESET' data-ref="DBG_STATUS_BLOCK_IN_RESET">DBG_STATUS_BLOCK_IN_RESET</dfn>,</td></tr>
<tr><th id="1046">1046</th><td>	<dfn class="enum" id="DBG_STATUS_INVALID_TRACE_SIGNATURE" title='DBG_STATUS_INVALID_TRACE_SIGNATURE' data-ref="DBG_STATUS_INVALID_TRACE_SIGNATURE">DBG_STATUS_INVALID_TRACE_SIGNATURE</dfn>,</td></tr>
<tr><th id="1047">1047</th><td>	<dfn class="enum" id="DBG_STATUS_INVALID_NVRAM_BUNDLE" title='DBG_STATUS_INVALID_NVRAM_BUNDLE' data-ref="DBG_STATUS_INVALID_NVRAM_BUNDLE">DBG_STATUS_INVALID_NVRAM_BUNDLE</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>	<dfn class="enum" id="DBG_STATUS_NVRAM_GET_IMAGE_FAILED" title='DBG_STATUS_NVRAM_GET_IMAGE_FAILED' data-ref="DBG_STATUS_NVRAM_GET_IMAGE_FAILED">DBG_STATUS_NVRAM_GET_IMAGE_FAILED</dfn>,</td></tr>
<tr><th id="1049">1049</th><td>	<dfn class="enum" id="DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE" title='DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE' data-ref="DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE">DBG_STATUS_NON_ALIGNED_NVRAM_IMAGE</dfn>,</td></tr>
<tr><th id="1050">1050</th><td>	<dfn class="enum" id="DBG_STATUS_NVRAM_READ_FAILED" title='DBG_STATUS_NVRAM_READ_FAILED' data-ref="DBG_STATUS_NVRAM_READ_FAILED">DBG_STATUS_NVRAM_READ_FAILED</dfn>,</td></tr>
<tr><th id="1051">1051</th><td>	<dfn class="enum" id="DBG_STATUS_IDLE_CHK_PARSE_FAILED" title='DBG_STATUS_IDLE_CHK_PARSE_FAILED' data-ref="DBG_STATUS_IDLE_CHK_PARSE_FAILED">DBG_STATUS_IDLE_CHK_PARSE_FAILED</dfn>,</td></tr>
<tr><th id="1052">1052</th><td>	<dfn class="enum" id="DBG_STATUS_MCP_TRACE_BAD_DATA" title='DBG_STATUS_MCP_TRACE_BAD_DATA' data-ref="DBG_STATUS_MCP_TRACE_BAD_DATA">DBG_STATUS_MCP_TRACE_BAD_DATA</dfn>,</td></tr>
<tr><th id="1053">1053</th><td>	<dfn class="enum" id="DBG_STATUS_MCP_TRACE_NO_META" title='DBG_STATUS_MCP_TRACE_NO_META' data-ref="DBG_STATUS_MCP_TRACE_NO_META">DBG_STATUS_MCP_TRACE_NO_META</dfn>,</td></tr>
<tr><th id="1054">1054</th><td>	<dfn class="enum" id="DBG_STATUS_MCP_COULD_NOT_HALT" title='DBG_STATUS_MCP_COULD_NOT_HALT' data-ref="DBG_STATUS_MCP_COULD_NOT_HALT">DBG_STATUS_MCP_COULD_NOT_HALT</dfn>,</td></tr>
<tr><th id="1055">1055</th><td>	<dfn class="enum" id="DBG_STATUS_MCP_COULD_NOT_RESUME" title='DBG_STATUS_MCP_COULD_NOT_RESUME' data-ref="DBG_STATUS_MCP_COULD_NOT_RESUME">DBG_STATUS_MCP_COULD_NOT_RESUME</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>	<dfn class="enum" id="DBG_STATUS_RESERVED2" title='DBG_STATUS_RESERVED2' data-ref="DBG_STATUS_RESERVED2">DBG_STATUS_RESERVED2</dfn>,</td></tr>
<tr><th id="1057">1057</th><td>	<dfn class="enum" id="DBG_STATUS_SEMI_FIFO_NOT_EMPTY" title='DBG_STATUS_SEMI_FIFO_NOT_EMPTY' data-ref="DBG_STATUS_SEMI_FIFO_NOT_EMPTY">DBG_STATUS_SEMI_FIFO_NOT_EMPTY</dfn>,</td></tr>
<tr><th id="1058">1058</th><td>	<dfn class="enum" id="DBG_STATUS_IGU_FIFO_BAD_DATA" title='DBG_STATUS_IGU_FIFO_BAD_DATA' data-ref="DBG_STATUS_IGU_FIFO_BAD_DATA">DBG_STATUS_IGU_FIFO_BAD_DATA</dfn>,</td></tr>
<tr><th id="1059">1059</th><td>	<dfn class="enum" id="DBG_STATUS_MCP_COULD_NOT_MASK_PRTY" title='DBG_STATUS_MCP_COULD_NOT_MASK_PRTY' data-ref="DBG_STATUS_MCP_COULD_NOT_MASK_PRTY">DBG_STATUS_MCP_COULD_NOT_MASK_PRTY</dfn>,</td></tr>
<tr><th id="1060">1060</th><td>	<dfn class="enum" id="DBG_STATUS_FW_ASSERTS_PARSE_FAILED" title='DBG_STATUS_FW_ASSERTS_PARSE_FAILED' data-ref="DBG_STATUS_FW_ASSERTS_PARSE_FAILED">DBG_STATUS_FW_ASSERTS_PARSE_FAILED</dfn>,</td></tr>
<tr><th id="1061">1061</th><td>	<dfn class="enum" id="DBG_STATUS_REG_FIFO_BAD_DATA" title='DBG_STATUS_REG_FIFO_BAD_DATA' data-ref="DBG_STATUS_REG_FIFO_BAD_DATA">DBG_STATUS_REG_FIFO_BAD_DATA</dfn>,</td></tr>
<tr><th id="1062">1062</th><td>	<dfn class="enum" id="DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA" title='DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA' data-ref="DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA">DBG_STATUS_PROTECTION_OVERRIDE_BAD_DATA</dfn>,</td></tr>
<tr><th id="1063">1063</th><td>	<dfn class="enum" id="DBG_STATUS_DBG_ARRAY_NOT_SET" title='DBG_STATUS_DBG_ARRAY_NOT_SET' data-ref="DBG_STATUS_DBG_ARRAY_NOT_SET">DBG_STATUS_DBG_ARRAY_NOT_SET</dfn>,</td></tr>
<tr><th id="1064">1064</th><td>	<dfn class="enum" id="DBG_STATUS_FILTER_BUG" title='DBG_STATUS_FILTER_BUG' data-ref="DBG_STATUS_FILTER_BUG">DBG_STATUS_FILTER_BUG</dfn>,</td></tr>
<tr><th id="1065">1065</th><td>	<dfn class="enum" id="DBG_STATUS_NON_MATCHING_LINES" title='DBG_STATUS_NON_MATCHING_LINES' data-ref="DBG_STATUS_NON_MATCHING_LINES">DBG_STATUS_NON_MATCHING_LINES</dfn>,</td></tr>
<tr><th id="1066">1066</th><td>	<dfn class="enum" id="DBG_STATUS_INVALID_TRIGGER_DWORD_OFFSET" title='DBG_STATUS_INVALID_TRIGGER_DWORD_OFFSET' data-ref="DBG_STATUS_INVALID_TRIGGER_DWORD_OFFSET">DBG_STATUS_INVALID_TRIGGER_DWORD_OFFSET</dfn>,</td></tr>
<tr><th id="1067">1067</th><td>	<dfn class="enum" id="DBG_STATUS_DBG_BUS_IN_USE" title='DBG_STATUS_DBG_BUS_IN_USE' data-ref="DBG_STATUS_DBG_BUS_IN_USE">DBG_STATUS_DBG_BUS_IN_USE</dfn>,</td></tr>
<tr><th id="1068">1068</th><td>	<dfn class="enum" id="MAX_DBG_STATUS" title='MAX_DBG_STATUS' data-ref="MAX_DBG_STATUS">MAX_DBG_STATUS</dfn></td></tr>
<tr><th id="1069">1069</th><td>};</td></tr>
<tr><th id="1070">1070</th><td></td></tr>
<tr><th id="1071">1071</th><td></td></tr>
<tr><th id="1072">1072</th><td><i>/*</i></td></tr>
<tr><th id="1073">1073</th><td><i> * Debug Storms IDs</i></td></tr>
<tr><th id="1074">1074</th><td><i> */</i></td></tr>
<tr><th id="1075">1075</th><td><b>enum</b> <dfn class="type def" id="dbg_storms" title='dbg_storms' data-ref="dbg_storms">dbg_storms</dfn> {</td></tr>
<tr><th id="1076">1076</th><td>	<dfn class="enum" id="DBG_TSTORM_ID" title='DBG_TSTORM_ID' data-ref="DBG_TSTORM_ID">DBG_TSTORM_ID</dfn>,</td></tr>
<tr><th id="1077">1077</th><td>	<dfn class="enum" id="DBG_MSTORM_ID" title='DBG_MSTORM_ID' data-ref="DBG_MSTORM_ID">DBG_MSTORM_ID</dfn>,</td></tr>
<tr><th id="1078">1078</th><td>	<dfn class="enum" id="DBG_USTORM_ID" title='DBG_USTORM_ID' data-ref="DBG_USTORM_ID">DBG_USTORM_ID</dfn>,</td></tr>
<tr><th id="1079">1079</th><td>	<dfn class="enum" id="DBG_XSTORM_ID" title='DBG_XSTORM_ID' data-ref="DBG_XSTORM_ID">DBG_XSTORM_ID</dfn>,</td></tr>
<tr><th id="1080">1080</th><td>	<dfn class="enum" id="DBG_YSTORM_ID" title='DBG_YSTORM_ID' data-ref="DBG_YSTORM_ID">DBG_YSTORM_ID</dfn>,</td></tr>
<tr><th id="1081">1081</th><td>	<dfn class="enum" id="DBG_PSTORM_ID" title='DBG_PSTORM_ID' data-ref="DBG_PSTORM_ID">DBG_PSTORM_ID</dfn>,</td></tr>
<tr><th id="1082">1082</th><td>	<dfn class="enum" id="MAX_DBG_STORMS" title='MAX_DBG_STORMS' data-ref="MAX_DBG_STORMS">MAX_DBG_STORMS</dfn></td></tr>
<tr><th id="1083">1083</th><td>};</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td></td></tr>
<tr><th id="1086">1086</th><td><i>/*</i></td></tr>
<tr><th id="1087">1087</th><td><i> * Idle Check data</i></td></tr>
<tr><th id="1088">1088</th><td><i> */</i></td></tr>
<tr><th id="1089">1089</th><td><b>struct</b> <dfn class="type def" id="idle_chk_data" title='idle_chk_data' data-ref="idle_chk_data">idle_chk_data</dfn> {</td></tr>
<tr><th id="1090">1090</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="idle_chk_data::buf_size" title='idle_chk_data::buf_size' data-ref="idle_chk_data::buf_size">buf_size</dfn> <i>/* Idle check buffer size in dwords */</i>;</td></tr>
<tr><th id="1091">1091</th><td><i>/* Indicates if the idle check buffer size was set (0/1) */</i></td></tr>
<tr><th id="1092">1092</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="idle_chk_data::buf_size_set" title='idle_chk_data::buf_size_set' data-ref="idle_chk_data::buf_size_set">buf_size_set</dfn>;</td></tr>
<tr><th id="1093">1093</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="idle_chk_data::reserved1" title='idle_chk_data::reserved1' data-ref="idle_chk_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1094">1094</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="idle_chk_data::reserved2" title='idle_chk_data::reserved2' data-ref="idle_chk_data::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1095">1095</th><td>};</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td><i>/*</i></td></tr>
<tr><th id="1098">1098</th><td><i> * Debug Tools data (per HW function)</i></td></tr>
<tr><th id="1099">1099</th><td><i> */</i></td></tr>
<tr><th id="1100">1100</th><td><b>struct</b> <dfn class="type def" id="dbg_tools_data" title='dbg_tools_data' data-ref="dbg_tools_data">dbg_tools_data</dfn> {</td></tr>
<tr><th id="1101">1101</th><td>	<b>struct</b> <a class="type" href="#dbg_grc_data" title='dbg_grc_data' data-ref="dbg_grc_data">dbg_grc_data</a> <dfn class="decl field" id="dbg_tools_data::grc" title='dbg_tools_data::grc' data-ref="dbg_tools_data::grc">grc</dfn> <i>/* GRC Dump data */</i>;</td></tr>
<tr><th id="1102">1102</th><td>	<b>struct</b> <a class="type" href="#dbg_bus_data" title='dbg_bus_data' data-ref="dbg_bus_data">dbg_bus_data</a> <dfn class="decl field" id="dbg_tools_data::bus" title='dbg_tools_data::bus' data-ref="dbg_tools_data::bus">bus</dfn> <i>/* Debug Bus data */</i>;</td></tr>
<tr><th id="1103">1103</th><td>	<b>struct</b> <a class="type" href="#idle_chk_data" title='idle_chk_data' data-ref="idle_chk_data">idle_chk_data</a> <dfn class="decl field" id="dbg_tools_data::idle_chk" title='dbg_tools_data::idle_chk' data-ref="dbg_tools_data::idle_chk">idle_chk</dfn> <i>/* Idle Check data */</i>;</td></tr>
<tr><th id="1104">1104</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::mode_enable" title='dbg_tools_data::mode_enable' data-ref="dbg_tools_data::mode_enable">mode_enable</dfn>[<var>40</var>] <i>/* Indicates if a mode is enabled (0/1) */</i>;</td></tr>
<tr><th id="1105">1105</th><td><i>/* Indicates if a block is in reset state (0/1) */</i></td></tr>
<tr><th id="1106">1106</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::block_in_reset" title='dbg_tools_data::block_in_reset' data-ref="dbg_tools_data::block_in_reset">block_in_reset</dfn>[<var>88</var>];</td></tr>
<tr><th id="1107">1107</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::chip_id" title='dbg_tools_data::chip_id' data-ref="dbg_tools_data::chip_id">chip_id</dfn> <i>/* Chip ID (from enum chip_ids) */</i>;</td></tr>
<tr><th id="1108">1108</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::platform_id" title='dbg_tools_data::platform_id' data-ref="dbg_tools_data::platform_id">platform_id</dfn> <i>/* Platform ID */</i>;</td></tr>
<tr><th id="1109">1109</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::initialized" title='dbg_tools_data::initialized' data-ref="dbg_tools_data::initialized">initialized</dfn> <i>/* Indicates if the data was initialized */</i>;</td></tr>
<tr><th id="1110">1110</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="dbg_tools_data::use_dmae" title='dbg_tools_data::use_dmae' data-ref="dbg_tools_data::use_dmae">use_dmae</dfn> <i>/* Indicates if DMAE should be used */</i>;</td></tr>
<tr><th id="1111">1111</th><td><i>/* Numbers of registers that were read since last log */</i></td></tr>
<tr><th id="1112">1112</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dbg_tools_data::num_regs_read" title='dbg_tools_data::num_regs_read' data-ref="dbg_tools_data::num_regs_read">num_regs_read</dfn>;</td></tr>
<tr><th id="1113">1113</th><td>};</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td></td></tr>
<tr><th id="1116">1116</th><td><u>#<span data-ppcond="9">endif</span> /* __ECORE_HSI_DEBUG_TOOLS__ */</u></td></tr>
<tr><th id="1117">1117</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bcm_osal.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/bcm_osal.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
