// Seed: 2897906452
module module_0 (
    output supply0 id_0,
    output tri0 id_1
);
  always @(posedge id_3) id_1 = (id_3);
  assign id_0 = (1);
  supply1 id_4 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0
    , id_9,
    output wor id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input wor id_7
);
  always #1 begin
    id_1 = 1;
  end
  module_0(
      id_0, id_1
  );
endmodule
