Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 19 00:00:55 2024
| Host         : DESKTOP-S44V6ID running 64-bit major release  (build 9200)
| Command      : report_methodology -file DNN_top_methodology_drc_routed.rpt -pb DNN_top_methodology_drc_routed.pb -rpx DNN_top_methodology_drc_routed.rpx
| Design       : DNN_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 21         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 1          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on mode relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on UART_TX relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on digits[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on digits[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on digits[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on digits[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on out_data[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on out_data[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on out_data[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on out_data[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on stickey relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on valid_out relative to the rising and/or falling clock edge(s) of clock.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.020 ns has been defined on port 'reset' relative to clock clock for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks clock] -max -add_delay 0.020 [get_ports reset]
D:/IISC/SEM_2/FPGA/CNN/UART_CNN_Implementation/UART_CNN_Implementation.srcs/constrs_1/imports/new/contraints.xdc (Line: 8)
Related violations: <none>


