$date
	Sun Oct 23 05:11:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#733514
b110 &
b110 %
1$
b110 !
1"
#733515
0"
#733518
b11 &
b11 %
#733522
b1010 &
b1010 %
#733526
b101 &
b101 %
#733530
b10000 &
b10000 %
#733534
b1000 &
b1000 %
#733538
b100 &
b100 %
#733542
b10 &
b10 %
#733546
b1 &
b1 %
1#
#733550
b0 &
0#
b0 %
0$
#1762799
b101 !
1"
#1762802
b101 &
b101 %
1$
#1762803
0"
#1762806
b10000 &
b10000 %
#1762810
b1000 &
b1000 %
#1762814
b100 &
b100 %
#1762818
b10 &
b10 %
#1762822
b1 &
1#
b1 %
#1762826
b0 &
b0 %
0#
0$
#2694102
b101 &
b101 %
1$
1"
#2694103
0"
#2694106
b10000 &
b10000 %
#2694110
b1000 &
b1000 %
#2694114
b100 &
b100 %
#2694118
b10 &
b10 %
#2694122
b1 &
b1 %
1#
#2694126
b0 &
0#
b0 %
0$
#4500012
