#include "common/assert.h"
#include "common/common.h"

#include "common/emulatorConfig.h"
#include "common/file.h"
#include "common/logging/log.h"
#include "common/profiler.h"
#include "common/stringUtils.h"
#include "common/threads.h"
#include "graphics/guest_gpu/gpu_defs.h"
#include "graphics/guest_gpu/graphicsRun.h"
#include "graphics/guest_gpu/hardwareContext.h"
#include "graphics/host_gpu/graphicContext.h"
#include "graphics/host_gpu/renderer/image/imageInfo.h"
#include "graphics/host_gpu/renderer/pipeline/descriptors.h"
#include "graphics/host_gpu/renderer/pipeline/pipelineCache.h"
#include "graphics/host_gpu/renderer/pipeline/shaderResourceBarrier.h"
#include "graphics/host_gpu/renderer/render.h"
#include "graphics/host_gpu/renderer/renderContext.h"
#include "graphics/host_gpu/vulkanCommon.h"
#include "graphics/shader/recompiler/ir/Block.h"
#include "graphics/shader/recompiler/ir/ShaderIR.h"
#include "graphics/shader/recompiler/ir/opcodes/ValueOpcodes.h"
#include "graphics/shader/recompiler/ir/passes/ResourceMaterialization.h"
#include "graphics/shader/shader.h"
#include "kernel/eventQueue.h"
#include "kernel/memory.h"
#include "kernel/pthread.h"
#include "libs/errno.h"

#include <algorithm>
#include <atomic>
#include <cmath>
#include <cstring>
#include <limits>
#include <span>
#include <unordered_map>
#include <vector>

namespace Libs::Graphics {
static uint64_t BufferDescriptorSize(const ShaderBufferResource& descriptor) {
	const uint64_t records = descriptor.NumRecords();
	const uint64_t stride  = descriptor.Stride();
	if (stride != 0 && records > UINT64_MAX / stride) {
		EXIT("compute buffer descriptor footprint overflow\n");
	}
	return stride == 0 ? records : records * stride;
}

bool RenderExecutor::TryConsumeComputeMetaClear(const ShaderComputeInputInfo& input,
                                                const CommandBuffer&          buffer) {
	const auto& program   = *input.stage.program;
	const auto& resources = *input.stage.resources;
	if (resources.buffers.size() != program.info.buffers.size()) {
		EXIT("compute runtime buffer count does not match shader metadata\n");
	}
	auto& cache = buffer.GetContext().GetTextureCache();
	for (uint32_t i = 0; i < program.info.buffers.size(); i++) {
		const auto& resource   = program.info.buffers[i];
		const auto  descriptor = DecodeNativeDescriptor<ShaderBufferResource>(resources.buffers[i]);
		if (!resource.written && cache.IsMeta(descriptor.Base48())) {
			return false;
		}
	}

	if (!program.info.has_bitwise_xor) {
		for (uint32_t i = 0; i < program.info.buffers.size(); i++) {
			const auto& resource = program.info.buffers[i];
			if (resource.written) {
				const auto descriptor =
				    DecodeNativeDescriptor<ShaderBufferResource>(resources.buffers[i]);
				if (cache.ClearMeta(descriptor.Base48())) {
					return true;
				}
			}
		}
	}
	return false;
}

// Locate the single dword store of a fill shader and name the value it writes.
//
// A fast-clear shader either stores an immediate or loads the clear code from a small read-only
// constant buffer. The latter is resolved out of guest memory: the guest has already written that
// constant by the time it issues the dispatch, so reading it here yields the value the shader is
// about to store. Constant reads are tolerated; anything else touching a buffer is not, so a
// shader that computes its value per lane is still rejected.
static bool ResolveConstantDwordStore(const ShaderComputeInputInfo& input, uint32_t fill_resource,
                                      uint32_t& clear) {
	using namespace ShaderRecompiler;
	constexpr size_t StoreValueArg = 4;
	const auto&      program       = *input.stage.program;
	const auto&      resources     = *input.stage.resources;
	const auto memory_of = [&program](const IR::Inst& inst) -> const IR::MemoryInfo* {
		const auto index = inst.template Flags<IR::MemoryFlags>().index;
		if (index >= program.memory_info.size()) {
			return nullptr;
		}
		return &program.memory_info[index];
	};

	const IR::Inst* store = nullptr;
	for (const auto* block: program.blocks) {
		for (const auto& inst: *block) {
			const auto op     = inst.GetOpcode();
			const auto access = IR::BufferAccessOf(op);
			if (access == IR::BufferAccess::None) {
				continue;
			}
			if (access == IR::BufferAccess::Read) {
				continue; // reading a constant is how the clear code reaches the shader
			}
			if (op != IR::ValueOpcode::StoreBufferU32 || store != nullptr) {
				return false;
			}
			store = &inst;
		}
	}
	if (store == nullptr || store->NumArgs() <= StoreValueArg) {
		return false;
	}
	const auto* store_memory = memory_of(*store);
	if (store_memory == nullptr || store_memory->kind != IR::ResourceKind::Buffer ||
	    store_memory->resource != fill_resource) {
		return false;
	}

	const auto value = store->Arg(StoreValueArg);
	if (value.IsImmediate()) {
		clear = value.U32();
		return true;
	}

	const auto* source = value.ResolveInstruction();
	if (source == nullptr) {
		return false;
	}
	if (source->GetOpcode() != IR::ValueOpcode::ReadConstBuffer || source->NumArgs() < 2 ||
	    !source->Arg(1).IsImmediate()) {
		return false;
	}
	const auto* source_memory = memory_of(*source);
	// A constant load carries ResourceKind::ScalarBuffer; only a vector access is ::Buffer.
	if (source_memory == nullptr ||
	    (source_memory->kind != IR::ResourceKind::Buffer &&
	     source_memory->kind != IR::ResourceKind::ScalarBuffer) ||
	    source_memory->resource >= program.info.buffers.size() ||
	    source_memory->resource >= resources.buffers.size() ||
	    source_memory->resource == fill_resource ||
	    program.info.buffers[source_memory->resource].written) {
		return false;
	}
	const auto descriptor =
	    DecodeNativeDescriptor<ShaderBufferResource>(resources.buffers[source_memory->resource]);
	const uint64_t offset = static_cast<uint64_t>(source_memory->offset) + source->Arg(1).U32();
	if (offset > BufferDescriptorSize(descriptor) - sizeof(uint32_t)) {
		return false;
	}
	uint32_t loaded = 0;
	if (!Libs::LibKernel::Memory::TryReadBacking(descriptor.Base48() + offset, &loaded,
	                                             sizeof(loaded))) {
		return false;
	}
	clear = loaded;
	return true;
}

bool ResolveComputeImageClear(const ShaderComputeInputInfo& input, uint32_t group_x,
                              uint32_t group_y, uint32_t group_z, uint32_t mode,
                              ShaderBufferResource& resolved_descriptor, uint32_t& resolved_clear,
                              uint64_t& resolved_size) {
	const auto& program   = *input.stage.program;
	const auto& resources = *input.stage.resources;
	if (resources.buffers.size() != program.info.buffers.size() || program.info.buffers.empty() ||
	    !program.info.images.empty() || !program.info.samplers.empty() || program.info.uses_dma ||
	    !resources.images.empty() || !resources.samplers.empty()) {
		return false;
	}
	// Exactly one buffer is filled. A fast-clear shader may additionally bind small read-only
	// constant buffers that hold the clear code, so tolerate those and nothing else: any second
	// written buffer, atomic, or formatted read means this is real compute work, not a fill.
	uint32_t fill_index = UINT32_MAX;
	for (uint32_t i = 0; i < program.info.buffers.size(); i++) {
		const auto& candidate = program.info.buffers[i];
		if (candidate.written) {
			if (fill_index != UINT32_MAX) {
				return false;
			}
			fill_index = i;
		} else if (candidate.atomic || candidate.formatted || !candidate.scalar) {
			return false;
		}
	}
	if (fill_index == UINT32_MAX) {
		return false;
	}
	const auto& resource   = program.info.buffers[fill_index];
	const auto& raw        = resources.buffers[fill_index];
	const auto  descriptor = DecodeNativeDescriptor<ShaderBufferResource>(raw);
	const bool quad_fill = resource.max_byte_extent == 16 && descriptor.Stride() == 16 &&
	                       descriptor.Format() == Prospero::BufferFormat::k32_32_32_32UInt;
	const bool dword_fill = resource.max_byte_extent == 4 && descriptor.Stride() == 4 &&
	                        descriptor.Format() == Prospero::BufferFormat::k32UInt;
	if (!resource.formatted || !resource.written || resource.read || resource.atomic ||
	    resource.scalar || (!quad_fill && !dword_fill) || descriptor.SwizzleEnabled() ||
	    descriptor.IndexStride() != 0 || descriptor.AddTid() ||
	    resource.packed_stride != descriptor.PackedStride() || raw.dword_count != 4 ||
	    program.user_data_base != 0 || resources.user_data.size() < raw.dword_count) {
		return false;
	}
	// The descriptor must have reached the shader verbatim through user data, so that the address
	// we are about to clear is the one the guest named. Which slot it occupies depends on how the
	// shader lays its resources out, so find it rather than assuming a fixed position.
	bool descriptor_from_user_data = false;
	for (size_t base = 0;
	     !descriptor_from_user_data && base + raw.dword_count <= resources.user_data.size();
	     base += 4) {
		bool match = true;
		for (uint32_t i = 0; i < raw.dword_count && match; i++) {
			match = raw.dwords[i] == resources.user_data[base + i];
		}
		descriptor_from_user_data = match;
	}
	if (!descriptor_from_user_data) {
		return false;
	}
	uint32_t clear = 0;
	if (quad_fill) {
		// The quad shape carries its clear value inline, immediately after the sole descriptor.
		if (program.info.buffers.size() != 1 || resources.user_data.size() != 8) {
			return false;
		}
		clear = resources.user_data[4];
		if (resources.user_data[5] != clear || resources.user_data[6] != clear ||
		    resources.user_data[7] != clear) {
			return false;
		}
	} else if (!ResolveConstantDwordStore(input, fill_index, clear)) {
		return false;
	}
	// group_x is a thread count for the quad shape and a group count for the dword one.
	const bool common =
	    input.threads_num[0] == 64 && input.threads_num[1] == 1 && input.threads_num[2] == 1 &&
	    group_x != 0 && group_y == 1 && group_z == 1 && input.group_id[0] && !input.group_id[1] &&
	    !input.group_id[2] && input.thread_ids_num == 1 && input.wave_size == 64 &&
	    !input.tg_size_en;
	const bool full_dispatch =
	    common &&
	    (quad_fill ? (input.dispatch_thread_dimensions && mode == 0x61u &&
	                  input.dispatch_threads_num[0] == group_x &&
	                  input.dispatch_threads_num[1] == 1 && input.dispatch_threads_num[2] == 1 &&
	                  group_x % input.threads_num[0] == 0 && descriptor.NumRecords() == group_x)
	               : (!input.dispatch_thread_dimensions &&
	                  descriptor.NumRecords() ==
	                      static_cast<uint64_t>(group_x) * input.threads_num[0]));
	const auto size = BufferDescriptorSize(descriptor);
	if (!full_dispatch || size == 0) {
		return false;
	}
	resolved_descriptor = descriptor;
	resolved_clear      = clear;
	resolved_size       = size;
	return true;
}

static bool TryConsumeComputeImageClear(const ShaderComputeInputInfo& input, CommandBuffer& command,
                                        uint32_t group_x, uint32_t group_y, uint32_t group_z,
                                        uint32_t mode) {
	ShaderBufferResource descriptor;
	uint32_t             packed_clear = 0;
	uint64_t             size         = 0;
	if (!ResolveComputeImageClear(input, group_x, group_y, group_z, mode, descriptor, packed_clear,
	                              size)) {
		return false;
	}
	auto& cache = command.GetContext().GetTextureCache();
	const bool image_cleared = cache.ClearImageFromBuffer(command, descriptor.Base48(), size,
	                                                      packed_clear);
	if (!image_cleared) {
		// Recognized metadata-fill shaders access DCC as an ordinary storage buffer and may run
		// before the render target is bound. TryConsumeDccFill either consumes registered state
		// or retains a PendingDcc fill while allowing the dispatch to run.
		const bool registered_metadata =
		    cache.TryConsumeDccFill(descriptor.Base48(), size, packed_clear);
		static std::atomic<uint32_t> logged_metadata_clears {0};
		if (logged_metadata_clears.fetch_add(1, std::memory_order_relaxed) < 32) {
			LOGF("GraphicsRenderDispatchDirect: %s metadata clear shader=0x%016" PRIx64
			     " addr=0x%016" PRIx64 " size=0x%016" PRIx64 " value=0x%08" PRIx32 "\n",
			     registered_metadata ? "tracked" : "deferred", input.stage.program->shader_hash,
			     descriptor.Base48(), size, packed_clear);
		}
		if (registered_metadata) {
			return true;
		}
		return false;
	}
	static std::atomic<uint32_t> logged_clears {0};
	if (logged_clears.fetch_add(1, std::memory_order_relaxed) < 32) {
		LOGF("GraphicsRenderDispatchDirect: compute image clear shader=0x%016" PRIx64
		     " addr=0x%016" PRIx64 " size=0x%016" PRIx64 " value=0x%08" PRIx32 "\n",
		     input.stage.program->shader_hash, descriptor.Base48(), size, packed_clear);
	}
	return true;
}

void RenderExecutor::DispatchDirect(uint64_t submit_id, CommandBuffer& buffer,
                                    uint32_t thread_group_x, uint32_t thread_group_y,
                                    uint32_t thread_group_z, uint32_t mode) {
	EXIT_IF(buffer.IsInvalid());
	m_context.GetCommandScheduler().PopPendingOperations();
	auto& ctx    = buffer.GetRegisters();
	auto& sh_ctx = buffer.GetShaders();

	buffer.SetDebugInfo(static_cast<uint32_t>(CommandBufferDebugOp::DispatchDirect), submit_id,
	                    thread_group_x, thread_group_y, thread_group_z, mode,
	                    sh_ctx.GetCs().cs_regs.data_addr);

	Common::LockGuard lock(m_context.GetMutex());
	if (sh_ctx.GetCs().cs_regs.data_addr == 0) {
		LOGF("GraphicsRenderDispatchDirect: temporary: ignoring dispatch with null CS shader, "
		     "groups=%ux%ux%u mode=%u\n",
		     thread_group_x, thread_group_y, thread_group_z, mode);
		return;
	}

	if (!ShaderAddressValid(sh_ctx.GetCs().cs_regs.data_addr)) {
		return;
	}

	constexpr uint32_t DISPATCH_INITIATOR_USE_THREAD_DIMENSIONS = 1u << 5u;
	constexpr uint32_t DISPATCH_INITIATOR_BASE_BITS             = 0x41u;
	constexpr uint32_t DISPATCH_INITIATOR_MODIFIER_BITS         = 0xa038u;
	constexpr uint32_t DISPATCH_INITIATOR_KNOWN_MASK =
	    DISPATCH_INITIATOR_BASE_BITS | DISPATCH_INITIATOR_MODIFIER_BITS;

	const uint32_t unknown_mode_bits = mode & ~DISPATCH_INITIATOR_KNOWN_MASK;
	if (unknown_mode_bits != 0) {
		static std::atomic<uint32_t> log_count {0};
		if (log_count.fetch_add(1, std::memory_order_relaxed) < 32) {
			LOGF("GraphicsRenderDispatchDirect: unknown dispatch initiator bits "
			     "mode=0x%08" PRIx32 " unknown=0x%08" PRIx32 " shader=0x%016" PRIx64
			     " groups=%ux%ux%u\n",
			     mode, unknown_mode_bits, sh_ctx.GetCs().cs_regs.data_addr, thread_group_x,
			     thread_group_y, thread_group_z);
		}
	}

	const auto& cs_regs = sh_ctx.GetCs();
	const auto& sh_regs = ctx.GetShaderRegisters();

	ShaderComputeInputInfo input_info {};
	const bool use_thread_dimensions = (mode & DISPATCH_INITIATOR_USE_THREAD_DIMENSIONS) != 0;
	input_info.dispatch_thread_dimensions = use_thread_dimensions;
	const auto compute_program =
	    m_context.GetPipelineCache().GetComputeProgram(cs_regs, sh_regs, input_info);
	if (use_thread_dimensions) {
		input_info.dispatch_threads_num[0]    = thread_group_x;
		input_info.dispatch_threads_num[1]    = thread_group_y;
		input_info.dispatch_threads_num[2]    = thread_group_z;
	}

	const uint32_t frame_num = static_cast<uint32_t>(m_context.GetGpu().GetFrameNum());
	const bool     large_workgroup =
	    (input_info.threads_num[0] * input_info.threads_num[1] * input_info.threads_num[2] >= 512);
	const auto& program   = *input_info.stage.program;
	const auto& resources = *input_info.stage.resources;
	if (TryConsumeComputeMetaClear(input_info, buffer)) {
		ResetBindings();
		return;
	}
	if (TryConsumeComputeImageClear(input_info, buffer, thread_group_x, thread_group_y,
	                                thread_group_z, mode)) {
		ResetBindings();
		return;
	}
	const auto sampled_images = std::count_if(
	    program.info.images.begin(), program.info.images.end(), [](const auto& image) {
		    return image.kind == ShaderRecompiler::IR::ResourceKind::Image ||
		           image.kind == ShaderRecompiler::IR::ResourceKind::ImageUint;
	    });
	const bool                   has_sampler = !program.info.samplers.empty();
	static std::atomic<uint32_t> dispatch_log_count {0};
	if ((large_workgroup || has_sampler) &&
	    dispatch_log_count.fetch_add(1, std::memory_order_relaxed) < 512) {
		LOGF("GraphicsRenderDispatchDirect: frame=%u shader=0x%016" PRIx64
		     " groups=%ux%ux%u mode=0x%08" PRIx32 " local=%ux%ux%u "
		     "buffers=%zu textures=%zu sampled=%zu storage=%zu samplers=%zu push=%u\n",
		     frame_num, sh_ctx.GetCs().cs_regs.data_addr, thread_group_x, thread_group_y,
		     thread_group_z, mode, input_info.threads_num[0], input_info.threads_num[1],
		     input_info.threads_num[2], program.info.buffers.size(), program.info.images.size(),
		     sampled_images, program.info.images.size() - sampled_images,
		     program.info.samplers.size(), program.bindings.push_constant_size);
		for (uint32_t i = 0; i < program.info.buffers.size(); i++) {
			const auto& buffer = program.info.buffers[i];
			const auto  r      = DecodeNativeDescriptor<ShaderBufferResource>(resources.buffers[i]);
			LOGF("  CS buffer[%u]: source=%u usage=%s addr=0x%012" PRIx64
			     " stride=%u records=%u format=%u\n",
			     i, buffer.source, buffer.written ? "read-write" : "read-only", r.Base48(),
			     r.Stride(), r.NumRecords(), r.RawFormat());
		}
		for (uint32_t i = 0; i < program.info.images.size(); i++) {
			const auto& image = program.info.images[i];
			const auto  r     = DecodeNativeDescriptor<ShaderTextureResource>(resources.images[i]);
			LOGF("  CS texture[%u]: source=%u usage=%s sampled=%s addr=0x%010" PRIx64
			     " type=%u fmt=%u extent=%ux%u depth=%u levels=%u tile=%u\n",
			     i, image.source, image.written ? "read-write" : "read-only",
			     (image.kind == ShaderRecompiler::IR::ResourceKind::Image ||
			      image.kind == ShaderRecompiler::IR::ResourceKind::ImageUint)
			         ? "true"
			         : "false",
			     r.Base40(), static_cast<uint32_t>(r.Type()), static_cast<uint32_t>(r.Format()),
			     static_cast<uint32_t>(r.Width5()) + 1u, static_cast<uint32_t>(r.Height5()) + 1u,
			     static_cast<uint32_t>(r.Depth()) + 1u,
			     r.Type() == Prospero::ImageType::kColor2DMsaa ||
			             r.Type() == Prospero::ImageType::kColor2DMsaaArray
			         ? 1u
			         : static_cast<uint32_t>(image.r128 ? r.LastLevel() : r.MaxMip()) + 1u,
			     static_cast<uint32_t>(r.TileMode()));
		}
		for (uint32_t i = 0; i < program.info.samplers.size(); i++) {
			const auto r = DecodeNativeDescriptor<ShaderSamplerResource>(resources.samplers[i]);
			LOGF("  CS sampler[%u]: source=%u clamp=%u/%u/%u filter=%u/%u/%u mip=%u "
			     "lod=%u-%u bias=%d\n",
			     i, program.info.samplers[i].source, static_cast<uint32_t>(r.ClampX()),
			     static_cast<uint32_t>(r.ClampY()), static_cast<uint32_t>(r.ClampZ()),
			     static_cast<uint32_t>(r.XyMagFilter()), static_cast<uint32_t>(r.XyMinFilter()),
			     static_cast<uint32_t>(r.ZFilter()), static_cast<uint32_t>(r.MipFilter()),
			     static_cast<uint32_t>(r.MinLod()), static_cast<uint32_t>(r.MaxLod()),
			     static_cast<int32_t>(r.LodBias()));
		}
	}

	if (use_thread_dimensions) {
		auto groups_from_threads = [](uint32_t threads, uint32_t group_size) {
			return (threads == 0
			            ? 0u
			            : (threads + std::max(group_size, 1u) - 1u) / std::max(group_size, 1u));
		};

		const uint32_t old_x = thread_group_x;
		const uint32_t old_y = thread_group_y;
		const uint32_t old_z = thread_group_z;
		thread_group_x       = groups_from_threads(thread_group_x, cs_regs.cs_regs.num_thread_x);
		thread_group_y       = groups_from_threads(thread_group_y, cs_regs.cs_regs.num_thread_y);
		thread_group_z       = groups_from_threads(thread_group_z, cs_regs.cs_regs.num_thread_z);

		static std::atomic<uint32_t> log_count {0};
		if (log_count.fetch_add(1, std::memory_order_relaxed) < 32) {
			LOGF("GraphicsRenderDispatchDirect: use-thread-dimensions %ux%ux%u / %ux%ux%u -> "
			     "groups %ux%ux%u\n",
			     old_x, old_y, old_z, std::max(cs_regs.cs_regs.num_thread_x, 1u),
			     std::max(cs_regs.cs_regs.num_thread_y, 1u),
			     std::max(cs_regs.cs_regs.num_thread_z, 1u), thread_group_x, thread_group_y,
			     thread_group_z);
		}
	}

	if (thread_group_x == 0 || thread_group_y == 0 || thread_group_z == 0) {
		static std::atomic<uint32_t> log_count {0};
		if (log_count.fetch_add(1, std::memory_order_relaxed) < 32) {
			LOGF("GraphicsRenderDispatchDirect: skipping zero-sized dispatch groups=%ux%ux%u "
			     "mode=0x%08" PRIx32 " shader=0x%016" PRIx64 "\n",
			     thread_group_x, thread_group_y, thread_group_z, mode,
			     sh_ctx.GetCs().cs_regs.data_addr);
		}
		return;
	}

	buffer.EndRendering();
	auto& pipeline =
	    m_context.GetPipelineCache().CreateComputePipeline(input_info, compute_program);
	auto bindings = PrepareBindings(input_info.stage);
	FindBuffers(bindings);
	if (program.info.uses_dma) {
		m_context.GetGpuResources().PrepareBda();
	}
	RebindBuffers(bindings);
	RebindImages(bindings);

	auto              vk_buffer        = buffer.Handle();
	PreparedBindings* descriptor_stage = &bindings;
	CommitBindings(buffer, vk::PipelineBindPoint::eCompute, pipeline,
	               std::span {&descriptor_stage, 1u});
	bool has_storage_writes = HasShaderBufferWrites(input_info.stage);
	has_storage_writes =
	    std::any_of(program.info.images.begin(), program.info.images.end(),
	                [](const auto& image) {
		                return image.written &&
		                       (image.kind == ShaderRecompiler::IR::ResourceKind::StorageImage ||
		                        image.kind == ShaderRecompiler::IR::ResourceKind::StorageImageUint);
	                }) ||
	    has_storage_writes;
	if (has_storage_writes) {
		// A host fence used to serialize every dispatch. Preserve its read-before-write ordering
		// while allowing the queue to execute asynchronously.
		ShaderWriteHazardBarrier(vk_buffer, vk::PipelineStageFlagBits::eComputeShader);
	}
	vk_buffer.bindPipeline(vk::PipelineBindPoint::eCompute, pipeline.pipeline);
	vk_buffer.dispatch(thread_group_x, thread_group_y, thread_group_z);

	// The removed host fence also ordered read-only dispatches before later writers.
	ShaderAccessBarrier(vk_buffer, vk::PipelineStageFlagBits::eComputeShader);
	ResetBindings();
}

} // namespace Libs::Graphics
