#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2432ae0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2452090 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x243f2e0 .functor NOT 1, L_0x2490dd0, C4<0>, C4<0>, C4<0>;
L_0x2442ac0 .functor XOR 1, L_0x2490980, L_0x2490ab0, C4<0>, C4<0>;
L_0x2490cc0 .functor XOR 1, L_0x2442ac0, L_0x2490bf0, C4<0>, C4<0>;
v0x247f0b0_0 .net *"_ivl_10", 0 0, L_0x2490bf0;  1 drivers
v0x247f1b0_0 .net *"_ivl_12", 0 0, L_0x2490cc0;  1 drivers
v0x247f290_0 .net *"_ivl_2", 0 0, L_0x24908e0;  1 drivers
v0x247f350_0 .net *"_ivl_4", 0 0, L_0x2490980;  1 drivers
v0x247f430_0 .net *"_ivl_6", 0 0, L_0x2490ab0;  1 drivers
v0x247f560_0 .net *"_ivl_8", 0 0, L_0x2442ac0;  1 drivers
v0x247f640_0 .var "clk", 0 0;
v0x247f6e0_0 .net "reset", 0 0, v0x247dd80_0;  1 drivers
v0x247f780_0 .var/2u "stats1", 159 0;
v0x247f8f0_0 .var/2u "strobe", 0 0;
v0x247f9b0_0 .net "tb_match", 0 0, L_0x2490dd0;  1 drivers
v0x247fa70_0 .net "tb_mismatch", 0 0, L_0x243f2e0;  1 drivers
v0x247fb30_0 .net "w", 0 0, v0x247de50_0;  1 drivers
v0x247fbd0_0 .net "z_dut", 0 0, v0x247ed50_0;  1 drivers
v0x247fc70_0 .net "z_ref", 0 0, L_0x2452b00;  1 drivers
L_0x24908e0 .concat [ 1 0 0 0], L_0x2452b00;
L_0x2490980 .concat [ 1 0 0 0], L_0x2452b00;
L_0x2490ab0 .concat [ 1 0 0 0], v0x247ed50_0;
L_0x2490bf0 .concat [ 1 0 0 0], L_0x2452b00;
L_0x2490dd0 .cmp/eeq 1, L_0x24908e0, L_0x2490cc0;
S_0x2452220 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2452090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x241aa40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x241aa80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x241aac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x241ab00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x241ab40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x241ab80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x2452b00 .functor OR 1, L_0x248fe80, L_0x2490130, C4<0>, C4<0>;
v0x2442cc0_0 .net *"_ivl_0", 31 0, L_0x247fd10;  1 drivers
L_0x7fb34d7ff0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2442d60_0 .net *"_ivl_11", 28 0, L_0x7fb34d7ff0a8;  1 drivers
L_0x7fb34d7ff0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x243f3f0_0 .net/2u *"_ivl_12", 31 0, L_0x7fb34d7ff0f0;  1 drivers
v0x247d090_0 .net *"_ivl_14", 0 0, L_0x2490130;  1 drivers
L_0x7fb34d7ff018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x247d150_0 .net *"_ivl_3", 28 0, L_0x7fb34d7ff018;  1 drivers
L_0x7fb34d7ff060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x247d280_0 .net/2u *"_ivl_4", 31 0, L_0x7fb34d7ff060;  1 drivers
v0x247d360_0 .net *"_ivl_6", 0 0, L_0x248fe80;  1 drivers
v0x247d420_0 .net *"_ivl_8", 31 0, L_0x248fff0;  1 drivers
v0x247d500_0 .net "clk", 0 0, v0x247f640_0;  1 drivers
v0x247d650_0 .var "next", 2 0;
v0x247d730_0 .net "reset", 0 0, v0x247dd80_0;  alias, 1 drivers
v0x247d7f0_0 .var "state", 2 0;
v0x247d8d0_0 .net "w", 0 0, v0x247de50_0;  alias, 1 drivers
v0x247d990_0 .net "z", 0 0, L_0x2452b00;  alias, 1 drivers
E_0x244d410 .event anyedge, v0x247d7f0_0, v0x247d8d0_0;
E_0x244c530 .event posedge, v0x247d500_0;
L_0x247fd10 .concat [ 3 29 0 0], v0x247d7f0_0, L_0x7fb34d7ff018;
L_0x248fe80 .cmp/eq 32, L_0x247fd10, L_0x7fb34d7ff060;
L_0x248fff0 .concat [ 3 29 0 0], v0x247d7f0_0, L_0x7fb34d7ff0a8;
L_0x2490130 .cmp/eq 32, L_0x248fff0, L_0x7fb34d7ff0f0;
S_0x247dad0 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x2452090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x247dcc0_0 .net "clk", 0 0, v0x247f640_0;  alias, 1 drivers
v0x247dd80_0 .var "reset", 0 0;
v0x247de50_0 .var "w", 0 0;
E_0x244c790/0 .event negedge, v0x247d500_0;
E_0x244c790/1 .event posedge, v0x247d500_0;
E_0x244c790 .event/or E_0x244c790/0, E_0x244c790/1;
S_0x247df50 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x2452090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
v0x247e240_0 .net *"_ivl_0", 31 0, L_0x24903c0;  1 drivers
L_0x7fb34d7ff1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x247e320_0 .net *"_ivl_11", 30 0, L_0x7fb34d7ff1c8;  1 drivers
L_0x7fb34d7ff210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x247e400_0 .net/2u *"_ivl_12", 31 0, L_0x7fb34d7ff210;  1 drivers
L_0x7fb34d7ff138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x247e4f0_0 .net *"_ivl_3", 30 0, L_0x7fb34d7ff138;  1 drivers
L_0x7fb34d7ff180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x247e5d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb34d7ff180;  1 drivers
v0x247e700_0 .net *"_ivl_8", 31 0, L_0x2490680;  1 drivers
v0x247e7e0_0 .net "clk", 0 0, v0x247f640_0;  alias, 1 drivers
v0x247e8d0_0 .net "next_state_w_high", 0 0, L_0x2490770;  1 drivers
v0x247e990_0 .net "next_state_w_low", 0 0, L_0x2490540;  1 drivers
v0x247eae0_0 .net "reset", 0 0, v0x247dd80_0;  alias, 1 drivers
v0x247eb80_0 .var "state", 2 0;
v0x247ec60_0 .net "w", 0 0, v0x247de50_0;  alias, 1 drivers
v0x247ed50_0 .var "z", 0 0;
E_0x242f9f0 .event anyedge, v0x247eb80_0;
L_0x24903c0 .concat [ 1 31 0 0], v0x247de50_0, L_0x7fb34d7ff138;
L_0x2490540 .cmp/eq 32, L_0x24903c0, L_0x7fb34d7ff180;
L_0x2490680 .concat [ 1 31 0 0], v0x247de50_0, L_0x7fb34d7ff1c8;
L_0x2490770 .cmp/eq 32, L_0x2490680, L_0x7fb34d7ff210;
S_0x247ee90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x2452090;
 .timescale -12 -12;
E_0x245e8b0 .event anyedge, v0x247f8f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x247f8f0_0;
    %nor/r;
    %assign/vec4 v0x247f8f0_0, 0;
    %wait E_0x245e8b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x247dad0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244c790;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x247de50_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x247dd80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2452220;
T_2 ;
    %wait E_0x244c530;
    %load/vec4 v0x247d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x247d7f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x247d650_0;
    %assign/vec4 v0x247d7f0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2452220;
T_3 ;
Ewait_0 .event/or E_0x244d410, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x247d7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x247d8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x247d650_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x247df50;
T_4 ;
    %wait E_0x244c530;
    %load/vec4 v0x247eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x247eb80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.11 ;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.15 ;
T_4.14 ;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.19 ;
T_4.18 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.23 ;
T_4.22 ;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.26;
T_4.25 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.27 ;
T_4.26 ;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x247e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.29, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
    %jmp T_4.30;
T_4.29 ;
    %load/vec4 v0x247e990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x247eb80_0, 0;
T_4.31 ;
T_4.30 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x247df50;
T_5 ;
    %wait E_0x242f9f0;
    %load/vec4 v0x247eb80_0;
    %cmpi/e 5, 0, 3;
    %jmp/1 T_5.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x247eb80_0;
    %cmpi/e 6, 0, 3;
    %flag_or 4, 8;
T_5.2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x247ed50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x247ed50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2452090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247f640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x247f8f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2452090;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x247f640_0;
    %inv;
    %store/vec4 v0x247f640_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2452090;
T_8 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x247dcc0_0, v0x247fa70_0, v0x247f640_0, v0x247f6e0_0, v0x247fb30_0, v0x247fc70_0, v0x247fbd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2452090;
T_9 ;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x247f780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2452090;
T_10 ;
    %wait E_0x244c790;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247f780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247f780_0, 4, 32;
    %load/vec4 v0x247f9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247f780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x247f780_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247f780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x247fc70_0;
    %load/vec4 v0x247fc70_0;
    %load/vec4 v0x247fbd0_0;
    %xor;
    %load/vec4 v0x247fc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247f780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x247f780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x247f780_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/m2014_q6/iter0/response21/top_module.sv";
