## 1. Wires

One module per file is recommended.

### Schematic

```verilog
module thruwire(i_sw, o_led);
  input		wire 		i_sw;
  output	wire 		o_led;
  assign 	o_led = i_sw;
endmodule
```

```
       +----------------------------+
       | FPGA                       |
       |                            |
       |                            |
       |                            |
  i_sw |                            | o_led
+----->---------------------------------->
       |                            |
       |                            |
       |                            |
       |                            |
       |                            |
       +----------------------------+
```
A very similar design would make a good first serial port test

```
+----------------------+                         +-------------------------+
| CPU                  |                         | FPGA                    |
|                      |                         |                         |
|                      |   uart_cpu_to_fpga      |                         |
|                      +------------------------>---------+                |
|                      |                         |        |                |
|                      |                         |        |                |
|                      |                         |        |                |
|                      |                         |        |                |
|                      |    uart_fpga_to_cpu     |        |                |
|                      <--------------------------<-------+                |
|                      |                         |                         |
|                      |                         |                         |
|                      |                         |                         |
+----------------------+                         +-------------------------+

```

```
                           +------------------------------------------------------------------------------------+
                           |                 FPGA Development Board                                             |
                           |                                                                                    |
+--------------------+     |    +----------------------+                         +-------------------------+    |
|                    |     |    | FTDI                 |                         | FPGA                    |    |
| CPU                |     |    | FT2232               |                         |                         |    |
|                    |     |    |                      |   uart_cpu_to_fpga      |                         |    |
|                    |     |    |                      +------------------------>---------+                |    |
|                    |     |    |                      |                         |        |                |    |
|                    |USB  |    |                      |                         |        |                |    |
|                    +----->    |                      |                         |        |                |    |
|                    <-----+    |                      |                         |        |                |    |
|                    |     |    |                      |    uart_fpga_to_cpu     |        |                |    |
|                    |     |    |                      <--------------------------<-------+                |    |
|                    |     |    |                      |                         |                         |    |
|                    |     |    |                      |        JTAG             |                         |    |
|                    |     |    |                      +------------------------->                         |    |
+--------------------+     |    +----------------------+                         +-------------------------+    |
                           |                                                                                    |
                           |                                                                                    |
                           +------------------------------------------------------------------------------------+

```



### Constraint File: maps your ports to the pins.

