Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1240
design__instance__area,8944.83
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0001068109559128061
power__switching__total,0.0000795366067904979
power__leakage__total,1.0953583817752133E-8
power__total,0.00018635852029547095
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2551891270527053
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2551891270527053
timing__hold__ws__corner:nom_tt_025C_1v80,0.3249758887307808
timing__setup__ws__corner:nom_tt_025C_1v80,77.71943664173513
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324976
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,81.821381
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26032529646563823
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26032529646563823
timing__hold__ws__corner:nom_ss_100C_1v60,0.8609811995937916
timing__setup__ws__corner:nom_ss_100C_1v60,63.1990833110271
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.860981
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,63.199081
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25401478861519544
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25401478861519544
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10793133359216334
timing__setup__ws__corner:nom_ff_n40C_1v95,78.46923688485177
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107931
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,88.787163
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.253346795157962
clock__skew__worst_setup,0.253346795157962
timing__hold__ws,0.10588241694227028
timing__setup__ws,62.8748768623853
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105882
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,62.874878
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 145.1 155.82
design__core__bbox,5.52 10.88 139.38 144.16
design__io,19
design__die__area,22609.5
design__core__area,17840.9
design__instance__count__stdcell,1240
design__instance__area__stdcell,8944.83
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.501368
design__instance__utilization__stdcell,0.501368
design__instance__count__class:inverter,36
design__instance__count__class:sequential_cell,72
design__instance__count__class:multi_input_combinational_cell,762
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1294
design__instance__count__class:tap_cell,255
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,17
design__io__hpwl,636199
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16720.6
design__violations,0
design__instance__count__class:timing_repair_buffer,99
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,48
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,983
route__net__special,2
route__drc_errors__iter:1,278
route__wirelength__iter:1,18432
route__drc_errors__iter:2,147
route__wirelength__iter:2,18328
route__drc_errors__iter:3,127
route__wirelength__iter:3,18311
route__drc_errors__iter:4,0
route__wirelength__iter:4,18259
route__drc_errors,0
route__wirelength,18259
route__vias,6712
route__vias__singlecut,6712
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,138.18
timing__unannotated_net__count__corner:nom_tt_025C_1v80,10
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,10
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,10
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2543894611410273
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2543894611410273
timing__hold__ws__corner:min_tt_025C_1v80,0.31893300014799275
timing__setup__ws__corner:min_tt_025C_1v80,77.746238314486
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318933
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,81.995499
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,10
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25900335387282997
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25900335387282997
timing__hold__ws__corner:min_ss_100C_1v60,0.8499223787550381
timing__setup__ws__corner:min_ss_100C_1v60,63.50818362067941
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.849922
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,63.508183
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,10
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.253346795157962
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.253346795157962
timing__hold__ws__corner:min_ff_n40C_1v95,0.10588241694227028
timing__setup__ws__corner:min_ff_n40C_1v95,78.4854159434026
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105882
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,88.901405
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,10
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25798428012970515
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25798428012970515
timing__hold__ws__corner:max_tt_025C_1v80,0.3302105904399359
timing__setup__ws__corner:max_tt_025C_1v80,77.69343788229837
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330211
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,81.647285
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,10
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2631826220337754
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2631826220337754
timing__hold__ws__corner:max_ss_100C_1v60,0.8703237821213898
timing__setup__ws__corner:max_ss_100C_1v60,62.8748768623853
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.870324
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,62.874878
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,10
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2571462837670179
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2571462837670179
timing__hold__ws__corner:max_ff_n40C_1v95,0.11028200886868382
timing__setup__ws__corner:max_ff_n40C_1v95,78.45291571774978
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110282
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,88.666389
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,10
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,10
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000137905
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000132675
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000308476
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000132675
design_powergrid__voltage__worst,0.000132675
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.000137905
design_powergrid__drop__worst__net:VPWR,0.000137905
design_powergrid__voltage__worst__net:VGND,0.000132675
design_powergrid__drop__worst__net:VGND,0.000132675
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000321000000000000009826341129670623786296346224844455718994140625
ir__drop__worst,0.000137999999999999993331722958345153529080562293529510498046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
