

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>AMBA AXI5lite</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="AMBA AXI5lite">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="AMBA AXI5lite" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="AMBAAXI5lite"
		  data-hnd-context="36"
		  data-hnd-title="AMBA AXI5lite"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="OutputsExports.html">Outputs/Exports</a></li><li><a href="RTL.html">RTL</a></li><li><a href="BusSupportinIDS.html">Bus Support in IDS</a></li><li><a href="AMBAAXI.html">AMBA-AXI</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AMBAAXI.html" title="AMBA-AXI" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="AMBAAXI4FULL.html" title="AMBA-AXI4FULL " role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="BusparityforAMBA5.html" title="Bus parity for AMBA5" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>AMBA AXI5lite</h2>

            <div class="main-content">
                
<p class="rvps14"><span class="rvts34">To enhance the capability of the IDSBatch tool, we are supporting the new bus AMBA-AXI5LITE. AXI5Lite is a simplified version of the AMBA (Advanced Microcontroller Bus Architecture) AXI (Advanced eXtensible Interface) protocol. It is designed for simple and low-complexity systems, providing a streamlined interface for efficient communication between IP (Intellectual Property) blocks in a SoC (System-on-Chip) design.AXI5Lite specifies a subset of the full AXI protocol, with fewer features and reduced complexity. It simplifies the interconnect requirements and is commonly used for lightweight peripherals or control interfaces within a system.&nbsp;</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts35">SystemRDL</span></p>
<p class="rvps14"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap chip_n {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;name = "chip_n Address Map";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;addrmap Block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;name&nbsp; = "Block1 Address Map";</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1 {&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = na;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F1[31:0] = 32'h0;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Reg1 Reg1 @0x0;</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;Block1&nbsp; Block1 @0x0;&nbsp;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps14"><span class="rvts35">Command Line:</span></p>
<p class="rvps14"><span class="rvts34"><br/></span></p>
<p class="rvps14"><span class="rvts34">idsbatch &lt;input_format&gt; -bus axi5lite</span><span class="rvts35"> </span><span class="rvts34">-dir ids&nbsp;</span></p>
<p class="rvps14"><span class="rvts29"><br/></span></p>
<p class="rvps14"><span class="rvts35">AMBA AXI5lite in Verilog:&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">module chip_n_ids #(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter chip_offset = 'h0,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter Block1_ids_offset =chip_offset + 'h0,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width = 2</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//AXI5LITE signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aclk, &nbsp; // Bus clock</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aresetn, &nbsp; // Reset</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] awaddr, &nbsp; // Write address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input awvalid, &nbsp; // Write address valid : This signal indicates that write address is valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output awready, &nbsp; // Write address ready : This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] awprot, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] </span><span class="rvts373">awid</span><span class="rvts370">, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width-1 : 0] wdata, &nbsp; // Write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input wvalid, &nbsp; // Write valid &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that valid write data and strobes are available</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output wready, &nbsp; // Write ready &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that the slave can accept the write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width/8 - 1 : 0] wstrb, &nbsp; // Write Strobes</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] bresp, &nbsp; // Write Response</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input bready, &nbsp; // Response Ready</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] </span><span class="rvts373">bid</span><span class="rvts370">, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output bvalid, &nbsp; // Response valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] araddr, &nbsp; // Read &nbsp;address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] </span><span class="rvts373">arid</span><span class="rvts370">, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input arvalid, &nbsp; // Read address valid &nbsp;: This signal indicates that the read address is valid and will remain stable until ARREADY is high</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output arready, &nbsp; // Read address ready &nbsp;: This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] arprot, &nbsp; // Read Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [bus_width-1 : 0] rdata, &nbsp; // Read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] </span><span class="rvts373">rid</span><span class="rvts370">, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output rvalid, &nbsp; // Read valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the required read data is available and the read transfer can complete</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input rready, &nbsp; // Read ready &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the master can accept the read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] rresp</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; );</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;Block1_ids #(.addr_width(addr_width), .block_offset(Block1_ids_offset)) Block1_idsinst(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.aclk(aclk),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .aresetn(aresetn),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .awaddr(awaddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .awvalid(awvalid &amp; ~(&amp;bresp_ff &amp; ~(bready &amp; bvalid))),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .awready(Block1_ids_awready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .awprot(awprot),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .awid(awid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .wdata(wdata),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .wvalid(wvalid &amp; ~(&amp;bresp_ff &amp; ~(bready &amp; bvalid))),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .wready(Block1_ids_wready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .wstrb(wstrb),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .bresp(Block1_ids_bresp),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .bready(bready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .bid(bid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .bvalid(Block1_ids_bvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .araddr(araddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .arid(arid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .arvalid(arvalid &amp; &nbsp;~rd_error &nbsp;&amp; ~(&amp;rresp_ff &amp; ~rready)),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .arready(Block1_ids_arready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .arprot(arprot),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .rdata(Block1_ids_rdata),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .rvalid(Block1_ids_rvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .rready(rready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .rid(rid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; .rresp(Block1_ids_rresp));</span></p>
<p class="rvps12"><span class="rvts430">&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts430">&nbsp;&nbsp;.</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts430">endmodule</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;…</span></p>
<p class="rvps12"><span class="rvts370">module Block1_ids#(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width = 2,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter block_size = 'h4,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter [addr_width-1 : 0] block_offset = {(addr_width){1'b0}}</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;)</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;//AXI5LITE signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aclk, &nbsp; // Bus clock</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aresetn, &nbsp; // Reset</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] awaddr, &nbsp; // Write address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input awvalid, &nbsp; // Write address valid : This signal indicates that write address is valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output awready, &nbsp; // Write address ready : This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] awprot, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] awid, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width-1 : 0] wdata, &nbsp; // Write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input wvalid, &nbsp; // Write valid &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that valid write data and strobes are available</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output wready, &nbsp; // Write ready &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that the slave can accept the write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width/8 - 1 : 0] wstrb, &nbsp; // Write Strobes</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] bresp, &nbsp; // Write Response</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input bready, &nbsp; // Response Ready</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] bid, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output bvalid, &nbsp; // Response valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] araddr, &nbsp; // Read &nbsp;address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] arid, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input arvalid, &nbsp; // Read address valid &nbsp;: This signal indicates that the read address is valid and will remain stable until ARREADY is high</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output arready, &nbsp; // Read address ready &nbsp;: This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] arprot, &nbsp; // Read Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [bus_width-1 : 0] rdata, &nbsp; // Read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] rid, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output rvalid, &nbsp; // Read valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the required read data is available and the read transfer can complete</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input rready, &nbsp; // Read ready &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the master can accept the read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] rresp</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; );</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">axi5lite_widget # (.addr_width(addr_width), .bus_width(bus_width) )axi (</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .aclk(aclk),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .aresetn(aresetn),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awaddr(awaddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awvalid(awvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awready(awready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awprot(awprot),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awid(awid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wdata(wdata),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wvalid(wvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wready(wready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wstrb(wstrb),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .bresp(bresp),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .bready(bready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .bvalid(bvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .bid(bid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .araddr(araddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .arvalid(arvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .arready(arready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .arid(arid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .arprot(arprot),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .arprot_i(arprot_i),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .awprot_i(awprot_i),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rdata(rdata),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rvalid(rvalid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rready(rready),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rresp(rresp),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rid(rid),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .clk(clk),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .reset_l(reset_l),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .request(request),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_stb(wr_stb),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_stb(rd_stb),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data(rd_data),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_data(wr_data),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_wait(rd_wait),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .address(address),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_data_vld(rd_data_vld),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .raddress(raddress),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_error(wr_error),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_error(rd_error),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_decode_error(wr_decode_error),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_decode_error(rd_decode_error),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .wr_slave_select(wr_slave_select),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .rd_slave_select(rd_slave_select),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slvwaddr(slvwaddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .slvraddr(slvraddr),</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; .byte_enb(byte_enb));</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; // end widget</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps12"><span class="rvts370">endmodule</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts35">Aggregation Logic:</span></p>
<p class="rvps2"><span class="rvts29"><br/></span></p>
<p class="rvps12"><span class="rvts370">module ids_chip_n_axi_aggregation(</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;//AXI5LITE signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; aclk, &nbsp; // Bus clock</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; aresetn, &nbsp; // Reset</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; awaddr, &nbsp; // Write address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; awvalid, &nbsp; // Write address valid : This signal indicates that write address is valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; awready, &nbsp; // Write address ready : This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; awprot, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; awid, &nbsp; // Write address ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; wdata, &nbsp; // Write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; wvalid, &nbsp; // Write valid &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that valid write data and strobes are available</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; wready, &nbsp; // Write ready &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that the slave can accept the write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; wstrb, &nbsp; // Write Strobes</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; bresp, &nbsp; // Write Response</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; bready, &nbsp; // Response Ready</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; bvalid, &nbsp; // Response valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; bid, &nbsp; // Write Response ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; araddr, &nbsp; // Read &nbsp;address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; arvalid, &nbsp; // Read address valid &nbsp;: This signal indicates that the read address is valid and will remain stable until ARREADY is high</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; arready, &nbsp; // Read address ready &nbsp;: This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; arprot, &nbsp; // Read Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; arid, &nbsp; // Read address ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; rdata, &nbsp; // Read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; rvalid, &nbsp; // Read valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the required read data is available and the read transfer can complete</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; rready, &nbsp; // Read ready &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the master can accept the read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; rid, &nbsp; // Read ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; rresp,</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; // Block1 BUS SIGNALS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; //AXI5LITE signals</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_aclk, &nbsp; // Bus clock</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_aresetn, &nbsp; // Reset</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_awaddr, &nbsp; // Write address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_awvalid, &nbsp; // Write address valid : This signal indicates that write address is valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_awready, &nbsp; // Write address ready : This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_awprot, &nbsp; // Write Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_awid, &nbsp; // Write address ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_wdata, &nbsp; // Write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_wvalid, &nbsp; // Write valid &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that valid write data and strobes are available</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_wready, &nbsp; // Write ready &nbsp; &nbsp; &nbsp; &nbsp; : This signal indicates that the slave can accept the write data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_wstrb, &nbsp; // Write Strobes</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_bresp, &nbsp; // Write Response</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_bready, &nbsp; // Response Ready</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_bvalid, &nbsp; // Response valid</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_bid, &nbsp; // Write Response ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_araddr, &nbsp; // Read &nbsp;address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_arvalid, &nbsp; // Read address valid &nbsp;: This signal indicates that the read address is valid and will remain stable until ARREADY is high</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_arready, &nbsp; // Read address ready &nbsp;: This signal indicates that the slave is ready to accept an address</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_arprot, &nbsp; // Read Protection Type</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_arid, &nbsp; // Read address ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_rdata, &nbsp; // Read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_rvalid, &nbsp; // Read valid &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the required read data is available and the read transfer can complete</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_rready, &nbsp; // Read ready &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;: This signal indicates that the master can accept the read data</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_rid, &nbsp; // Read ID</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; Block1_ids_rresp</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; );</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// PARAMETERS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter bus_width = 32;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter addr_width = 2;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;parameter Block1_addr_width =2;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aclk;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input aresetn;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] awaddr;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input awvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output awready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] awprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] awid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width-1 : 0] wdata;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input wvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output wready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width/8 - 1 : 0] wstrb;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] bresp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input bready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output bvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] bid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [addr_width-1 : 0] araddr;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input arvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output arready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [2 : 0] arprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] arid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [bus_width-1 : 0] rdata;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output rvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input rready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [1 : 0] rresp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0] rid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; // Block1 SIGNALS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_aclk;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_aresetn;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [Block1_addr_width-1 : 0] Block1_ids_awaddr;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_awvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input Block1_ids_awready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [2 : 0]Block1_ids_awprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [bus_width-1 : 0] Block1_ids_wdata;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_wvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input Block1_ids_wready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [bus_width/8-1 : 0] Block1_ids_wstrb;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [1 : 0]Block1_ids_bresp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_bready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input Block1_ids_bvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [Block1_addr_width-1 : 0] Block1_ids_araddr;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_arvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input Block1_ids_arready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [2 : 0]Block1_ids_arprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [bus_width-1 : 0] Block1_ids_rdata;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input Block1_ids_rvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output Block1_ids_rready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [1 : 0]Block1_ids_rresp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [4 : 0]Block1_ids_awid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0]Block1_ids_bid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; output [4 : 0]Block1_ids_arid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; input [4 : 0]Block1_ids_rid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370"> &nbsp;.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts370">.</span><span class="rvts370"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;// Block1 ASSIGN STATEMENTS</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_aclk = aclk;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_aresetn = aresetn;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_awaddr = awaddr[Block1_addr_width-1 : 0];</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_awvalid = awvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_awprot = awprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_wdata = wdata;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_wvalid = wvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_wstrb = wstrb;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_bready = bready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_araddr = araddr[Block1_addr_width-1 : 0];</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_arvalid = arvalid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_arprot = arprot;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_rready = rready;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_awid = awid;</span></p>
<p class="rvps12"><span class="rvts370">&nbsp; &nbsp; assign Block1_ids_arid = arid;</span></p>
<p class="rvps12"><span class="rvts370">endmodule</span></p>
<p class="rvps12"><span class="rvts34"><br/></span></p>
<p class="rvps12"><span class="rvts35">Note:</span><span class="rvts34"> This option is currently provided in IDS-NG configuration only.</span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com">Easy EPub and documentation editor</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

