Loading plugins phase: Elapsed time ==> 0s.916ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.266ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.118ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Symphonius.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 Symphonius.v -verilog
======================================================================

======================================================================
Compiling:  Symphonius.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 Symphonius.v -verilog
======================================================================

======================================================================
Compiling:  Symphonius.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 -verilog Symphonius.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 05 17:08:05 2020


======================================================================
Compiling:  Symphonius.v
Program  :   vpp
Options  :    -yv2 -q10 Symphonius.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 05 17:08:05 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Symphonius.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Symphonius.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 -verilog Symphonius.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 05 17:08:05 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\codegentemp\Symphonius.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\codegentemp\Symphonius.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Symphonius.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 -verilog Symphonius.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 05 17:08:06 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\codegentemp\Symphonius.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\codegentemp\Symphonius.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_727
	\LabVIEW_UART:BUART:reset_sr\
	Net_22
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_17
	\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:lt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:eq\
	\LabVIEW_UART:BUART:sRX:MODULE_5:gt\
	\LabVIEW_UART:BUART:sRX:MODULE_5:gte\
	\LabVIEW_UART:BUART:sRX:MODULE_5:lte\
	Net_28
	Net_29
	Net_30
	Net_31
	Net_32
	Net_33
	Net_34
	Net_38
	\ByteCounter:Net_49\
	\ByteCounter:Net_82\
	\ByteCounter:Net_95\
	\ByteCounter:Net_91\
	\ByteCounter:Net_102\
	\ByteCounter:CounterUDB:ctrl_cmod_2\
	\ByteCounter:CounterUDB:ctrl_cmod_1\
	\ByteCounter:CounterUDB:ctrl_cmod_0\
	\ByteCounter:CounterUDB:reload_tc\
	Net_48
	Net_49
	Net_50
	Net_51
	Net_52
	Net_53
	Net_54
	Net_109
	\LEDPWM:PWMUDB:km_run\
	\LEDPWM:PWMUDB:ctrl_cmpmode2_2\
	\LEDPWM:PWMUDB:ctrl_cmpmode2_1\
	\LEDPWM:PWMUDB:ctrl_cmpmode2_0\
	\LEDPWM:PWMUDB:ctrl_cmpmode1_2\
	\LEDPWM:PWMUDB:ctrl_cmpmode1_1\
	\LEDPWM:PWMUDB:ctrl_cmpmode1_0\
	\LEDPWM:PWMUDB:capt_rising\
	\LEDPWM:PWMUDB:capt_falling\
	\LEDPWM:PWMUDB:trig_rise\
	\LEDPWM:PWMUDB:trig_fall\
	\LEDPWM:PWMUDB:sc_kill\
	\LEDPWM:PWMUDB:min_kill\
	\LEDPWM:PWMUDB:km_tc\
	\LEDPWM:PWMUDB:db_tc\
	\LEDPWM:PWMUDB:dith_sel\
	\LEDPWM:Net_101\
	\LEDPWM:Net_96\
	Net_1051
	\LEDPWM:PWMUDB:MODULE_6:b_31\
	\LEDPWM:PWMUDB:MODULE_6:b_30\
	\LEDPWM:PWMUDB:MODULE_6:b_29\
	\LEDPWM:PWMUDB:MODULE_6:b_28\
	\LEDPWM:PWMUDB:MODULE_6:b_27\
	\LEDPWM:PWMUDB:MODULE_6:b_26\
	\LEDPWM:PWMUDB:MODULE_6:b_25\
	\LEDPWM:PWMUDB:MODULE_6:b_24\
	\LEDPWM:PWMUDB:MODULE_6:b_23\
	\LEDPWM:PWMUDB:MODULE_6:b_22\
	\LEDPWM:PWMUDB:MODULE_6:b_21\
	\LEDPWM:PWMUDB:MODULE_6:b_20\
	\LEDPWM:PWMUDB:MODULE_6:b_19\
	\LEDPWM:PWMUDB:MODULE_6:b_18\
	\LEDPWM:PWMUDB:MODULE_6:b_17\
	\LEDPWM:PWMUDB:MODULE_6:b_16\
	\LEDPWM:PWMUDB:MODULE_6:b_15\
	\LEDPWM:PWMUDB:MODULE_6:b_14\
	\LEDPWM:PWMUDB:MODULE_6:b_13\
	\LEDPWM:PWMUDB:MODULE_6:b_12\
	\LEDPWM:PWMUDB:MODULE_6:b_11\
	\LEDPWM:PWMUDB:MODULE_6:b_10\
	\LEDPWM:PWMUDB:MODULE_6:b_9\
	\LEDPWM:PWMUDB:MODULE_6:b_8\
	\LEDPWM:PWMUDB:MODULE_6:b_7\
	\LEDPWM:PWMUDB:MODULE_6:b_6\
	\LEDPWM:PWMUDB:MODULE_6:b_5\
	\LEDPWM:PWMUDB:MODULE_6:b_4\
	\LEDPWM:PWMUDB:MODULE_6:b_3\
	\LEDPWM:PWMUDB:MODULE_6:b_2\
	\LEDPWM:PWMUDB:MODULE_6:b_1\
	\LEDPWM:PWMUDB:MODULE_6:b_0\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_31\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_30\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_29\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_28\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_27\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_26\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_25\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:a_24\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_31\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_30\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_29\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_28\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_27\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_26\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_25\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_24\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_23\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_22\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_21\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_20\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_19\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_18\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_17\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_16\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_15\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_14\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_13\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_12\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_11\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_10\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_9\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_8\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_7\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_6\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_5\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_4\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_3\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_2\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_1\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:b_0\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_31\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_30\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_29\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_28\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_27\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_26\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_25\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_24\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_23\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_22\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_21\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_20\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_19\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_18\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_17\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_16\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_15\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_14\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_13\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_12\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_11\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_10\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_9\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_8\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_7\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_6\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_5\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_4\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_3\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_2\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1058
	Net_1052
	Net_1050
	\LEDPWM:Net_113\
	\LEDPWM:Net_107\
	\LEDPWM:Net_114\
	\SpeakerPWM:PWMUDB:km_run\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode2_2\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode2_1\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode2_0\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode1_2\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode1_1\
	\SpeakerPWM:PWMUDB:ctrl_cmpmode1_0\
	\SpeakerPWM:PWMUDB:capt_rising\
	\SpeakerPWM:PWMUDB:capt_falling\
	\SpeakerPWM:PWMUDB:trig_rise\
	\SpeakerPWM:PWMUDB:trig_fall\
	\SpeakerPWM:PWMUDB:sc_kill\
	\SpeakerPWM:PWMUDB:min_kill\
	\SpeakerPWM:PWMUDB:km_tc\
	\SpeakerPWM:PWMUDB:db_tc\
	\SpeakerPWM:PWMUDB:dith_sel\
	\SpeakerPWM:Net_101\
	\SpeakerPWM:Net_96\
	Net_1652
	\SpeakerPWM:PWMUDB:MODULE_7:b_31\
	\SpeakerPWM:PWMUDB:MODULE_7:b_30\
	\SpeakerPWM:PWMUDB:MODULE_7:b_29\
	\SpeakerPWM:PWMUDB:MODULE_7:b_28\
	\SpeakerPWM:PWMUDB:MODULE_7:b_27\
	\SpeakerPWM:PWMUDB:MODULE_7:b_26\
	\SpeakerPWM:PWMUDB:MODULE_7:b_25\
	\SpeakerPWM:PWMUDB:MODULE_7:b_24\
	\SpeakerPWM:PWMUDB:MODULE_7:b_23\
	\SpeakerPWM:PWMUDB:MODULE_7:b_22\
	\SpeakerPWM:PWMUDB:MODULE_7:b_21\
	\SpeakerPWM:PWMUDB:MODULE_7:b_20\
	\SpeakerPWM:PWMUDB:MODULE_7:b_19\
	\SpeakerPWM:PWMUDB:MODULE_7:b_18\
	\SpeakerPWM:PWMUDB:MODULE_7:b_17\
	\SpeakerPWM:PWMUDB:MODULE_7:b_16\
	\SpeakerPWM:PWMUDB:MODULE_7:b_15\
	\SpeakerPWM:PWMUDB:MODULE_7:b_14\
	\SpeakerPWM:PWMUDB:MODULE_7:b_13\
	\SpeakerPWM:PWMUDB:MODULE_7:b_12\
	\SpeakerPWM:PWMUDB:MODULE_7:b_11\
	\SpeakerPWM:PWMUDB:MODULE_7:b_10\
	\SpeakerPWM:PWMUDB:MODULE_7:b_9\
	\SpeakerPWM:PWMUDB:MODULE_7:b_8\
	\SpeakerPWM:PWMUDB:MODULE_7:b_7\
	\SpeakerPWM:PWMUDB:MODULE_7:b_6\
	\SpeakerPWM:PWMUDB:MODULE_7:b_5\
	\SpeakerPWM:PWMUDB:MODULE_7:b_4\
	\SpeakerPWM:PWMUDB:MODULE_7:b_3\
	\SpeakerPWM:PWMUDB:MODULE_7:b_2\
	\SpeakerPWM:PWMUDB:MODULE_7:b_1\
	\SpeakerPWM:PWMUDB:MODULE_7:b_0\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_31\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_30\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_29\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_28\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_27\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_26\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_25\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_24\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_31\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_30\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_29\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_28\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_27\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_26\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_25\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_24\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_23\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_22\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_21\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_20\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_19\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_18\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_17\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_16\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_15\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_14\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_13\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_12\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_11\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_10\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_9\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_8\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_7\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_6\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_5\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_4\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_3\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_2\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_1\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:b_0\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_31\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_30\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_29\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_28\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_27\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_26\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_25\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_24\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_23\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_22\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_21\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_20\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_19\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_18\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_17\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_16\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_15\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_14\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_13\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_12\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_11\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_10\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_9\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_8\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_7\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_6\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_5\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_4\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_3\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_2\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1659
	Net_1653
	Net_1651
	\SpeakerPWM:Net_113\
	\SpeakerPWM:Net_107\
	\SpeakerPWM:Net_114\
	Net_1523
	\SpeakerClockConverter:Net_89\
	\SpeakerClockConverter:Net_95\
	\SpeakerClockConverter:Net_102\
	Net_1250

    Synthesized names
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_31\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_30\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_29\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_28\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_27\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_26\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_25\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_24\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_23\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_22\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_21\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_20\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_19\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_18\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_17\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_16\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_15\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_14\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_13\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_12\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_11\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_10\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_9\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_8\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_7\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_6\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_5\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_4\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_3\
	\LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_2\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_31\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_30\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_29\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_28\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_27\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_26\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_25\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_24\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_23\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_22\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_21\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_20\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_19\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_18\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_17\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_16\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_15\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_14\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_13\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_12\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_11\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_10\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_9\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_8\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_7\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_6\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_5\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_4\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_3\
	\SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_2\

Deleted 325 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing \LEDDuration:Net_260\ to zero
Aliasing Net_721 to zero
Aliasing \LEDDuration:Net_102\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:tx_hd_send_break\ to zero
Aliasing \LabVIEW_UART:BUART:HalfDuplexSend\ to zero
Aliasing \LabVIEW_UART:BUART:FinalParityType_1\ to zero
Aliasing \LabVIEW_UART:BUART:FinalParityType_0\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \LabVIEW_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \LabVIEW_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_6\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_5\ to zero
Aliasing \LabVIEW_UART:BUART:tx_status_4\ to zero
Aliasing \LabVIEW_UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_1\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_0\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_1\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_0\ to \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \LabVIEW_UART:BUART:rx_status_1\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LED_net_0
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LED_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__LED_net_0
Aliasing \UARTReset:clk\ to zero
Aliasing \UARTReset:rst\ to zero
Aliasing \ByteCounter:Net_89\ to tmpOE__LED_net_0
Aliasing \ByteCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ByteCounter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ByteCounter:CounterUDB:capt_rising\ to zero
Aliasing \ByteCountReset:clk\ to zero
Aliasing \ByteCountReset:rst\ to zero
Aliasing \NoteTimer:Net_260\ to zero
Aliasing Net_76 to zero
Aliasing \NoteTimer:Net_102\ to tmpOE__LED_net_0
Aliasing \LEDPWM:PWMUDB:hwCapture\ to zero
Aliasing \LEDPWM:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing \LEDPWM:PWMUDB:runmode_enable\\R\ to zero
Aliasing \LEDPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LEDPWM:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \LEDPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LEDPWM:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \LEDPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LEDPWM:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \LEDPWM:PWMUDB:dith_count_1\\R\ to zero
Aliasing \LEDPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LEDPWM:PWMUDB:dith_count_0\\R\ to zero
Aliasing \LEDPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LEDPWM:PWMUDB:reset\ to zero
Aliasing \LEDPWM:PWMUDB:status_6\ to zero
Aliasing \LEDPWM:PWMUDB:status_4\ to zero
Aliasing \LEDPWM:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \LEDPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LEDPWM:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \LEDPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LEDPWM:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \LEDPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LEDPWM:PWMUDB:cs_addr_0\ to zero
Aliasing \LEDPWM:PWMUDB:pwm_temp\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \SpeakerPWM:PWMUDB:hwCapture\ to zero
Aliasing \SpeakerPWM:PWMUDB:trig_out\ to tmpOE__LED_net_0
Aliasing Net_1142 to zero
Aliasing \SpeakerPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:ltch_kill_reg\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:min_kill_reg\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:final_kill\ to tmpOE__LED_net_0
Aliasing \SpeakerPWM:PWMUDB:dith_count_1\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:dith_count_0\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:status_6\ to zero
Aliasing \SpeakerPWM:PWMUDB:status_4\ to zero
Aliasing \SpeakerPWM:PWMUDB:cmp1_status_reg\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:cmp2_status_reg\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:final_kill_reg\\R\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \SpeakerPWM:PWMUDB:cs_addr_0\ to \SpeakerPWM:PWMUDB:runmode_enable\\R\
Aliasing \SpeakerPWM:PWMUDB:pwm_temp\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LED_net_0
Aliasing \SpeakerClockConverter:Net_82\ to zero
Aliasing \SpeakerClockConverter:Net_91\ to zero
Aliasing Net_1160 to zero
Aliasing tmpOE__Speaker_net_0 to tmpOE__LED_net_0
Aliasing Net_12 to zero
Aliasing \SpeakerTimer:Net_260\ to zero
Aliasing \SpeakerTimer:Net_102\ to tmpOE__LED_net_0
Aliasing Net_18D to zero
Aliasing \LabVIEW_UART:BUART:rx_break_status\\D\ to zero
Aliasing \ByteCounter:CounterUDB:prevCapture\\D\ to zero
Aliasing \ByteCounter:CounterUDB:cmp_out_reg_i\\D\ to \ByteCounter:CounterUDB:prevCompare\\D\
Aliasing \LEDPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \LEDPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LEDPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LEDPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \LEDPWM:PWMUDB:tc_i_reg\\D\ to \LEDPWM:PWMUDB:status_2\
Aliasing \SpeakerPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \SpeakerPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \SpeakerPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \SpeakerPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LED_net_0
Aliasing \SpeakerPWM:PWMUDB:tc_i_reg\\D\ to \SpeakerPWM:PWMUDB:status_2\
Removing Rhs of wire Net_792[2] = \LEDPWM:PWMUDB:pwm1_i_reg\[607]
Removing Lhs of wire one[7] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDDuration:Net_260\[11] = zero[6]
Removing Lhs of wire \LEDDuration:Net_266\[12] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_721[13] = zero[6]
Removing Rhs of wire Net_722[17] = \LEDDuration:Net_57\[16]
Removing Lhs of wire \LEDDuration:Net_102\[19] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:Net_61\[22] = \LabVIEW_UART:Net_9\[21]
Removing Rhs of wire Net_20[26] = \UARTReset:control_out_0\[321]
Removing Rhs of wire Net_20[26] = \UARTReset:control_0\[344]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_hd_send_break\[27] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:HalfDuplexSend\[28] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalParityType_1\[29] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalParityType_0\[30] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_2\[31] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_1\[32] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:FinalAddrMode_0\[33] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_ctrl_mark\[34] = zero[6]
Removing Rhs of wire Net_23[41] = \LabVIEW_UART:BUART:rx_interrupt_out\[42]
Removing Rhs of wire \LabVIEW_UART:BUART:tx_bitclk_enable_pre\[46] = \LabVIEW_UART:BUART:tx_bitclk_dp\[82]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_counter_tc\[92] = \LabVIEW_UART:BUART:tx_counter_dp\[83]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_6\[93] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_5\[94] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_4\[95] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_1\[97] = \LabVIEW_UART:BUART:tx_fifo_empty\[60]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_status_3\[99] = \LabVIEW_UART:BUART:tx_fifo_notfull\[59]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_count7_bit8_wire\[159] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[167] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[178]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[169] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[179]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[170] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[195]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[171] = \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[209]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[172] = \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\[173]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_1\[173] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[174] = \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\[175]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN1_0\[175] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[181] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[182] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[183] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_1\[184] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[185] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN2_0\[186] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[187] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[188] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[189] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[190] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[191] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[192] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[197] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_1\[198] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[199] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODIN3_0\[200] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[201] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[202] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[203] = \LabVIEW_UART:BUART:pollcount_1\[165]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[204] = \LabVIEW_UART:BUART:pollcount_0\[168]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[205] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[206] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_1\[213] = zero[6]
Removing Rhs of wire \LabVIEW_UART:BUART:rx_status_2\[214] = \LabVIEW_UART:BUART:rx_parity_error_status\[215]
Removing Rhs of wire \LabVIEW_UART:BUART:rx_status_3\[216] = \LabVIEW_UART:BUART:rx_stop_bit_error\[217]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[227] = \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[276]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[231] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xneq\[298]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[232] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[233] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[234] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[235] = \LabVIEW_UART:BUART:sRX:MODIN4_6\[236]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_6\[236] = \LabVIEW_UART:BUART:rx_count_6\[154]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[237] = \LabVIEW_UART:BUART:sRX:MODIN4_5\[238]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_5\[238] = \LabVIEW_UART:BUART:rx_count_5\[155]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[239] = \LabVIEW_UART:BUART:sRX:MODIN4_4\[240]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_4\[240] = \LabVIEW_UART:BUART:rx_count_4\[156]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[241] = \LabVIEW_UART:BUART:sRX:MODIN4_3\[242]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODIN4_3\[242] = \LabVIEW_UART:BUART:rx_count_3\[157]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[243] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[244] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[245] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[246] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[247] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[248] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[249] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[250] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[251] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[252] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[253] = \LabVIEW_UART:BUART:rx_count_6\[154]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[254] = \LabVIEW_UART:BUART:rx_count_5\[155]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[255] = \LabVIEW_UART:BUART:rx_count_4\[156]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[256] = \LabVIEW_UART:BUART:rx_count_3\[157]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[257] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[258] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[259] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[260] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[261] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[262] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[263] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[278] = \LabVIEW_UART:BUART:rx_postpoll\[113]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[279] = \LabVIEW_UART:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[280] = \LabVIEW_UART:BUART:rx_postpoll\[113]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[281] = \LabVIEW_UART:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[282] = \LabVIEW_UART:BUART:rx_postpoll\[113]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[283] = \LabVIEW_UART:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[285] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[286] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Lhs of wire \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[287] = \LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Lhs of wire tmpOE__Rx_1_net_0[309] = tmpOE__LED_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[314] = tmpOE__LED_net_0[1]
Removing Lhs of wire \UARTReset:clk\[319] = zero[6]
Removing Lhs of wire \UARTReset:rst\[320] = zero[6]
Removing Rhs of wire Net_41[346] = \ByteCounter:Net_43\[347]
Removing Lhs of wire \ByteCounter:Net_89\[351] = tmpOE__LED_net_0[1]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_capmode_1\[361] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_capmode_0\[362] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:ctrl_enable\[374] = \ByteCounter:CounterUDB:control_7\[366]
Removing Lhs of wire \ByteCounter:CounterUDB:capt_rising\[376] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:capt_falling\[377] = \ByteCounter:CounterUDB:prevCapture\[375]
Removing Rhs of wire Net_37[381] = \ByteCountReset:control_out_0\[448]
Removing Rhs of wire Net_37[381] = \ByteCountReset:control_0\[471]
Removing Rhs of wire Net_39[382] = \ByteCounter:CounterUDB:cmp_out_reg_i\[410]
Removing Lhs of wire \ByteCounter:CounterUDB:final_enable\[383] = \ByteCounter:CounterUDB:control_7\[366]
Removing Lhs of wire \ByteCounter:CounterUDB:counter_enable\[384] = \ByteCounter:CounterUDB:control_7\[366]
Removing Rhs of wire \ByteCounter:CounterUDB:status_0\[385] = \ByteCounter:CounterUDB:cmp_out_status\[386]
Removing Rhs of wire \ByteCounter:CounterUDB:status_1\[387] = \ByteCounter:CounterUDB:per_zero\[388]
Removing Rhs of wire \ByteCounter:CounterUDB:status_2\[389] = \ByteCounter:CounterUDB:overflow_status\[390]
Removing Rhs of wire \ByteCounter:CounterUDB:status_3\[391] = \ByteCounter:CounterUDB:underflow_status\[392]
Removing Lhs of wire \ByteCounter:CounterUDB:status_4\[393] = \ByteCounter:CounterUDB:hwCapture\[379]
Removing Rhs of wire \ByteCounter:CounterUDB:status_5\[394] = \ByteCounter:CounterUDB:fifo_full\[395]
Removing Rhs of wire \ByteCounter:CounterUDB:status_6\[396] = \ByteCounter:CounterUDB:fifo_nempty\[397]
Removing Lhs of wire \ByteCounter:CounterUDB:dp_dir\[400] = tmpOE__LED_net_0[1]
Removing Rhs of wire \ByteCounter:CounterUDB:cmp_out_i\[407] = \ByteCounter:CounterUDB:cmp_equal\[408]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_2\[414] = tmpOE__LED_net_0[1]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_1\[415] = \ByteCounter:CounterUDB:count_enable\[412]
Removing Lhs of wire \ByteCounter:CounterUDB:cs_addr_0\[416] = \ByteCounter:CounterUDB:reload\[380]
Removing Lhs of wire \ByteCountReset:clk\[446] = zero[6]
Removing Lhs of wire \ByteCountReset:rst\[447] = zero[6]
Removing Rhs of wire Net_62[476] = \NoteTimer:Net_57\[483]
Removing Lhs of wire \NoteTimer:Net_260\[478] = zero[6]
Removing Lhs of wire \NoteTimer:Net_266\[479] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_76[480] = zero[6]
Removing Lhs of wire \NoteTimer:Net_102\[485] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:ctrl_enable\[501] = \LEDPWM:PWMUDB:control_7\[493]
Removing Lhs of wire \LEDPWM:PWMUDB:hwCapture\[511] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:hwEnable\[512] = \LEDPWM:PWMUDB:control_7\[493]
Removing Lhs of wire \LEDPWM:PWMUDB:trig_out\[516] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:runmode_enable\\R\[518] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:runmode_enable\\S\[519] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:final_enable\[520] = \LEDPWM:PWMUDB:runmode_enable\[517]
Removing Lhs of wire \LEDPWM:PWMUDB:ltch_kill_reg\\R\[524] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:ltch_kill_reg\\S\[525] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:min_kill_reg\\R\[526] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:min_kill_reg\\S\[527] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:final_kill\[530] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_1\[534] = \LEDPWM:PWMUDB:MODULE_6:g2:a0:s_1\[774]
Removing Lhs of wire \LEDPWM:PWMUDB:add_vi_vv_MODGEN_6_0\[536] = \LEDPWM:PWMUDB:MODULE_6:g2:a0:s_0\[775]
Removing Lhs of wire \LEDPWM:PWMUDB:dith_count_1\\R\[537] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:dith_count_1\\S\[538] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:dith_count_0\\R\[539] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:dith_count_0\\S\[540] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:reset\[543] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:status_6\[544] = zero[6]
Removing Rhs of wire \LEDPWM:PWMUDB:status_5\[545] = \LEDPWM:PWMUDB:final_kill_reg\[560]
Removing Lhs of wire \LEDPWM:PWMUDB:status_4\[546] = zero[6]
Removing Rhs of wire \LEDPWM:PWMUDB:status_3\[547] = \LEDPWM:PWMUDB:fifo_full\[567]
Removing Rhs of wire \LEDPWM:PWMUDB:status_1\[549] = \LEDPWM:PWMUDB:cmp2_status_reg\[559]
Removing Rhs of wire \LEDPWM:PWMUDB:status_0\[550] = \LEDPWM:PWMUDB:cmp1_status_reg\[558]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp1_status_reg\\R\[561] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp1_status_reg\\S\[562] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp2_status_reg\\R\[563] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp2_status_reg\\S\[564] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:final_kill_reg\\R\[565] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:final_kill_reg\\S\[566] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:cs_addr_2\[568] = \LEDPWM:PWMUDB:tc_i\[522]
Removing Lhs of wire \LEDPWM:PWMUDB:cs_addr_1\[569] = \LEDPWM:PWMUDB:runmode_enable\[517]
Removing Lhs of wire \LEDPWM:PWMUDB:cs_addr_0\[570] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:compare1\[603] = \LEDPWM:PWMUDB:cmp1_less\[574]
Removing Lhs of wire \LEDPWM:PWMUDB:compare2\[604] = \LEDPWM:PWMUDB:cmp2_less\[577]
Removing Lhs of wire \LEDPWM:PWMUDB:pwm_temp\[615] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_23\[656] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_22\[657] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_21\[658] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_20\[659] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_19\[660] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_18\[661] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_17\[662] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_16\[663] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_15\[664] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_14\[665] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_13\[666] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_12\[667] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_11\[668] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_10\[669] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_9\[670] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_8\[671] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_7\[672] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_6\[673] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_5\[674] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_4\[675] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_3\[676] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_2\[677] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_1\[678] = \LEDPWM:PWMUDB:MODIN5_1\[679]
Removing Lhs of wire \LEDPWM:PWMUDB:MODIN5_1\[679] = \LEDPWM:PWMUDB:dith_count_1\[533]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:a_0\[680] = \LEDPWM:PWMUDB:MODIN5_0\[681]
Removing Lhs of wire \LEDPWM:PWMUDB:MODIN5_0\[681] = \LEDPWM:PWMUDB:dith_count_0\[535]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[813] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[814] = tmpOE__LED_net_0[1]
Removing Rhs of wire Net_1165[826] = \SpeakerClockConverter:Net_48\[1163]
Removing Lhs of wire \SpeakerPWM:PWMUDB:ctrl_enable\[837] = \SpeakerPWM:PWMUDB:control_7\[829]
Removing Lhs of wire \SpeakerPWM:PWMUDB:hwCapture\[847] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:hwEnable\[848] = \SpeakerPWM:PWMUDB:control_7\[829]
Removing Lhs of wire \SpeakerPWM:PWMUDB:trig_out\[852] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerPWM:PWMUDB:runmode_enable\\R\[854] = zero[6]
Removing Lhs of wire Net_1142[855] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:runmode_enable\\S\[856] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_enable\[857] = \SpeakerPWM:PWMUDB:runmode_enable\[853]
Removing Lhs of wire \SpeakerPWM:PWMUDB:ltch_kill_reg\\R\[861] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:ltch_kill_reg\\S\[862] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:min_kill_reg\\R\[863] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:min_kill_reg\\S\[864] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_kill\[867] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_1\[871] = \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_1\[1111]
Removing Lhs of wire \SpeakerPWM:PWMUDB:add_vi_vv_MODGEN_7_0\[873] = \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_0\[1112]
Removing Lhs of wire \SpeakerPWM:PWMUDB:dith_count_1\\R\[874] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:dith_count_1\\S\[875] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:dith_count_0\\R\[876] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:dith_count_0\\S\[877] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:status_6\[880] = zero[6]
Removing Rhs of wire \SpeakerPWM:PWMUDB:status_5\[881] = \SpeakerPWM:PWMUDB:final_kill_reg\[896]
Removing Lhs of wire \SpeakerPWM:PWMUDB:status_4\[882] = zero[6]
Removing Rhs of wire \SpeakerPWM:PWMUDB:status_3\[883] = \SpeakerPWM:PWMUDB:fifo_full\[903]
Removing Rhs of wire \SpeakerPWM:PWMUDB:status_1\[885] = \SpeakerPWM:PWMUDB:cmp2_status_reg\[895]
Removing Rhs of wire \SpeakerPWM:PWMUDB:status_0\[886] = \SpeakerPWM:PWMUDB:cmp1_status_reg\[894]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp1_status_reg\\R\[897] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp1_status_reg\\S\[898] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp2_status_reg\\R\[899] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp2_status_reg\\S\[900] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_kill_reg\\R\[901] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_kill_reg\\S\[902] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cs_addr_2\[904] = \SpeakerPWM:PWMUDB:tc_i\[859]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cs_addr_1\[905] = \SpeakerPWM:PWMUDB:runmode_enable\[853]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cs_addr_0\[906] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:compare1\[939] = \SpeakerPWM:PWMUDB:cmp1_less\[910]
Removing Lhs of wire \SpeakerPWM:PWMUDB:compare2\[940] = \SpeakerPWM:PWMUDB:cmp2_less\[913]
Removing Rhs of wire Net_1166[950] = \SpeakerPWM:PWMUDB:pwm1_i_reg\[943]
Removing Lhs of wire \SpeakerPWM:PWMUDB:pwm_temp\[952] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_23\[993] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_22\[994] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_21\[995] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_20\[996] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_19\[997] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_18\[998] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_17\[999] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_16\[1000] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_15\[1001] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_14\[1002] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_13\[1003] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_12\[1004] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_11\[1005] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_10\[1006] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_9\[1007] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_8\[1008] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_7\[1009] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_6\[1010] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_5\[1011] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_4\[1012] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_3\[1013] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_2\[1014] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_1\[1015] = \SpeakerPWM:PWMUDB:MODIN6_1\[1016]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODIN6_1\[1016] = \SpeakerPWM:PWMUDB:dith_count_1\[870]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:a_0\[1017] = \SpeakerPWM:PWMUDB:MODIN6_0\[1018]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODIN6_0\[1018] = \SpeakerPWM:PWMUDB:dith_count_0\[872]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1150] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1151] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerClockConverter:Net_82\[1160] = zero[6]
Removing Lhs of wire \SpeakerClockConverter:Net_91\[1161] = zero[6]
Removing Lhs of wire Net_1160[1162] = zero[6]
Removing Lhs of wire tmpOE__Speaker_net_0[1172] = tmpOE__LED_net_0[1]
Removing Lhs of wire Net_12[1179] = zero[6]
Removing Lhs of wire \SpeakerTimer:Net_260\[1181] = zero[6]
Removing Lhs of wire \SpeakerTimer:Net_266\[1182] = tmpOE__LED_net_0[1]
Removing Rhs of wire Net_1245[1186] = \SpeakerTimer:Net_57\[1185]
Removing Lhs of wire \SpeakerTimer:Net_102\[1188] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LabVIEW_UART:BUART:reset_reg\\D\[1190] = Net_20[26]
Removing Lhs of wire Net_18D[1195] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_bitclk\\D\[1205] = \LabVIEW_UART:BUART:rx_bitclk_pre\[148]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_error_pre\\D\[1214] = \LabVIEW_UART:BUART:rx_parity_error_pre\[225]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_break_status\\D\[1215] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:prevCapture\\D\[1219] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:overflow_reg_i\\D\[1220] = \ByteCounter:CounterUDB:overflow\[399]
Removing Lhs of wire \ByteCounter:CounterUDB:underflow_reg_i\\D\[1221] = \ByteCounter:CounterUDB:underflow\[402]
Removing Lhs of wire \ByteCounter:CounterUDB:tc_reg_i\\D\[1222] = \ByteCounter:CounterUDB:tc_i\[405]
Removing Lhs of wire \ByteCounter:CounterUDB:prevCompare\\D\[1223] = \ByteCounter:CounterUDB:cmp_out_i\[407]
Removing Lhs of wire \ByteCounter:CounterUDB:cmp_out_reg_i\\D\[1224] = \ByteCounter:CounterUDB:cmp_out_i\[407]
Removing Lhs of wire \ByteCounter:CounterUDB:count_stored_i\\D\[1225] = Net_23[41]
Removing Lhs of wire \LEDPWM:PWMUDB:min_kill_reg\\D\[1226] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:prevCapture\\D\[1227] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:trig_last\\D\[1228] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:ltch_kill_reg\\D\[1231] = tmpOE__LED_net_0[1]
Removing Lhs of wire \LEDPWM:PWMUDB:prevCompare1\\D\[1234] = \LEDPWM:PWMUDB:cmp1\[553]
Removing Lhs of wire \LEDPWM:PWMUDB:prevCompare2\\D\[1235] = \LEDPWM:PWMUDB:cmp2\[556]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp1_status_reg\\D\[1236] = \LEDPWM:PWMUDB:cmp1_status\[554]
Removing Lhs of wire \LEDPWM:PWMUDB:cmp2_status_reg\\D\[1237] = \LEDPWM:PWMUDB:cmp2_status\[557]
Removing Lhs of wire \LEDPWM:PWMUDB:pwm_i_reg\\D\[1239] = \LEDPWM:PWMUDB:pwm_i\[606]
Removing Lhs of wire \LEDPWM:PWMUDB:pwm1_i_reg\\D\[1240] = \LEDPWM:PWMUDB:pwm1_i\[608]
Removing Lhs of wire \LEDPWM:PWMUDB:pwm2_i_reg\\D\[1241] = \LEDPWM:PWMUDB:pwm2_i\[610]
Removing Lhs of wire \LEDPWM:PWMUDB:tc_i_reg\\D\[1242] = \LEDPWM:PWMUDB:status_2\[548]
Removing Lhs of wire \SpeakerPWM:PWMUDB:min_kill_reg\\D\[1243] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerPWM:PWMUDB:prevCapture\\D\[1244] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:trig_last\\D\[1245] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:ltch_kill_reg\\D\[1248] = tmpOE__LED_net_0[1]
Removing Lhs of wire \SpeakerPWM:PWMUDB:prevCompare1\\D\[1251] = \SpeakerPWM:PWMUDB:cmp1\[889]
Removing Lhs of wire \SpeakerPWM:PWMUDB:prevCompare2\\D\[1252] = \SpeakerPWM:PWMUDB:cmp2\[892]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp1_status_reg\\D\[1253] = \SpeakerPWM:PWMUDB:cmp1_status\[890]
Removing Lhs of wire \SpeakerPWM:PWMUDB:cmp2_status_reg\\D\[1254] = \SpeakerPWM:PWMUDB:cmp2_status\[893]
Removing Lhs of wire \SpeakerPWM:PWMUDB:pwm_i_reg\\D\[1256] = \SpeakerPWM:PWMUDB:pwm_i\[942]
Removing Lhs of wire \SpeakerPWM:PWMUDB:pwm1_i_reg\\D\[1257] = \SpeakerPWM:PWMUDB:pwm1_i\[944]
Removing Lhs of wire \SpeakerPWM:PWMUDB:pwm2_i_reg\\D\[1258] = \SpeakerPWM:PWMUDB:pwm2_i\[946]
Removing Lhs of wire \SpeakerPWM:PWMUDB:tc_i_reg\\D\[1259] = \SpeakerPWM:PWMUDB:status_2\[884]

------------------------------------------------------
Aliased 0 equations, 315 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_addressmatch\' (cost = 0):
\LabVIEW_UART:BUART:rx_addressmatch\ <= (\LabVIEW_UART:BUART:rx_addressmatch2\
	OR \LabVIEW_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_bitclk_pre\' (cost = 1):
\LabVIEW_UART:BUART:rx_bitclk_pre\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\LabVIEW_UART:BUART:rx_bitclk_pre16x\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and \LabVIEW_UART:BUART:rx_count_1\ and \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_poll_bit1\' (cost = 1):
\LabVIEW_UART:BUART:rx_poll_bit1\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_poll_bit2\' (cost = 1):
\LabVIEW_UART:BUART:rx_poll_bit2\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\ and not \LabVIEW_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:pollingrange\' (cost = 4):
\LabVIEW_UART:BUART:pollingrange\ <= ((not \LabVIEW_UART:BUART:rx_count_2\ and not \LabVIEW_UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LabVIEW_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \LabVIEW_UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\)
	OR (not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\LabVIEW_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\LabVIEW_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_4\)
	OR (not \LabVIEW_UART:BUART:rx_count_6\ and not \LabVIEW_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:capt_either_edge\' (cost = 0):
\ByteCounter:CounterUDB:capt_either_edge\ <= (\ByteCounter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:overflow\' (cost = 0):
\ByteCounter:CounterUDB:overflow\ <= (\ByteCounter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\ByteCounter:CounterUDB:underflow\' (cost = 0):
\ByteCounter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:cmp1\' (cost = 0):
\LEDPWM:PWMUDB:cmp1\ <= (\LEDPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:cmp2\' (cost = 0):
\LEDPWM:PWMUDB:cmp2\ <= (\LEDPWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LEDPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \LEDPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LEDPWM:PWMUDB:dith_count_1\ and \LEDPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:cmp1\' (cost = 0):
\SpeakerPWM:PWMUDB:cmp1\ <= (\SpeakerPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:cmp2\' (cost = 0):
\SpeakerPWM:PWMUDB:cmp2\ <= (\SpeakerPWM:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\SpeakerPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \SpeakerPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\SpeakerPWM:PWMUDB:dith_count_1\ and \SpeakerPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \LabVIEW_UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\LabVIEW_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:pollcount_1\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \LEDPWM:PWMUDB:dith_count_0\ and \LEDPWM:PWMUDB:dith_count_1\)
	OR (not \LEDPWM:PWMUDB:dith_count_1\ and \LEDPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \SpeakerPWM:PWMUDB:dith_count_0\ and \SpeakerPWM:PWMUDB:dith_count_1\)
	OR (not \SpeakerPWM:PWMUDB:dith_count_1\ and \SpeakerPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:rx_postpoll\' (cost = 72):
\LabVIEW_UART:BUART:rx_postpoll\ <= (\LabVIEW_UART:BUART:pollcount_1\
	OR (Net_21 and \LabVIEW_UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not Net_21 and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (\LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (Net_21 and \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \LabVIEW_UART:BUART:pollcount_1\ and not Net_21 and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and not \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (\LabVIEW_UART:BUART:pollcount_1\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (Net_21 and \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 86 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LabVIEW_UART:BUART:rx_status_0\ to zero
Aliasing \LabVIEW_UART:BUART:rx_status_6\ to zero
Aliasing \ByteCounter:CounterUDB:hwCapture\ to zero
Aliasing \ByteCounter:CounterUDB:status_3\ to zero
Aliasing \ByteCounter:CounterUDB:underflow\ to zero
Aliasing \LEDPWM:PWMUDB:final_capture\ to zero
Aliasing \LEDPWM:PWMUDB:pwm_i\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \SpeakerPWM:PWMUDB:final_capture\ to zero
Aliasing \SpeakerPWM:PWMUDB:pwm_i\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LabVIEW_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \LabVIEW_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \LabVIEW_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \LEDPWM:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \SpeakerPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \LabVIEW_UART:BUART:rx_bitclk_enable\[112] = \LabVIEW_UART:BUART:rx_bitclk\[160]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_0\[211] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_status_6\[220] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:hwCapture\[379] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:status_3\[391] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:underflow\[402] = zero[6]
Removing Lhs of wire \ByteCounter:CounterUDB:tc_i\[405] = \ByteCounter:CounterUDB:per_equal\[401]
Removing Lhs of wire \LEDPWM:PWMUDB:final_capture\[572] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:pwm_i\[606] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[784] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[794] = zero[6]
Removing Lhs of wire \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[804] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_capture\[908] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:pwm_i\[942] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1121] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1131] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1141] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:tx_ctrl_mark_last\\D\[1197] = \LabVIEW_UART:BUART:tx_ctrl_mark_last\[103]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_markspace_status\\D\[1209] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_error_status\\D\[1210] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_addr_match_status\\D\[1212] = zero[6]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_markspace_pre\\D\[1213] = \LabVIEW_UART:BUART:rx_markspace_pre\[224]
Removing Lhs of wire \LabVIEW_UART:BUART:rx_parity_bit\\D\[1218] = \LabVIEW_UART:BUART:rx_parity_bit\[230]
Removing Lhs of wire \LEDPWM:PWMUDB:runmode_enable\\D\[1229] = \LEDPWM:PWMUDB:control_7\[493]
Removing Lhs of wire \LEDPWM:PWMUDB:final_kill_reg\\D\[1238] = zero[6]
Removing Lhs of wire \SpeakerPWM:PWMUDB:runmode_enable\\D\[1246] = \SpeakerPWM:PWMUDB:control_7\[829]
Removing Lhs of wire \SpeakerPWM:PWMUDB:final_kill_reg\\D\[1255] = zero[6]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\LabVIEW_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \LabVIEW_UART:BUART:rx_parity_bit\ and Net_21 and \LabVIEW_UART:BUART:pollcount_0\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not \LabVIEW_UART:BUART:pollcount_0\ and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:pollcount_1\ and not Net_21 and \LabVIEW_UART:BUART:rx_parity_bit\)
	OR (not \LabVIEW_UART:BUART:rx_parity_bit\ and \LabVIEW_UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -dcpsoc3 Symphonius.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.761ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Tuesday, 05 May 2020 17:08:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dshen\Documents\school\me135\symphonius\Symphonius\Symphonius.cydsn\Symphonius.cyprj -d CY8C5888LTI-LP097 Symphonius.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LEDPWM:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \SpeakerPWM:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_18 from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \LabVIEW_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ByteCounter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ByteCounter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LEDPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LEDPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LEDPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LEDPWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \SpeakerPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SpeakerPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SpeakerPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \SpeakerPWM:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'LED_PWM_Clock'. Fanout=1, Signal=Net_77
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_40
    Digital Clock 2: Automatic-assigning  clock 'Speaker_Clock'. Fanout=1, Signal=Net_1162
    Digital Clock 3: Automatic-assigning  clock 'LabVIEW_UART_IntClock'. Fanout=1, Signal=\LabVIEW_UART:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'LED_Duration_Clock'. Fanout=1, Signal=Net_728
    Digital Clock 5: Automatic-assigning  clock 'Speaker_Clock_2'. Fanout=1, Signal=Net_1319
    Digital Clock 6: Automatic-assigning  clock 'note_clock'. Fanout=1, Signal=Net_117
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LabVIEW_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: LabVIEW_UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LabVIEW_UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ByteCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ByteCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \LEDPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: LED_PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: LED_PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \SpeakerPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \SpeakerClockConverter:CounterHW\:timercell.tc was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1165__SYNC:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Speaker(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_39, Duplicate of \ByteCounter:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_39, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = Net_39 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \LabVIEW_UART:BUART:rx_parity_bit\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \LabVIEW_UART:BUART:rx_parity_error_pre\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \LabVIEW_UART:BUART:rx_markspace_pre\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \LabVIEW_UART:BUART:tx_parity_bit\, Duplicate of \LabVIEW_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\LabVIEW_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \LabVIEW_UART:BUART:tx_parity_bit\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_792 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_21 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_16 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Speaker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Speaker(0)__PA ,
            pin_input => Net_1166 ,
            pad => Speaker(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_16, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:txn\
        );
        Output = Net_16 (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\
            + !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_fifo_notfull\
        );
        Output = \LabVIEW_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LabVIEW_UART:BUART:pollcount_1\
            + Net_21 * \LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_load_fifo\ * 
              \LabVIEW_UART:BUART:rx_fifofull\
        );
        Output = \LabVIEW_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_fifonotempty\ * 
              \LabVIEW_UART:BUART:rx_state_stop1_reg\
        );
        Output = \LabVIEW_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_37 * !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\ * 
              !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\ * 
              !\ByteCounter:CounterUDB:overflow_reg_i\
        );
        Output = \ByteCounter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23 * \ByteCounter:CounterUDB:control_7\ * 
              !\ByteCounter:CounterUDB:count_stored_i\
        );
        Output = \ByteCounter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\LEDPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:runmode_enable\ * \LEDPWM:PWMUDB:tc_i\
        );
        Output = \LEDPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SpeakerPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:runmode_enable\ * \SpeakerPWM:PWMUDB:tc_i\
        );
        Output = \SpeakerPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\LabVIEW_UART:BUART:reset_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \LabVIEW_UART:BUART:reset_reg\ (fanout=21)

    MacroCell: Name=\LabVIEW_UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \LabVIEW_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\LabVIEW_UART:BUART:tx_mark\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:tx_mark\
        );
        Output = \LabVIEW_UART:BUART:tx_mark\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_1\
        );
        Output = \LabVIEW_UART:BUART:rx_state_1\ (fanout=9)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_0\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * !Net_21 * 
              \LabVIEW_UART:BUART:rx_last\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:rx_count_0\
        );
        Output = \LabVIEW_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * Net_21 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\LabVIEW_UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * !Net_21 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * Net_21 * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_address_detected\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_address_detected\
        );
        Output = \LabVIEW_UART:BUART:rx_address_detected\ (fanout=1)

    MacroCell: Name=\LabVIEW_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * Net_21
        );
        Output = \LabVIEW_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\
        );
        Output = \ByteCounter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\ByteCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = \ByteCounter:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\ByteCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \ByteCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\LEDPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:control_7\
        );
        Output = \LEDPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\LEDPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = \LEDPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LEDPWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:cmp2_less\
        );
        Output = \LEDPWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\LEDPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEDPWM:PWMUDB:prevCompare1\ * \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = \LEDPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\LEDPWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEDPWM:PWMUDB:prevCompare2\ * \LEDPWM:PWMUDB:cmp2_less\
        );
        Output = \LEDPWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_792, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:runmode_enable\ * \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = Net_792 (fanout=1)

    MacroCell: Name=\SpeakerPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:control_7\
        );
        Output = \SpeakerPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\SpeakerPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = \SpeakerPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\SpeakerPWM:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:cmp2_less\
        );
        Output = \SpeakerPWM:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\SpeakerPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\SpeakerPWM:PWMUDB:prevCompare1\ * 
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = \SpeakerPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\SpeakerPWM:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\SpeakerPWM:PWMUDB:prevCompare2\ * 
              \SpeakerPWM:PWMUDB:cmp2_less\
        );
        Output = \SpeakerPWM:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1166, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:runmode_enable\ * 
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = Net_1166 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LabVIEW_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_2 => \LabVIEW_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \LabVIEW_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \LabVIEW_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \LabVIEW_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:counter_load_not\ ,
            ce0_reg => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \LabVIEW_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LabVIEW_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            cs_addr_2 => \LabVIEW_UART:BUART:rx_state_1\ ,
            cs_addr_1 => \LabVIEW_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \LabVIEW_UART:BUART:rx_bitclk_enable\ ,
            route_si => \LabVIEW_UART:BUART:rx_postpoll\ ,
            f0_load => \LabVIEW_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \LabVIEW_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \LabVIEW_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ByteCounter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_40 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ByteCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ByteCounter:CounterUDB:reload\ ,
            ce0_comb => \ByteCounter:CounterUDB:per_equal\ ,
            z0_comb => \ByteCounter:CounterUDB:status_1\ ,
            ce1_comb => \ByteCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \ByteCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ByteCounter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\LEDPWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_77 ,
            cs_addr_2 => \LEDPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LEDPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LEDPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LEDPWM:PWMUDB:tc_i\ ,
            cl1_comb => \LEDPWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \LEDPWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \SpeakerPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \SpeakerPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \SpeakerPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \SpeakerPWM:PWMUDB:tc_i\ ,
            cl1_comb => \SpeakerPWM:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \SpeakerPWM:PWMUDB:status_3\ ,
            clk_en => Net_1165__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1165__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\LabVIEW_UART:BUART:sTX:TxSts\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            status_3 => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \LabVIEW_UART:BUART:tx_status_2\ ,
            status_1 => \LabVIEW_UART:BUART:tx_fifo_empty\ ,
            status_0 => \LabVIEW_UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LabVIEW_UART:BUART:sRX:RxSts\
        PORT MAP (
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            clock => \LabVIEW_UART:Net_9\ ,
            status_5 => \LabVIEW_UART:BUART:rx_status_5\ ,
            status_4 => \LabVIEW_UART:BUART:rx_status_4\ ,
            status_3 => \LabVIEW_UART:BUART:rx_status_3\ ,
            interrupt => Net_23 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ByteCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_37 ,
            clock => Net_40 ,
            status_6 => \ByteCounter:CounterUDB:status_6\ ,
            status_5 => \ByteCounter:CounterUDB:status_5\ ,
            status_2 => \ByteCounter:CounterUDB:status_2\ ,
            status_1 => \ByteCounter:CounterUDB:status_1\ ,
            status_0 => \ByteCounter:CounterUDB:status_0\ ,
            interrupt => Net_41 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LEDPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_77 ,
            status_3 => \LEDPWM:PWMUDB:status_3\ ,
            status_2 => \LEDPWM:PWMUDB:status_2\ ,
            status_1 => \LEDPWM:PWMUDB:status_1\ ,
            status_0 => \LEDPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SpeakerPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \SpeakerPWM:PWMUDB:status_3\ ,
            status_2 => \SpeakerPWM:PWMUDB:status_2\ ,
            status_1 => \SpeakerPWM:PWMUDB:status_1\ ,
            status_0 => \SpeakerPWM:PWMUDB:status_0\ ,
            clk_en => Net_1165__SYNC_OUT );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1165__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Net_1165__SYNC
        PORT MAP (
            in => Net_1165 ,
            out => Net_1165__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\UARTReset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \UARTReset:control_7\ ,
            control_6 => \UARTReset:control_6\ ,
            control_5 => \UARTReset:control_5\ ,
            control_4 => \UARTReset:control_4\ ,
            control_3 => \UARTReset:control_3\ ,
            control_2 => \UARTReset:control_2\ ,
            control_1 => \UARTReset:control_1\ ,
            control_0 => Net_20 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_40 ,
            control_7 => \ByteCounter:CounterUDB:control_7\ ,
            control_6 => \ByteCounter:CounterUDB:control_6\ ,
            control_5 => \ByteCounter:CounterUDB:control_5\ ,
            control_4 => \ByteCounter:CounterUDB:control_4\ ,
            control_3 => \ByteCounter:CounterUDB:control_3\ ,
            control_2 => \ByteCounter:CounterUDB:control_2\ ,
            control_1 => \ByteCounter:CounterUDB:control_1\ ,
            control_0 => \ByteCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ByteCountReset:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ByteCountReset:control_7\ ,
            control_6 => \ByteCountReset:control_6\ ,
            control_5 => \ByteCountReset:control_5\ ,
            control_4 => \ByteCountReset:control_4\ ,
            control_3 => \ByteCountReset:control_3\ ,
            control_2 => \ByteCountReset:control_2\ ,
            control_1 => \ByteCountReset:control_1\ ,
            control_0 => Net_37 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\LEDPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_77 ,
            control_7 => \LEDPWM:PWMUDB:control_7\ ,
            control_6 => \LEDPWM:PWMUDB:control_6\ ,
            control_5 => \LEDPWM:PWMUDB:control_5\ ,
            control_4 => \LEDPWM:PWMUDB:control_4\ ,
            control_3 => \LEDPWM:PWMUDB:control_3\ ,
            control_2 => \LEDPWM:PWMUDB:control_2\ ,
            control_1 => \LEDPWM:PWMUDB:control_1\ ,
            control_0 => \LEDPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SpeakerPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \SpeakerPWM:PWMUDB:control_7\ ,
            control_6 => \SpeakerPWM:PWMUDB:control_6\ ,
            control_5 => \SpeakerPWM:PWMUDB:control_5\ ,
            control_4 => \SpeakerPWM:PWMUDB:control_4\ ,
            control_3 => \SpeakerPWM:PWMUDB:control_3\ ,
            control_2 => \SpeakerPWM:PWMUDB:control_2\ ,
            control_1 => \SpeakerPWM:PWMUDB:control_1\ ,
            control_0 => \SpeakerPWM:PWMUDB:control_0\ ,
            clk_en => Net_1165__SYNC_OUT );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1165__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\LabVIEW_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \LabVIEW_UART:Net_9\ ,
            reset => \LabVIEW_UART:BUART:reset_reg\ ,
            load => \LabVIEW_UART:BUART:rx_counter_load\ ,
            count_6 => \LabVIEW_UART:BUART:rx_count_6\ ,
            count_5 => \LabVIEW_UART:BUART:rx_count_5\ ,
            count_4 => \LabVIEW_UART:BUART:rx_count_4\ ,
            count_3 => \LabVIEW_UART:BUART:rx_count_3\ ,
            count_2 => \LabVIEW_UART:BUART:rx_count_2\ ,
            count_1 => \LabVIEW_UART:BUART:rx_count_1\ ,
            count_0 => \LabVIEW_UART:BUART:rx_count_0\ ,
            tc => \LabVIEW_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ByteReceived
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =CommandReceived
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =NoteInterrupt
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LEDOffInterrupt
        PORT MAP (
            interrupt => Net_722 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TurnSpeakerOff
        PORT MAP (
            interrupt => Net_1245 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   50 :  142 :  192 : 26.04 %
  Unique P-terms              :   80 :  304 :  384 : 20.83 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.105ms
Tech Mapping phase: Elapsed time ==> 0s.173ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.00
                   Pterms :            4.56
               Macrocells :            2.78
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       8.50 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\LEDPWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEDPWM:PWMUDB:prevCompare2\ * \LEDPWM:PWMUDB:cmp2_less\
        );
        Output = \LEDPWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LEDPWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:cmp2_less\
        );
        Output = \LEDPWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LEDPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:control_7\
        );
        Output = \LEDPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\LEDPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:runmode_enable\ * \LEDPWM:PWMUDB:tc_i\
        );
        Output = \LEDPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_792, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:runmode_enable\ * \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = Net_792 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LEDPWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_77 ,
        cs_addr_2 => \LEDPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LEDPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LEDPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LEDPWM:PWMUDB:tc_i\ ,
        cl1_comb => \LEDPWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \LEDPWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LEDPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_77 ,
        status_3 => \LEDPWM:PWMUDB:status_3\ ,
        status_2 => \LEDPWM:PWMUDB:status_2\ ,
        status_1 => \LEDPWM:PWMUDB:status_1\ ,
        status_0 => \LEDPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LEDPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_77 ,
        control_7 => \LEDPWM:PWMUDB:control_7\ ,
        control_6 => \LEDPWM:PWMUDB:control_6\ ,
        control_5 => \LEDPWM:PWMUDB:control_5\ ,
        control_4 => \LEDPWM:PWMUDB:control_4\ ,
        control_3 => \LEDPWM:PWMUDB:control_3\ ,
        control_2 => \LEDPWM:PWMUDB:control_2\ ,
        control_1 => \LEDPWM:PWMUDB:control_1\ ,
        control_0 => \LEDPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\LEDPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LEDPWM:PWMUDB:prevCompare1\ * \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = \LEDPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LEDPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_77) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LEDPWM:PWMUDB:cmp1_less\
        );
        Output = \LEDPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_16, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:txn\
        );
        Output = Net_16 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:txn\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_shift_out\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              !\LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\LabVIEW_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_2 => \LabVIEW_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \LabVIEW_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \LabVIEW_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \LabVIEW_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SpeakerPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\SpeakerPWM:PWMUDB:prevCompare1\ * 
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = \SpeakerPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SpeakerPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = \SpeakerPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1166, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:runmode_enable\ * 
              \SpeakerPWM:PWMUDB:cmp1_less\
        );
        Output = Net_1166 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SpeakerPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:runmode_enable\ * \SpeakerPWM:PWMUDB:tc_i\
        );
        Output = \SpeakerPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SpeakerPWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \SpeakerPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \SpeakerPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \SpeakerPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \SpeakerPWM:PWMUDB:tc_i\ ,
        cl1_comb => \SpeakerPWM:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \SpeakerPWM:PWMUDB:status_3\ ,
        clk_en => Net_1165__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1165__SYNC_OUT)

synccell: Name =Net_1165__SYNC
    PORT MAP (
        in => Net_1165 ,
        out => Net_1165__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_1\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_counter_dp\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_mark\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * \LabVIEW_UART:BUART:tx_mark\
        );
        Output = \LabVIEW_UART:BUART:tx_mark\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + !\LabVIEW_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \LabVIEW_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_fifo_notfull\
        );
        Output = \LabVIEW_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_fifo_empty\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:tx_state_0\
            + \LabVIEW_UART:BUART:tx_state_1\ * 
              \LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
            + \LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\ * 
              \LabVIEW_UART:BUART:tx_bitclk\
        );
        Output = \LabVIEW_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\
            + !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              !\LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:tx_state_1\ * 
              !\LabVIEW_UART:BUART:tx_state_0\ * 
              \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ * 
              \LabVIEW_UART:BUART:tx_fifo_empty\ * 
              \LabVIEW_UART:BUART:tx_state_2\
        );
        Output = \LabVIEW_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:counter_load_not\ ,
        ce0_reg => \LabVIEW_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \LabVIEW_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\LabVIEW_UART:BUART:sTX:TxSts\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        status_3 => \LabVIEW_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \LabVIEW_UART:BUART:tx_status_2\ ,
        status_1 => \LabVIEW_UART:BUART:tx_fifo_empty\ ,
        status_0 => \LabVIEW_UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ByteCountReset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ByteCountReset:control_7\ ,
        control_6 => \ByteCountReset:control_6\ ,
        control_5 => \ByteCountReset:control_5\ ,
        control_4 => \ByteCountReset:control_4\ ,
        control_3 => \ByteCountReset:control_3\ ,
        control_2 => \ByteCountReset:control_2\ ,
        control_1 => \ByteCountReset:control_1\ ,
        control_0 => Net_37 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_0\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * Net_21
        );
        Output = \LabVIEW_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_1\
        );
        Output = \LabVIEW_UART:BUART:rx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * !Net_21 * 
              \LabVIEW_UART:BUART:rx_last\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_address_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_address_detected\
        );
        Output = \LabVIEW_UART:BUART:rx_address_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\LabVIEW_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \LabVIEW_UART:Net_9\ ,
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        load => \LabVIEW_UART:BUART:rx_counter_load\ ,
        count_6 => \LabVIEW_UART:BUART:rx_count_6\ ,
        count_5 => \LabVIEW_UART:BUART:rx_count_5\ ,
        count_4 => \LabVIEW_UART:BUART:rx_count_4\ ,
        count_3 => \LabVIEW_UART:BUART:rx_count_3\ ,
        count_2 => \LabVIEW_UART:BUART:rx_count_2\ ,
        count_1 => \LabVIEW_UART:BUART:rx_count_1\ ,
        count_0 => \LabVIEW_UART:BUART:rx_count_0\ ,
        tc => \LabVIEW_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_fifonotempty\ * 
              \LabVIEW_UART:BUART:rx_state_stop1_reg\
        );
        Output = \LabVIEW_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
            + \LabVIEW_UART:BUART:reset_reg\ * 
              \LabVIEW_UART:BUART:rx_state_3\
            + !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\
        );
        Output = \LabVIEW_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_5\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              \LabVIEW_UART:BUART:rx_state_0\ * 
              !\LabVIEW_UART:BUART:rx_state_3\ * 
              !\LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:rx_count_6\ * 
              !\LabVIEW_UART:BUART:rx_count_4\
        );
        Output = \LabVIEW_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:reset_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_20
        );
        Output = \LabVIEW_UART:BUART:reset_reg\ (fanout=21)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_state_1\ * 
              !\LabVIEW_UART:BUART:rx_state_0\ * 
              \LabVIEW_UART:BUART:rx_bitclk_enable\ * 
              \LabVIEW_UART:BUART:rx_state_3\ * 
              \LabVIEW_UART:BUART:rx_state_2\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:pollcount_1\ * Net_21 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * !Net_21
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              \LabVIEW_UART:BUART:pollcount_1\ * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LabVIEW_UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * !Net_21 * 
              \LabVIEW_UART:BUART:pollcount_0\
            + !\LabVIEW_UART:BUART:reset_reg\ * 
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * Net_21 * 
              !\LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\LabVIEW_UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LabVIEW_UART:BUART:rx_count_2\ * 
              !\LabVIEW_UART:BUART:rx_count_1\ * 
              !\LabVIEW_UART:BUART:rx_count_0\
        );
        Output = \LabVIEW_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\LabVIEW_UART:BUART:sRX:RxSts\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        status_5 => \LabVIEW_UART:BUART:rx_status_5\ ,
        status_4 => \LabVIEW_UART:BUART:rx_status_4\ ,
        status_3 => \LabVIEW_UART:BUART:rx_status_3\ ,
        interrupt => Net_23 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UARTReset:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \UARTReset:control_7\ ,
        control_6 => \UARTReset:control_6\ ,
        control_5 => \UARTReset:control_5\ ,
        control_4 => \UARTReset:control_4\ ,
        control_3 => \UARTReset:control_3\ ,
        control_2 => \UARTReset:control_2\ ,
        control_1 => \UARTReset:control_1\ ,
        control_0 => Net_20 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ByteCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23
        );
        Output = \ByteCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LabVIEW_UART:BUART:pollcount_1\
            + Net_21 * \LabVIEW_UART:BUART:pollcount_0\
        );
        Output = \LabVIEW_UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ByteCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_23 * \ByteCounter:CounterUDB:control_7\ * 
              !\ByteCounter:CounterUDB:count_stored_i\
        );
        Output = \ByteCounter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SpeakerPWM:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              !\SpeakerPWM:PWMUDB:prevCompare2\ * 
              \SpeakerPWM:PWMUDB:cmp2_less\
        );
        Output = \SpeakerPWM:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SpeakerPWM:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:cmp2_less\
        );
        Output = \SpeakerPWM:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SpeakerPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1165__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \SpeakerPWM:PWMUDB:control_7\
        );
        Output = \SpeakerPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LabVIEW_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LabVIEW_UART:BUART:rx_load_fifo\ * 
              \LabVIEW_UART:BUART:rx_fifofull\
        );
        Output = \LabVIEW_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LabVIEW_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        reset => \LabVIEW_UART:BUART:reset_reg\ ,
        clock => \LabVIEW_UART:Net_9\ ,
        cs_addr_2 => \LabVIEW_UART:BUART:rx_state_1\ ,
        cs_addr_1 => \LabVIEW_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \LabVIEW_UART:BUART:rx_bitclk_enable\ ,
        route_si => \LabVIEW_UART:BUART:rx_postpoll\ ,
        f0_load => \LabVIEW_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \LabVIEW_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \LabVIEW_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SpeakerPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \SpeakerPWM:PWMUDB:status_3\ ,
        status_2 => \SpeakerPWM:PWMUDB:status_2\ ,
        status_1 => \SpeakerPWM:PWMUDB:status_1\ ,
        status_0 => \SpeakerPWM:PWMUDB:status_0\ ,
        clk_en => Net_1165__SYNC_OUT );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1165__SYNC_OUT)

controlcell: Name =\SpeakerPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \SpeakerPWM:PWMUDB:control_7\ ,
        control_6 => \SpeakerPWM:PWMUDB:control_6\ ,
        control_5 => \SpeakerPWM:PWMUDB:control_5\ ,
        control_4 => \SpeakerPWM:PWMUDB:control_4\ ,
        control_3 => \SpeakerPWM:PWMUDB:control_3\ ,
        control_2 => \SpeakerPWM:PWMUDB:control_2\ ,
        control_1 => \SpeakerPWM:PWMUDB:control_1\ ,
        control_0 => \SpeakerPWM:PWMUDB:control_0\ ,
        clk_en => Net_1165__SYNC_OUT );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1165__SYNC_OUT)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ByteCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\
        );
        Output = \ByteCounter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ByteCounter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:per_equal\ * 
              !\ByteCounter:CounterUDB:overflow_reg_i\
        );
        Output = \ByteCounter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ByteCounter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_37 * !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ByteCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_40) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\
        );
        Output = \ByteCounter:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ByteCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ByteCounter:CounterUDB:cmp_out_i\ * 
              !\ByteCounter:CounterUDB:prevCompare\
        );
        Output = \ByteCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ByteCounter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_40 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ByteCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ByteCounter:CounterUDB:reload\ ,
        ce0_comb => \ByteCounter:CounterUDB:per_equal\ ,
        z0_comb => \ByteCounter:CounterUDB:status_1\ ,
        ce1_comb => \ByteCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \ByteCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ByteCounter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ByteCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_37 ,
        clock => Net_40 ,
        status_6 => \ByteCounter:CounterUDB:status_6\ ,
        status_5 => \ByteCounter:CounterUDB:status_5\ ,
        status_2 => \ByteCounter:CounterUDB:status_2\ ,
        status_1 => \ByteCounter:CounterUDB:status_1\ ,
        status_0 => \ByteCounter:CounterUDB:status_0\ ,
        interrupt => Net_41 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ByteCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_40 ,
        control_7 => \ByteCounter:CounterUDB:control_7\ ,
        control_6 => \ByteCounter:CounterUDB:control_6\ ,
        control_5 => \ByteCounter:CounterUDB:control_5\ ,
        control_4 => \ByteCounter:CounterUDB:control_4\ ,
        control_3 => \ByteCounter:CounterUDB:control_3\ ,
        control_2 => \ByteCounter:CounterUDB:control_2\ ,
        control_1 => \ByteCounter:CounterUDB:control_1\ ,
        control_0 => \ByteCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ByteReceived
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =CommandReceived
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =LEDOffInterrupt
        PORT MAP (
            interrupt => Net_722 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =NoteInterrupt
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(20)] 
    interrupt: Name =TurnSpeakerOff
        PORT MAP (
            interrupt => Net_1245 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_792 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Speaker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Speaker(0)__PA ,
        pin_input => Net_1166 ,
        pad => Speaker(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_21 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_16 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_77 ,
            dclk_0 => Net_77_local ,
            dclk_glb_1 => Net_40 ,
            dclk_1 => Net_40_local ,
            dclk_glb_2 => Net_1162 ,
            dclk_2 => Net_1162_local ,
            dclk_glb_3 => \LabVIEW_UART:Net_9\ ,
            dclk_3 => \LabVIEW_UART:Net_9_local\ ,
            dclk_glb_4 => Net_728 ,
            dclk_4 => Net_728_local ,
            dclk_glb_5 => Net_1319 ,
            dclk_5 => Net_1319_local ,
            dclk_glb_6 => Net_117 ,
            dclk_6 => Net_117_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\LEDDuration:TimerHW\
        PORT MAP (
            clock => Net_728 ,
            enable => __ONE__ ,
            tc => \LEDDuration:Net_51\ ,
            cmp => \LEDDuration:Net_261\ ,
            irq => Net_722 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\NoteTimer:TimerHW\
        PORT MAP (
            clock => Net_117 ,
            enable => __ONE__ ,
            tc => \NoteTimer:Net_51\ ,
            cmp => \NoteTimer:Net_261\ ,
            irq => Net_62 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\SpeakerClockConverter:CounterHW\
        PORT MAP (
            clock => Net_1162 ,
            enable => __ZERO__ ,
            tc => Net_1165 ,
            cmp => \SpeakerClockConverter:Net_47\ ,
            irq => \SpeakerClockConverter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\SpeakerTimer:TimerHW\
        PORT MAP (
            clock => Net_1319 ,
            enable => __ONE__ ,
            tc => \SpeakerTimer:Net_51\ ,
            cmp => \SpeakerTimer:Net_261\ ,
            irq => Net_1245 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |     LED(0) | In(Net_792)
-----+-----+-------+-----------+------------------+------------+-------------
  12 |   3 |       |      NONE |         CMOS_OUT | Speaker(0) | In(Net_1166)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_1(0) | FB(Net_21)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_16)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.043ms
Digital Placement phase: Elapsed time ==> 1s.526ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Symphonius_r.vh2" --pcf-path "Symphonius.pco" --des-name "Symphonius" --dsf-path "Symphonius.dsf" --sdc-path "Symphonius.sdc" --lib-path "Symphonius_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.719ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Symphonius_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.449ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.638ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.639ms
API generation phase: Elapsed time ==> 1s.888ms
Dependency generation phase: Elapsed time ==> 0s.042ms
Cleanup phase: Elapsed time ==> 0s.000ms
