Library {
  Name			  "xrbsComm_r3"
  Version		  5.1
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  Created		  "Tue Feb 04 18:34:41 2003"
  Creator		  "singhj"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "annr"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri May 21 16:16:12 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:49>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xrbsComm_r3"
    Location		    [116, 128, 358, 422]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "BPSK \nAWGN \nChannel"
      Ports		      [3, 1]
      Position		      [20, 118, 90, 222]
      FontSize		      10
      ShowPortLabels	      off
      TreatAsAtomicUnit	      off
      MaskType		      "BPSK AWGN Channel"
      MaskDescription	      "Binary Phase Shift Keying Additive White Gaussi"
"an Noise Channel.  Adds scaled white Gaussian nose to an input signal."
      MaskHelp		      "web(xldoclink('BPSK \nAWGN \nChannel'));"
      MaskPromptString	      "Decimal Seed Value"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "seed=@1;"
      MaskInitialization      "[bg,fg] = xlcmap('XBlock',0);\niPos = get_param"
"(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);\niCx=iWid"
"th/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'din');\nport_label('"
"input',2,'snr');\nport_label('input',3,'reset');\nport_label('output',1,'dout"
"');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "510"
      System {
	Name			"BPSK \nAWGN \nChannel"
	Location		[257, 356, 1044, 931]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [30, 43, 60, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "snr"
	  Position		  [25, 178, 55, 192]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [25, 223, 55, 237]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [520, 68, 565, 132]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  "off"
	  period		  "1"
	  use_carryin		  "off"
	  use_carryout		  "off"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  use_core		  "on"
	  pipeline		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [35, 76, 70, 94]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "1"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [35, 111, 70, 129]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "-1"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "2"
	  bin_pt		  "0"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [390, 190, 430, 230]
	  SourceBlock		  "xbsIndex_r3/Convert"
	  SourceType		  "Xilinx Converter Block"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "16"
	  bin_pt		  "11"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  inserted_by_tool	  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [315, 65, 355, 105]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "14"
	  reg_retiming		  "off"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  accept_only_valid	  "off"
	  init_zero		  "on"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Input  Conversion"
	  Ports			  [1, 1]
	  Position		  [100, 170, 130, 200]
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "Input  Conversion"
	    Location		    [317, 421, 575, 519]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "57"
	    Block {
	      BlockType		      Inport
	      Name		      " "
	      Position		      [25, 43, 55, 57]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub1"
	      Ports		      [2, 1]
	      Position		      [310, 40, 340, 80]
	      SourceBlock	      "xbsIndex_r3/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor"
	      mode		      "Addition"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      use_core		      "on"
	      gen_core		      "on"
	      pipeline		      "off"
	      use_rpm		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CMult"
	      Ports		      [1, 1]
	      Position		      [200, 27, 250, 73]
	      SourceBlock	      "xbsIndex_r3/CMult"
	      SourceType	      "Xilinx Constant Multiplier"
	      const		      "16"
	      const_n_bits	      "5"
	      const_bin_pt	      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      mem_type		      "Distributed RAM"
	      pipeline		      "off"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CMult1"
	      Ports		      [1, 1]
	      Position		      [175, 104, 215, 146]
	      SourceBlock	      "xbsIndex_r3/CMult"
	      SourceType	      "Xilinx Constant Multiplier"
	      const		      "10"
	      const_n_bits	      "4"
	      const_bin_pt	      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      mem_type		      "Distributed RAM"
	      pipeline		      "off"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift"
	      Ports		      [1, 1]
	      Position		      [235, 111, 280, 139]
	      SourceBlock	      "xbsIndex_r3/Shift"
	      SourceType	      "Xilinx Shift Block"
	      shift_dir		      "Right"
	      shift_bits	      "4"
	      precision		      "User Defined"
	      arith_type	      "Unsigned"
	      n_bits		      "4"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice"
	      Ports		      [1, 1]
	      Position		      [110, 31, 150, 69]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Upper Bit Location + Width"
	      nbits		      "4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [110, 106, 150, 144]
	      SourceBlock	      "xbsIndex_r3/Slice"
	      SourceType	      "Xilinx Slice Block"
	      mode		      "Lower Bit Location + Width"
	      nbits		      "4"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      boolean_output	      "off"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "conv"
	      Position		      [400, 53, 430, 67]
	    }
	    Line {
	      SrcBlock		      "Slice"
	      SrcPort		      1
	      DstBlock		      "CMult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "CMult1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "AddSub1"
	      SrcPort		      1
	      DstBlock		      "conv"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CMult"
	      SrcPort		      1
	      DstBlock		      "AddSub1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " "
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Slice"
		DstPort			1
	      }
	      Branch {
		Points			[0, 75]
		DstBlock		"Slice1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "CMult1"
	      SrcPort		      1
	      DstBlock		      "Shift"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "AddSub1"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mult"
	  Ports			  [2, 1]
	  Position		  [315, 163, 355, 252]
	  SourceBlock		  "xbsIndex_r3/Mult"
	  SourceType		  "Xilinx Multiplier"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "2"
	  explicit_period	  "off"
	  period		  "1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mult_type		  "Parallel"
	  oversample		  "2"
	  use_embedded		  "on"
	  pipeline		  "off"
	  use_rpm		  "off"
	  placement_style	  "Rectangular Shape"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [160, 34, 185, 136]
	  SourceBlock		  "xbsIndex_r3/Mux"
	  SourceType		  "Xilinx Multiplexer Block"
	  inputs		  "2"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  explicit_period	  "off"
	  period		  "-1"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  mux_type		  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ROM"
	  Ports			  [1, 1]
	  Position		  [175, 175, 240, 195]
	  SourceBlock		  "xbsIndex_r3/ROM"
	  SourceType		  "Xilinx Single Port Read-Only Memory"
	  depth			  "256"
	  initVector		  "((2*10.^(0.1*(([0:255]/10) - 0.6*floor([0:2"
"55]/16) ))).^(-0.5))*1.0023"
	  arith_type		  "Unsigned"
	  n_bits		  "15"
	  bin_pt		  "15"
	  latency		  "1"
	  init_zero		  "on"
	  explicit_period	  "off"
	  period		  "1"
	  rst			  "off"
	  init_reg		  "0"
	  en			  "off"
	  dbl_ovrd		  "off"
	  show_param		  "off"
	  distributed_mem	  "off"
	  use_rpm		  "off"
	  gen_core		  "on"
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "White Gaussian \nNoise Generator"
	  Ports			  [1, 1]
	  Position		  [175, 217, 240, 243]
	  SourceBlock		  "xrbsComm_r3/White Gaussian \nNoise Generato"
"r"
	  SourceType		  "White Gaussian Noise Generator"
	  seed			  "512"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [645, 93, 675, 107]
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "White Gaussian \nNoise Generator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, -95]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "White Gaussian \nNoise Generator"
	  SrcPort		  1
	  DstBlock		  "Mult"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "snr"
	  SrcPort		  1
	  DstBlock		  "Input  Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mult"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ROM"
	  SrcPort		  1
	  DstBlock		  "Mult"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input  Conversion"
	  SrcPort		  1
	  DstBlock		  "ROM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The WGNG block generates a probability dens"
"ity function (PDF) that is Gaussian to within .2% for \n4.8 standard deviatio"
"ns from the mean.  The PDF is scaled based on the value of the signal to nois"
"e\nratio to achieve the desired noise variance.  The SNR input is defined as "
"(Eb/No) in dB for uncoded BPSK\nwith unit symbol energy (Es = 1).  If the SNR"
" input is of type UFix8_4, the valid range is from 0.0 to 15.9375 \nin steps "
"of 0.0625dB.  To use the AWGN in a system with coding and/or to use the core "
"with different\nmodulation formats, it is necessary to adjust the SNR value t"
"o accommodate the difference in spectral\nefficiency.  If we have BPSK modula"
"tion with rate 1/2 coding and keep Es = 1and No constant, then Eb = 2\nand Eb"
"/No = SNR + 3 dB.  If we have uncoded QPSK modulation with I = +/-1 and Q = +"
"/-1 and add \nindependent noise sequences, then each channel looks like and i"
"ndependent BPSK channel and the\nEb/No = SNR.  If we then add rate 1/2 coding"
" to the QPSK case, we have Eb/No = SNR + 3 dB.\n\nFor more information see:\n"
"\n[1] A. Ghazel, E. Boutillon, J. L. Danger, G. Gulak and H. Laamari, \"Desig"
"n and Performance Analysis of a\nHigh Speed AWGN Communication Channel Emulat"
"or\" IEEE PACRIM Conference, Victoria, B. C., Aug.\n2001.\n[2] Xilinx Data Sh"
"eet: Additive White Gaussian Noise (AWGN) Core v1.0, Xilinx, Inc. October 200"
"2\n"
	  Position		  [53, 414]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontSize		  12
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "White Gaussian \nNoise Generator"
      Ports		      [1, 1]
      Position		      [135, 120, 205, 220]
      TreatAsAtomicUnit	      off
      MaskType		      "White Gaussian Noise Generator"
      MaskDescription	      "White Gaussian Noise Generator.  Generates whit"
"e Gaussian noise using a combination of the Box-Muller algorithm and the cent"
"ral limit theorem."
      MaskHelp		      "web(xlhtmldoclink('White Gaussian  Noise Genera"
"tor'));"
      MaskPromptString	      "Seed"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "seed=@1;"
      MaskInitialization      "old_seed = rand('seed');\nrand('seed',seed);\ni"
"nit1 = [dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) dec2hex(floor(rand*16"
")) ...\n		dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) dec2h"
"ex(floor(rand*16)) ...\n		dec2hex(floor(rand*16)) dec2hex(floor"
"(rand*16)) dec2hex(floor(rand*16)) ...\n		dec2hex(floor(rand*16"
")) dec2hex(floor(rand*16)) dec2hex(floor(rand*16))];\nseed1 = hex2dec(init1);"
"\ninit2 = [dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) dec2hex(floor(rand"
"*16)) ...\n		dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) de"
"c2hex(floor(rand*16)) ...\n		dec2hex(floor(rand*16)) dec2hex(fl"
"oor(rand*16)) dec2hex(floor(rand*16)) ...\n		dec2hex(floor(rand"
"*16)) dec2hex(floor(rand*16)) dec2hex(floor(rand*16))];\nseed2 = hex2dec(init"
"2);\ninit3 = [dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) dec2hex(floor(r"
"and*16)) ...\n		dec2hex(floor(rand*16)) dec2hex(floor(rand*16))"
" dec2hex(floor(rand*16)) ...\n		dec2hex(floor(rand*16)) dec2hex"
"(floor(rand*16)) dec2hex(floor(rand*16)) ...\n		dec2hex(floor(r"
"and*16)) dec2hex(floor(rand*16)) dec2hex(floor(rand*16))];\nseed3 = hex2dec(i"
"nit3);\ninit4 = [dec2hex(floor(rand*16)) dec2hex(floor(rand*16)) dec2hex(floo"
"r(rand*16)) ...\n		dec2hex(floor(rand*16)) dec2hex(floor(rand*1"
"6)) dec2hex(floor(rand*16)) ...\n		dec2hex(floor(rand*16)) dec2"
"hex(floor(rand*16)) dec2hex(floor(rand*16)) ...\n		dec2hex(floo"
"r(rand*16)) dec2hex(floor(rand*16)) dec2hex(floor(rand*16))];\nseed4 = hex2de"
"c(init4);\nrand('seed',old_seed);\n\n\n[bg,fg] = xlcmap('XBlock',0);\niPos = "
"get_param(gcb,'Position');\niWidth=iPos(3)-iPos(1); iHeight=iPos(4)-iPos(2);"
"\niCx=iWidth/2;\niCy=iHeight/2;\n[logoX, logoY] = xlogo(iPos);\n\n"
      MaskDisplay	      "patch([0 iWidth iWidth 0],[0 0 iHeight iHeight]"
" , bg);\npatch(logoX,logoY , fg);\nport_label('input',1,'reset');\nport_label"
"('output',1,'noise');\nplot([0 0 iWidth iWidth 0], [0 iHeight iHeight 0 0]);"
"\n"
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "512"
      System {
	Name			"White Gaussian \nNoise Generator"
	Location		[108, 161, 890, 651]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  " reset"
	  Position		  [15, 33, 45, 47]
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  Ports			  [2, 1]
	  Position		  [250, 48, 295, 92]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  off
	  gen_core		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  Ports			  [2, 1]
	  Position		  [250, 158, 295, 202]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  off
	  gen_core		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub2"
	  Ports			  [2, 1]
	  Position		  [400, 103, 445, 147]
	  SourceBlock		  "xbsIndex_r3/AddSub"
	  SourceType		  "Xilinx Adder/Subtractor"
	  mode			  "Addition"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "1"
	  explicit_period	  off
	  period		  "1"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  dbl_ovrd		  off
	  show_param		  off
	  use_core		  on
	  pipeline		  off
	  use_rpm		  off
	  gen_core		  on
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Box-Muller1"
	  Ports			  [1, 1]
	  Position		  [105, 22, 150, 58]
	  TreatAsAtomicUnit	  off
	  MaskType		  "Box-Muller"
	  MaskPromptString	  "f_init1(17:1)|f_init2(25:1)|f_init3(29:1)|f"
"_init4(31:1)|f_init5(41:1)|g_init(47:1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "f_init1=@1;f_init2=@2;f_init3=@3;f_init4=@4"
";f_init5=@5;g_init=@6;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "bitget(seed1, 17:-1:1)|bitget(seed1, 25:-1:"
"1)|bitget(seed1, 29:-1:1)|bitget(seed1, 31:-1:1)|bitget(seed1, 41:-1:1)|bitge"
"t(seed1, 47:-1:1)"
	  System {
	    Name		    "Box-Muller1"
	    Location		    [105, 152, 846, 666]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      " reset"
	      Position		      [45, 73, 75, 87]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [450, 70, 490, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "10"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [345, 68, 390, 112]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "20"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "f"
	      Ports		      [1, 1]
	      Position		      [190, 62, 250, 98]
	      TreatAsAtomicUnit	      off
	      MaskType		      "f_rom"
	      MaskPromptString	      "init1(17:1)|init2(25:1)|init3(29:1)|ini"
"t4(31:1)|init5(41:1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "init1=@1;init2=@2;init3=@3;init4=@4;ini"
"t5=@5;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "f_init1|f_init2|f_init3|f_init4|f_init5"
	      System {
		Name			"f"
		Location		[13, 74, 927, 725]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset "
		  Position		  [50, 78, 80, 92]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [470, 122, 510, 173]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [550, 120, 590, 160]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat2"
		  Ports			  [2, 1]
		  Position		  [635, 110, 675, 150]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [585, 233, 620, 257]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay6"
		  Ports			  [1, 1]
		  Position		  [585, 283, 620, 307]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay7"
		  Ports			  [1, 1]
		  Position		  [585, 338, 620, 362]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [585, 393, 620, 417]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay9"
		  Ports			  [1, 1]
		  Position		  [585, 448, 620, 472]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux5"
		  Ports			  [6, 1]
		  Position		  [825, 264, 855, 481]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "5"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [390, 234, 455, 256]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-1.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [395, 285, 460, 305]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-2.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [395, 339, 465, 361]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-3.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [395, 393, 465, 417]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-4.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [400, 447, 470, 473]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-5.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM5"
		  Ports			  [1, 1]
		  Position		  [715, 117, 790, 143]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0 1 0 2 0 1 0 3 0 1 0 2 0 1 0 4]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "2"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero"
		  Ports			  [1, 1]
		  Position		  [295, 171, 330, 189]
		  TreatAsAtomicUnit	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "iszero"
		    Location		    [157, 93, 431, 255]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [45, 33, 75, 47]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [45, 62, 85, 78]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel1"
		    Ports		    [2, 1]
		    Position		    [205, 24, 260, 86]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [385, 48, 415, 62]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel1"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero1"
		  Ports			  [1, 1]
		  Position		  [290, 117, 325, 133]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero1"
		    Location		    [152, 186, 397, 271]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [140, 103, 170, 117]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [145, 127, 185, 143]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel2"
		    Ports		    [2, 1]
		    Position		    [250, 99, 290, 146]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [340, 118, 370, 132]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel2"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero2"
		  Ports			  [1, 1]
		  Position		  [290, 65, 325, 85]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero2"
		    Location		    [157, 332, 453, 481]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [30, 33, 60, 47]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [25, 57, 65, 73]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel3"
		    Ports		    [2, 1]
		    Position		    [200, 25, 245, 80]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [345, 48, 375, 62]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel3"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero3"
		  Ports			  [1, 1]
		  Position		  [290, 21, 320, 39]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero3"
		    Location		    [208, 81, 903, 748]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [50, 73, 80, 87]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [45, 107, 85, 123]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel4"
		    Ports		    [2, 1]
		    Position		    [140, 61, 185, 134]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [275, 93, 305, 107]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel4"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_17_2"
		  Ports			  [1, 1]
		  Position		  [65, 235, 110, 255]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_17"
		  MaskPromptString	  "init(17:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init1"
		  System {
		    Name		    "lfsr_17_2"
		    Location		    [94, 98, 899, 714]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 473, 55, 487]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [145, 34, 190, 76]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 206, 335, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:15)"
		    System {
		    Name		    "x1"
		    Location		    [214, 78, 932, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [15, 168, 45, 182]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [305, 91, 410, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(1) init(2)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [240, 48, 270, 62]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 37, 380, 108]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [235, 82, 275, 98]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [445, 68, 475, 82]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [210, 100, 250, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [445, 113, 475, 127]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [145, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:17)"
		    System {
		    Name		    "x5"
		    Location		    [288, 327, 834, 567]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 93, 45, 107]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [225, 81, 330, 139]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(1) init(2) init(3)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 46, 380, 124]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [235, 97, 275, 113]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [470, 78, 500, 92]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [135, 90, 175, 130]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [420, 103, 450, 117]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:14)"
		    System {
		    Name		    "x6"
		    Location		    [202, 75, 943, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 173, 50, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [214, 78, 932, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 45, 390, 125]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [235, 97, 275, 113]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [450, 78, 480, 92]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [200, 105, 240, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [450, 118, 480, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [295, 296, 335, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:16)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 118, 45, 132]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 203, 45, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 106, 430, 164]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [215, 53, 245, 67]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [345, 41, 390, 119]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [215, 92, 255, 108]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [570, 73, 600, 87]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [150, 115, 190, 155]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [505, 128, 535, 142]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -330]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [110, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -110]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -130; 20, 0]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 5; 210, 0; 0, -5]
		    Branch {
		    Points		    [0, -115]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"17 + X^3 + 1"
		    Position		    [402, 519]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_25_1"
		  Ports			  [1, 1]
		  Position		  [65, 283, 105, 307]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_25"
		  MaskPromptString	  "init(25:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init2"
		  System {
		    Name		    "lfsr_25_1"
		    Location		    [54, 93, 884, 691]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 438, 50, 452]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [280, 206, 320, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:23)"
		    System {
		    Name		    "x1"
		    Location		    [266, 75, 999, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 98, 90, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [315, 86, 420, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 95, 190, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [550, 108, 580, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [280, 41, 320, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:25)"
		    System {
		    Name		    "x5"
		    Location		    [266, 75, 999, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 86, 435, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [195, 95, 235, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [520, 108, 550, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [120, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [280, 121, 320, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:22)"
		    System {
		    Name		    "x6"
		    Location		    [266, 75, 999, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [280, 91, 385, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [145, 100, 185, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [470, 113, 500, 127]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [45, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [270, 296, 310, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:24)"
		    System {
		    Name		    "x7"
		    Location		    [266, 75, 999, 742]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 188, 45, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 96, 430, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 105, 265, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [575, 118, 605, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -325]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [165, 0; 0, -95]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [230, 0; 0, -15]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"25 + X^3 + 1"
		    Position		    [352, 474]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_29_2"
		  Ports			  [1, 1]
		  Position		  [65, 338, 105, 362]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_29"
		  MaskPromptString	  "init(29:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init3"
		  System {
		    Name		    "lfsr_29_2"
		    Location		    [208, 81, 903, 732]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 418, 45, 432]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [460, 120, 500, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [290, 41, 330, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [133, 327, 845, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 91, 415, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 100, 180, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 113, 620, 127]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:26)"
		    System {
		    Name		    "x6"
		    Location		    [288, 327, 846, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 193, 45, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 105, 205, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 118, 590, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 206, 325, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:27)"
		    System {
		    Name		    "x7"
		    Location		    [288, 327, 846, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [340, 86, 445, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 95, 180, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [525, 108, 555, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [288, 327, 846, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [370, 86, 475, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 95, 265, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 108, 590, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 290; -230, 0; 0, -25]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [65, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 225; -320, 0; 0, -295]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [115, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0; 0, 10]
		    Branch {
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [-40, 0; 0, -130]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -170]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -185]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -45]
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0; 0, -20]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"29 + X^2 + 1"
		    Position		    [327, 479]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_31_2"
		  Ports			  [1, 1]
		  Position		  [65, 396, 105, 414]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_31"
		  MaskPromptString	  "init(31:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init4"
		  System {
		    Name		    "lfsr_31_2"
		    Location		    [58, 112, 898, 653]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 393, 45, 407]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [133, 327, 845, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 95, 220, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [85, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:30)"
		    System {
		    Name		    "x6"
		    Location		    [85, 376, 797, 668]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 96, 435, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 105, 220, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [600, 118, 630, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [110, 0; 0, -45]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:31)"
		    System {
		    Name		    "x7"
		    Location		    [133, 327, 845, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 193, 50, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [175, 95, 215, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [288, 327, 846, 619]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [275, 86, 380, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [155, 95, 195, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -35; -250, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [75, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -30; -240, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [90, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [95, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40; -235, 0; 0, 30]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [115, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -440, 0; 0, 295]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -50; -415, 0; 0, -20]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -55; -415, 0; 0, -20]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -50; -410, 0; 0, -30]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 50; -430, 0; 0, -40]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [220, 0; 0, -45]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -95]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    Branch {
		    Points		    [0, -120]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [45, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"31 + X^3 + 1"
		    Position		    [367, 474]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_41_2"
		  Ports			  [1, 1]
		  Position		  [65, 448, 105, 472]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_41"
		  MaskPromptString	  "init(41:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init5"
		  System {
		    Name		    "lfsr_41_2"
		    Location		    [47, 102, 895, 700]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 448, 45, 462]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:38)"
		    System {
		    Name		    "x1"
		    Location		    [13, 340, 906, 632]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [360, 86, 465, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [190, 95, 230, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -55]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:41)"
		    System {
		    Name		    "x5"
		    Location		    [13, 340, 906, 632]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 208, 45, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [455, 86, 560, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(9) init(8) init(7) init(6) "
"init(5) init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [245, 95, 285, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(10)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-10"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -90]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:39)"
		    System {
		    Name		    "x6"
		    Location		    [13, 340, 906, 632]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 203, 55, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [365, 86, 470, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -85]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:40)"
		    System {
		    Name		    "x7"
		    Location		    [13, 340, 906, 632]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [35, 188, 65, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -70]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [60, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -325]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -95]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [165, 0]
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"41 + X^3 + 1"
		    Position		    [357, 499]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "f(s')"
		  Position		  [885, 369, 910, 381]
		}
		Line {
		  SrcBlock		  "lfsr_17_2"
		  SrcPort		  1
		  Points		  [90, 0]
		  Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -65]
		    DstBlock		    "iszero"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_25_1"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -170]
		    DstBlock		    "iszero1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_29_2"
		  SrcPort		  1
		  Points		  [140, 0]
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -275]
		    DstBlock		    "iszero2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_31_2"
		  SrcPort		  1
		  Points		  [160, 0]
		  Branch {
		    Points		    [0, -375]
		    DstBlock		    "iszero3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_41_2"
		  SrcPort		  1
		  DstBlock		  "ROM4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat2"
		  SrcPort		  1
		  DstBlock		  "ROM5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM5"
		  SrcPort		  1
		  Points		  [0, 155]
		  DstBlock		  "Mux5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "Concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Mux5"
		  SrcPort		  1
		  DstBlock		  "f(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Delay7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Delay8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Delay9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero"
		  SrcPort		  1
		  Points		  [105, 0; 0, -20]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "iszero1"
		  SrcPort		  1
		  Points		  [110, 0; 0, 10]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero2"
		  SrcPort		  1
		  Points		  [205, 0]
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero3"
		  SrcPort		  1
		  Points		  [295, 0]
		  DstBlock		  "Concat2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [160, 0; 0, 75]
		  DstBlock		  "Mux5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Delay6"
		  SrcPort		  1
		  Points		  [150, 0; 0, 60]
		  DstBlock		  "Mux5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay7"
		  SrcPort		  1
		  Points		  [130, 0; 0, 40]
		  DstBlock		  "Mux5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [120, 0; 0, 20]
		  DstBlock		  "Mux5"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Delay9"
		  SrcPort		  1
		  DstBlock		  "Mux5"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "reset "
		  SrcPort		  1
		  Points		  [15, 0; 0, 90; -55, 0; 0, 70]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "lfsr_25_1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    Points		    [0, 55]
		    DstBlock		    "lfsr_41_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "lfsr_31_2"
		    DstPort		    1
		    }
		    }
		    Branch {
		    DstBlock		    "lfsr_29_2"
		    DstPort		    1
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "lfsr_17_2"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "g"
	      Ports		      [1, 1]
	      Position		      [190, 159, 255, 191]
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "g_init(47:1)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "init=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "g_init"
	      System {
		Name			"g"
		Location		[222, 255, 736, 595]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [15, 68, 45, 82]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [425, 55, 465, 95]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [290, 48, 355, 102]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "256"
		  initVector		  "sqrt(2) * cos(pi*((0:255) + 0.5)*2^"
"(-8)) "
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "8"
		  latency		  "1"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_47_5"
		  Ports			  [1, 1]
		  Position		  [70, 60, 140, 90]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_47"
		  MaskPromptString	  "init(47:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init"
		  System {
		    Name		    "lfsr_47_5"
		    Location		    [273, 87, 1031, 738]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 733, 50, 747]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat3"
		    Ports		    [2, 1]
		    Position		    [590, 440, 630, 480]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat4"
		    Ports		    [2, 1]
		    Position		    [590, 540, 630, 580]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat5"
		    Ports		    [2, 1]
		    Position		    [665, 500, 705, 540]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat6"
		    Ports		    [2, 1]
		    Position		    [835, 355, 875, 395]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [135, 119, 180, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 209, 185, 251]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [140, 374, 185, 416]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [140, 449, 185, 491]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [140, 529, 185, 571]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [145, 609, 190, 651]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [415, 40, 455, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x10"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(10:8:42)"
		    System {
		    Name		    "x10"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "  "
		    Position		    [30, 33, 60, 47]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 118, 45, 132]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 16, 350, 74]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [115, 25, 155, 65]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 38, 510, 52]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "  "
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [30, 0; 0, -70]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x11"
		    Ports		    [2, 1]
		    Position		    [290, 211, 330, 249]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(11:8:43)"
		    System {
		    Name		    "x11"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 88, 45, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 158, 55, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [95, 75, 135, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [460, 88, 490, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [5, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x12"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(12:8:44)"
		    System {
		    Name		    "x12"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 158, 45, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 66, 350, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 75, 180, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 88, 465, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x13"
		    Ports		    [2, 1]
		    Position		    [290, 376, 330, 414]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(13:8:45)"
		    System {
		    Name		    "x13"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " 1"
		    Position		    [15, 178, 45, 192]
		    ShowName		    off
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 95, 205, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [595, 108, 625, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " 1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "reset"
		    Position		    [26, 196]
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x14"
		    Ports		    [2, 1]
		    Position		    [285, 451, 325, 489]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(14:8:46)"
		    System {
		    Name		    "x14"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 163, 45, 177]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [250, 66, 355, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 75, 190, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [570, 88, 600, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x15"
		    Ports		    [2, 1]
		    Position		    [285, 531, 325, 569]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(15:8:47)"
		    System {
		    Name		    "x15"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 83, 45, 97]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [260, 71, 365, 129]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 80, 155, 120]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 93, 510, 107]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x16"
		    Ports		    [2, 1]
		    Position		    [290, 611, 330, 649]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(16:8:40)"
		    System {
		    Name		    "x16"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 88, 90, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [65, 208, 95, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 75, 155, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [410, 88, 440, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [415, 120, 455, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [420, 210, 460, 250]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [415, 295, 455, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [415, 375, 455, 415]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [415, 450, 455, 490]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [415, 530, 455, 570]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [415, 610, 455, 650]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(8)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x9"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(9:8:41)"
		    System {
		    Name		    "x9"
		    Location		    [13, 340, 535, 557]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [265, 86, 370, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 108, 465, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [945, 368, 975, 382]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 205; -245, 0; 0, -25]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [50, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -480, 0; 0, 595]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -390, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [0, -5; 25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -375, 0; 0, -65]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [25, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -35; -405, 0; 0, -60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x10"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210; -260, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x11"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 200; -270, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x12"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -240, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x13"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -260, 0; 0, -30]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x14"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x15"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x16"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -35; -400, 0; 0, -50]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Concat3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 210; -435, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat3"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Concat5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [30, 0; 0, 55]
		    DstBlock		    "Concat3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -395, 0; 0, -55]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150; -420, 0; 0, -630]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30; -380, 0; 0, -60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Concat4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -455, 0; 0, -560]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -25; -380, 0; 0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 175]
		    DstBlock		    "Concat6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat5"
		    SrcPort		    1
		    Points		    [55, 0; 0, -135]
		    DstBlock		    "Concat6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat6"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [210, 0; 0, -75]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "x9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [140, 0; 0, -10]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x10"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x13"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x14"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x15"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x16"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"47 + X^5 + 1"
		    Position		    [227, 784]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "g(s')"
		  Position		  [515, 68, 545, 82]
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lfsr_47_5"
		  SrcPort		  1
		  DstBlock		  "ROM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "g(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "lfsr_47_5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bm"
	      Position		      [690, 83, 720, 97]
	    }
	    Line {
	      SrcBlock		      "g"
	      SrcPort		      1
	      Points		      [40, 0; 0, -75]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "f"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "bm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      " reset"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"f"
		DstPort			1
	      }
	      Branch {
		Points			[0, 95]
		DstBlock		"g"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Box-Muller2"
	  Ports			  [1, 1]
	  Position		  [105, 85, 155, 115]
	  TreatAsAtomicUnit	  off
	  MaskType		  "Box-Muller"
	  MaskPromptString	  "f_init1(17:1)|f_init2(25:1)|f_init3(29:1)|f"
"_init4(31:1)|f_init5(41:1)|g_init(47:1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "f_init1=@1;f_init2=@2;f_init3=@3;f_init4=@4"
";f_init5=@5;g_init=@6;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "bitget(seed2, 17:-1:1)|bitget(seed2, 25:-1:"
"1)|bitget(seed2, 29:-1:1)|bitget(seed2, 31:-1:1)|bitget(seed2, 41:-1:1)|bitge"
"t(seed2, 47:-1:1)"
	  System {
	    Name		    "Box-Muller2"
	    Location		    [44, 228, 866, 510]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [35, 58, 65, 72]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [370, 70, 410, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "10"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [265, 68, 310, 112]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "20"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fr1"
	      Ports		      [1, 1]
	      Position		      [120, 47, 195, 83]
	      TreatAsAtomicUnit	      off
	      MaskType		      "f_rom"
	      MaskPromptString	      "init1(17:1)|init2(25:1)|init3(29:1)|ini"
"t4(31:1)|init5(41:1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "init1=@1;init2=@2;init3=@3;init4=@4;ini"
"t5=@5;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "f_init1|f_init2|f_init3|f_init4|f_init5"
	      System {
		Name			"fr1"
		Location		[73, 115, 912, 663]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [25, 103, 55, 117]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [405, 160, 445, 200]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [465, 100, 505, 140]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat2"
		  Ports			  [2, 1]
		  Position		  [535, 90, 575, 130]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay5"
		  Ports			  [1, 1]
		  Position		  [570, 228, 605, 252]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay6"
		  Ports			  [1, 1]
		  Position		  [570, 278, 605, 302]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay7"
		  Ports			  [1, 1]
		  Position		  [570, 323, 605, 347]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay8"
		  Ports			  [1, 1]
		  Position		  [570, 368, 605, 392]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay9"
		  Ports			  [1, 1]
		  Position		  [570, 413, 605, 437]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux5"
		  Ports			  [6, 1]
		  Position		  [710, 233, 745, 417]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "5"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [360, 229, 420, 251]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-1.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [360, 280, 425, 300]
		  NamePlacement		  "alternate"
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-2.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [355, 324, 425, 346]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-3.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [355, 368, 425, 392]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-4.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [360, 413, 425, 437]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-5.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM6"
		  Ports			  [1, 1]
		  Position		  [600, 76, 675, 144]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0 1 0 2 0 1 0 3 0 1 0 2 0 1 0 4]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "2"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero"
		  Ports			  [1, 1]
		  Position		  [275, 191, 310, 209]
		  TreatAsAtomicUnit	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "iszero"
		    Location		    [157, 93, 431, 219]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [45, 33, 75, 47]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const "
		    Ports		    [0, 1]
		    Position		    [25, 61, 60, 79]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel1"
		    Ports		    [2, 1]
		    Position		    [110, 24, 165, 86]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [200, 48, 230, 62]
		    }
		    Line {
		    SrcBlock		    "const "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel1"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero1"
		  Ports			  [1, 1]
		  Position		  [275, 147, 310, 163]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero1"
		    Location		    [152, 186, 397, 271]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [30, 13, 60, 27]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [25, 42, 60, 58]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel2"
		    Ports		    [2, 1]
		    Position		    [125, 26, 165, 59]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "sel2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 5; 45, 0]
		    DstBlock		    "sel2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel2"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero2"
		  Ports			  [1, 1]
		  Position		  [275, 100, 310, 120]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero2"
		    Location		    [157, 332, 453, 481]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [35, 18, 65, 32]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [30, 56, 65, 74]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel3"
		    Ports		    [2, 1]
		    Position		    [120, 25, 165, 80]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "sel3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "sel3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel3"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero3"
		  Ports			  [1, 1]
		  Position		  [275, 61, 305, 79]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero3"
		    Location		    [208, 81, 903, 748]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [50, 73, 80, 87]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 105, 85, 125]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel4"
		    Ports		    [2, 1]
		    Position		    [140, 61, 185, 134]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [245, 93, 275, 107]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel4"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_17_2"
		  Ports			  [1, 1]
		  Position		  [50, 415, 95, 435]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_17"
		  MaskPromptString	  "init(17:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init1"
		  System {
		    Name		    "lfsr_17_2"
		    Location		    [238, 78, 932, 732]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 473, 55, 487]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [145, 34, 190, 76]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 206, 335, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:15)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [15, 168, 45, 182]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [305, 91, 410, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 78, 85, 102]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [165, 0; 0, 20; 30, 0; 0, -20]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [210, 100, 250, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [445, 113, 475, 127]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [145, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:17)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 93, 45, 107]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [225, 81, 330, 139]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 93, 120, 117]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [165, 0; 0, -15]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [135, 90, 175, 130]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [420, 103, 450, 117]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:14)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 173, 50, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [200, 105, 240, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [450, 118, 480, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [295, 296, 335, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:16)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 118, 45, 132]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 203, 45, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 106, 430, 164]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [145, 48, 175, 62]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [345, 53, 390, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [90, 138, 125, 162]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [570, 73, 600, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -60]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [150, 115, 190, 155]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [505, 128, 535, 142]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -330]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [110, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -110]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -130; 20, 0]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 5; 210, 0; 0, -5]
		    Branch {
		    Points		    [0, -115]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"17 + X^3 + 1"
		    Position		    [397, 479]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_25_2"
		  Ports			  [1, 1]
		  Position		  [50, 229, 90, 251]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_25"
		  MaskPromptString	  "init(25:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init2"
		  System {
		    Name		    "lfsr_25_2"
		    Location		    [42, 105, 847, 699]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 433, 50, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 19, 185, 61]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [135, 299, 180, 341]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [280, 216, 320, 254]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:23)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 98, 90, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [315, 86, 420, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 95, 190, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [550, 108, 580, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 130, 505, 170]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 225, 505, 265]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 320, 505, 360]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [280, 31, 320, 69]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:25)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 86, 435, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [195, 95, 235, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [520, 108, 550, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [120, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [280, 121, 320, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:22)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [280, 91, 385, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [145, 100, 185, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [470, 113, 500, 127]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [45, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [270, 311, 310, 349]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:24)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 188, 45, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 96, 430, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 105, 265, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [575, 118, 605, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 65; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -125]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -95]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [0, -20; 20, 0]
		    Branch {
		    Points		    [0, 60; -410, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 160; -350, 0; 0, -345]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 235; -250, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, 340; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [165, 0; 0, -80]
		    Branch {
		    Points		    [0, -20]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -30]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [220, 0; 0, -20]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 35; -430, 0; 0, 30]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"25 + X^3 + 1"
		    Position		    [327, 474]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_29_2"
		  Ports			  [1, 1]
		  Position		  [50, 278, 90, 302]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_29"
		  MaskPromptString	  "init(29:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init3"
		  System {
		    Name		    "lfsr_29_2"
		    Location		    [74, 118, 876, 693]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 433, 55, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 194, 185, 236]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [460, 120, 500, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [290, 41, 330, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 91, 415, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 100, 180, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 113, 620, 127]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:26)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 193, 45, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 105, 205, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 118, 590, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 206, 325, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:27)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [340, 86, 445, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 95, 180, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [525, 108, 555, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [370, 86, 475, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 95, 265, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 108, 590, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 290; -265, 0; 0, -25]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [65, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 225; -320, 0; 0, -305]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [115, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45; -415, 0; 0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55; -445, 0; 0, -5]
		    Branch {
		    Points		    [0, -135]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 30]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -170]
		    Branch {
		    Points		    [90, 0]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -195]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [205, 0; 0, -60]
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [175, 0; 0, -25]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"29 + X^2 + 1"
		    Position		    [347, 499]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_31_2"
		  Ports			  [1, 1]
		  Position		  [50, 326, 90, 344]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_31"
		  MaskPromptString	  "init(31:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init4"
		  System {
		    Name		    "lfsr_31_2"
		    Location		    [75, 110, 896, 659]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [40, 433, 70, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 224, 185, 266]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 314, 185, 356]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 50, 505, 90]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 135, 505, 175]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 245, 500, 285]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 335, 505, 375]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 95, 220, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [85, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [295, 131, 335, 169]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:30)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 96, 435, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 105, 220, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [600, 118, 630, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [110, 0; 0, -45]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [295, 236, 335, 274]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:31)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 193, 50, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [175, 95, 215, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [305, 326, 345, 364]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [275, 86, 380, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [155, 95, 195, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -40; -250, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [20, 0; 0, -5]
		    Branch {
		    Points		    [0, -35; -240, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -235, 0; 0, 30]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0; 0, 50]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -60; -440, 0; 0, 315]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [0, -15; 25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -35; -415, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0; 0, -40]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -415, 0; 0, -45]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 55; -450, 0; 0, -65]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -50]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [-420, 0; 0, -40]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [195, 0; 0, -60]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -105]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    Branch {
		    Points		    [0, -105]
		    Branch {
		    Points		    [0, -110]
		    Branch {
		    Points		    [0, -85]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [45, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"31 + X^3 + 1"
		    Position		    [362, 489]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_41_2"
		  Ports			  [1, 1]
		  Position		  [50, 368, 90, 392]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_41"
		  MaskPromptString	  "init(41:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init5"
		  System {
		    Name		    "lfsr_41_2"
		    Location		    [83, 129, 896, 683]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 448, 45, 462]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:38)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [360, 86, 465, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [190, 95, 230, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -55]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:41)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 208, 45, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [455, 86, 560, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(9) init(8) init(7) init(6) "
"init(5) init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [245, 95, 285, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(10)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-10"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -90]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:39)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 203, 55, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [365, 86, 470, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -85]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:40)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [35, 188, 65, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -70]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [60, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -325]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -95]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [165, 0]
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"41 + X^3 + 1"
		    Position		    [337, 504]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "f(s')"
		  Position		  [785, 319, 810, 331]
		}
		Line {
		  SrcBlock		  "Delay9"
		  SrcPort		  1
		  Points		  [40, 0; 0, -25]
		  DstBlock		  "Mux5"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Delay8"
		  SrcPort		  1
		  Points		  [40, 0; 0, -10]
		  DstBlock		  "Mux5"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Delay7"
		  SrcPort		  1
		  Points		  [40, 0; 0, 5]
		  DstBlock		  "Mux5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay6"
		  SrcPort		  1
		  Points		  [40, 0; 0, 20]
		  DstBlock		  "Mux5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay5"
		  SrcPort		  1
		  Points		  [40, 0; 0, 40]
		  DstBlock		  "Mux5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "iszero"
		  SrcPort		  1
		  Points		  [20, 0; 0, -10]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "lfsr_25_2"
		  SrcPort		  1
		  Points		  [105, 0]
		  Branch {
		    Points		    [0, -40]
		    DstBlock		    "iszero"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_29_2"
		  SrcPort		  1
		  Points		  [120, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -135]
		    DstBlock		    "iszero1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_31_2"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    Points		    [0, -225]
		    DstBlock		    "iszero2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_41_2"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -310]
		    DstBlock		    "iszero3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_17_2"
		  SrcPort		  1
		  DstBlock		  "ROM4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  DstBlock		  "Concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Delay6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Delay9"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM6"
		  SrcPort		  1
		  Points		  [15, 0]
		  DstBlock		  "Mux5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 15]
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat2"
		  SrcPort		  1
		  DstBlock		  "ROM6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero3"
		  SrcPort		  1
		  Points		  [210, 0]
		  DstBlock		  "Concat2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Delay7"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Delay8"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux5"
		  SrcPort		  1
		  DstBlock		  "f(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [0, 30; -35, 0; 0, 100]
		  Branch {
		    DstBlock		    "lfsr_25_2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "lfsr_29_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    DstBlock		    "lfsr_31_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "lfsr_17_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "lfsr_41_2"
		    DstPort		    1
		    }
		    }
		    }
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "g2"
	      Ports		      [1, 1]
	      Position		      [125, 109, 195, 141]
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "g_init(47:1)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "init=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "g_init"
	      System {
		Name			"g2"
		Location		[153, 64, 844, 731]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [20, 68, 50, 82]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [495, 55, 535, 95]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [375, 48, 440, 102]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "256"
		  initVector		  "sqrt(2) * cos(pi*((0:255) + 0.5)*2^"
"(-8)) "
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "8"
		  latency		  "1"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_47_5"
		  Ports			  [1, 1]
		  Position		  [100, 60, 170, 90]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_47"
		  MaskPromptString	  "init(47:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init"
		  System {
		    Name		    "lfsr_47_5"
		    Location		    [112, 59, 886, 725]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 733, 45, 747]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat3"
		    Ports		    [2, 1]
		    Position		    [590, 440, 630, 480]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat4"
		    Ports		    [2, 1]
		    Position		    [590, 540, 630, 580]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat5"
		    Ports		    [2, 1]
		    Position		    [665, 500, 705, 540]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat6"
		    Ports		    [2, 1]
		    Position		    [835, 355, 875, 395]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [135, 119, 180, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 209, 185, 251]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [140, 374, 185, 416]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [140, 449, 185, 491]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [140, 529, 185, 571]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [145, 609, 190, 651]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [415, 40, 455, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x10"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(10:8:42)"
		    System {
		    Name		    "x10"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "  "
		    Position		    [30, 33, 60, 47]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 118, 45, 132]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 16, 350, 74]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [115, 25, 155, 65]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 38, 510, 52]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "  "
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [30, 0; 0, -70]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x11"
		    Ports		    [2, 1]
		    Position		    [290, 211, 330, 249]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(11:8:43)"
		    System {
		    Name		    "x11"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 88, 45, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 158, 55, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [95, 75, 135, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [460, 88, 490, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [5, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x12"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(12:8:44)"
		    System {
		    Name		    "x12"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 158, 45, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 66, 350, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 75, 180, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 88, 465, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x13"
		    Ports		    [2, 1]
		    Position		    [290, 376, 330, 414]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(13:8:45)"
		    System {
		    Name		    "x13"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " 1"
		    Position		    [15, 178, 45, 192]
		    ShowName		    off
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 95, 205, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [595, 108, 625, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " 1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "reset"
		    Position		    [26, 196]
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x14"
		    Ports		    [2, 1]
		    Position		    [285, 451, 325, 489]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(14:8:46)"
		    System {
		    Name		    "x14"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 163, 45, 177]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [250, 66, 355, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 75, 190, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [570, 88, 600, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x15"
		    Ports		    [2, 1]
		    Position		    [285, 531, 325, 569]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(15:8:47)"
		    System {
		    Name		    "x15"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 83, 45, 97]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [260, 71, 365, 129]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 80, 155, 120]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 93, 510, 107]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x16"
		    Ports		    [2, 1]
		    Position		    [290, 611, 330, 649]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(16:8:40)"
		    System {
		    Name		    "x16"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 88, 90, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [65, 208, 95, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 75, 155, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [410, 88, 440, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [415, 120, 455, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [420, 210, 460, 250]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [415, 295, 455, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [415, 375, 455, 415]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [415, 450, 455, 490]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [415, 530, 455, 570]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [415, 610, 455, 650]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(8)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x9"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(9:8:41)"
		    System {
		    Name		    "x9"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [265, 86, 370, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 108, 465, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [945, 368, 975, 382]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 205; -245, 0; 0, -25]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [50, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -480, 0; 0, 595]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -390, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [0, -5; 25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -375, 0; 0, -65]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [25, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -35; -405, 0; 0, -60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x10"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210; -260, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x11"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 200; -270, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x12"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -240, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x13"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -260, 0; 0, -30]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x14"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x15"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x16"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -35; -400, 0; 0, -50]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Concat3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 210; -435, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat3"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Concat5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [30, 0; 0, 55]
		    DstBlock		    "Concat3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -395, 0; 0, -55]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150; -420, 0; 0, -630]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30; -380, 0; 0, -60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Concat4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -455, 0; 0, -560]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -25; -380, 0; 0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 175]
		    DstBlock		    "Concat6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat5"
		    SrcPort		    1
		    Points		    [55, 0; 0, -135]
		    DstBlock		    "Concat6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat6"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -75]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "x9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [140, 0; 0, -10]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x10"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x13"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x14"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x15"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x16"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"47 X^5+ 1"
		    Position		    [407, 764]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "g(s')"
		  Position		  [615, 68, 645, 82]
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lfsr_47_5"
		  SrcPort		  1
		  DstBlock		  "ROM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "g(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "lfsr_47_5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bm"
	      Position		      [525, 83, 555, 97]
	    }
	    Line {
	      SrcBlock		      "g2"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"fr1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"g2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "fr1"
	      SrcPort		      1
	      Points		      [25, 0; 0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Box-Muller3"
	  Ports			  [1, 1]
	  Position		  [105, 137, 150, 173]
	  TreatAsAtomicUnit	  off
	  MaskType		  "Box-Muller"
	  MaskPromptString	  "f_init1(17:1)|f_init2(25:1)|f_init3(29:1)|f"
"_init4(31:1)|f_init5(41:1)|g_init(47:1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "f_init1=@1;f_init2=@2;f_init3=@3;f_init4=@4"
";f_init5=@5;g_init=@6;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "bitget(seed3, 17:-1:1)|bitget(seed3, 25:-1:"
"1)|bitget(seed3, 29:-1:1)|bitget(seed3, 31:-1:1)|bitget(seed3, 41:-1:1)|bitge"
"t(seed3,47:-1:1)"
	  System {
	    Name		    "Box-Muller3"
	    Location		    [56, 89, 747, 756]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [15, 48, 45, 62]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [355, 70, 395, 110]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "10"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [250, 68, 295, 112]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "20"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fr1"
	      Ports		      [1, 1]
	      Position		      [105, 47, 160, 83]
	      TreatAsAtomicUnit	      off
	      MaskType		      "f_rom"
	      MaskPromptString	      "init1(17:1)|init2(25:1)|init3(29:1)|ini"
"t4(31:1)|init5(41:1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "init1=@1;init2=@2;init3=@3;init4=@4;ini"
"t5=@5;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "f_init1|f_init2|f_init3|f_init4|f_init5"
	      System {
		Name			"fr1"
		Location		[41, 83, 925, 623]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [15, 168, 45, 182]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [390, 125, 430, 165]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [465, 80, 505, 120]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat2"
		  Ports			  [2, 1]
		  Position		  [535, 40, 575, 80]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [540, 213, 575, 237]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [540, 268, 575, 292]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [540, 313, 575, 337]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [540, 363, 575, 387]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [545, 408, 580, 432]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux5"
		  Ports			  [6, 1]
		  Position		  [710, 243, 745, 427]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "5"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [290, 214, 350, 236]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-1.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [285, 270, 350, 290]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-2.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [285, 314, 355, 336]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-3.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [290, 363, 360, 387]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-4.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [290, 408, 355, 432]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-5.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM6"
		  Ports			  [1, 1]
		  Position		  [595, 26, 670, 94]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0 1 0 2 0 1 0 3 0 1 0 2 0 1 0 4]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "2"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero"
		  Ports			  [1, 1]
		  Position		  [300, 166, 335, 184]
		  TreatAsAtomicUnit	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "iszero"
		    Location		    [157, 93, 431, 219]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [45, 33, 75, 47]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const "
		    Ports		    [0, 1]
		    Position		    [25, 61, 60, 79]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel1"
		    Ports		    [2, 1]
		    Position		    [110, 24, 165, 86]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [200, 48, 230, 62]
		    }
		    Line {
		    SrcBlock		    "const "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel1"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero1"
		  Ports			  [1, 1]
		  Position		  [295, 127, 330, 143]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero1"
		    Location		    [152, 186, 397, 271]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [30, 13, 60, 27]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [25, 42, 60, 58]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel2"
		    Ports		    [2, 1]
		    Position		    [125, 26, 165, 59]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "sel2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 5; 45, 0]
		    DstBlock		    "sel2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel2"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero2"
		  Ports			  [1, 1]
		  Position		  [295, 80, 330, 100]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero2"
		    Location		    [157, 332, 453, 481]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [35, 18, 65, 32]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [30, 56, 65, 74]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel3"
		    Ports		    [2, 1]
		    Position		    [120, 25, 165, 80]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "sel3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "sel3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel3"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero3"
		  Ports			  [1, 1]
		  Position		  [300, 41, 330, 59]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero3"
		    Location		    [208, 81, 903, 748]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [50, 73, 80, 87]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 105, 85, 125]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel4"
		    Ports		    [2, 1]
		    Position		    [140, 61, 185, 134]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [245, 93, 275, 107]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel4"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_17_2"
		  Ports			  [1, 1]
		  Position		  [75, 366, 115, 384]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_17"
		  MaskPromptString	  "init(17:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init1"
		  System {
		    Name		    "lfsr_17_2"
		    Location		    [61, 109, 902, 660]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 433, 45, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 225, 630, 265]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [145, 29, 190, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 206, 335, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:15)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [15, 168, 45, 182]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [305, 91, 410, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 78, 85, 102]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [165, 0; 0, 20; 30, 0; 0, -20]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [210, 100, 250, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [445, 113, 475, 127]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [145, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 140, 505, 180]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 215, 505, 255]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:17)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 93, 45, 107]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [225, 81, 330, 139]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 93, 120, 117]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [165, 0; 0, -15]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [135, 90, 175, 130]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [420, 103, 450, 117]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 131, 330, 169]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:14)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 173, 50, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [200, 105, 240, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [450, 118, 480, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [295, 296, 335, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:16)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 118, 45, 132]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 203, 45, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 106, 430, 164]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [145, 48, 175, 62]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [345, 53, 390, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [90, 138, 125, 162]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [570, 73, 600, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -60]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [150, 115, 190, 155]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [505, 128, 535, 142]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 225; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -335]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [110, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 40; -410, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -20]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 35; -425, 0; 0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 35; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -60]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -45]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [170, 0; 0, -90]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -90]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 5; 210, 0]
		    Branch {
		    Points		    [0, -110]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -100]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"17 + X^3 + 1"
		    Position		    [362, 474]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_25_2"
		  Ports			  [1, 1]
		  Position		  [75, 410, 115, 430]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_25"
		  MaskPromptString	  "init(25:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init2"
		  System {
		    Name		    "lfsr_25_2"
		    Location		    [80, 74, 880, 690]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [15, 423, 45, 437]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [280, 206, 320, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:23)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 98, 90, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [315, 86, 420, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 95, 190, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [550, 108, 580, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 305, 505, 345]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [280, 41, 320, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:25)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 86, 435, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [195, 95, 235, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [520, 108, 550, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [120, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [280, 121, 320, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:22)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [280, 91, 385, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [145, 100, 185, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [470, 113, 500, 127]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [45, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [270, 296, 310, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:24)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 188, 45, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 96, 430, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 105, 265, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [575, 118, 605, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 80; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -105]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 55; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 50; -415, 0; 0, 25]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -325]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [75, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [170, 0; 0, -80]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 5; 215, 0; 0, -20]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"25 + X^3 + 1"
		    Position		    [317, 504]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_29_2"
		  Ports			  [1, 1]
		  Position		  [75, 215, 115, 235]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_29"
		  MaskPromptString	  "init(29:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init3"
		  System {
		    Name		    "lfsr_29_2"
		    Location		    [176, 74, 870, 725]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 433, 45, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 199, 185, 241]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [460, 120, 500, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 305, 505, 345]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [290, 41, 330, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 91, 415, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 100, 180, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 113, 620, 127]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:26)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 193, 45, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 105, 205, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 118, 590, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 206, 325, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:27)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [340, 86, 445, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 95, 180, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [525, 108, 555, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [370, 86, 475, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 95, 265, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 108, 590, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 290; -250, 0; 0, -35]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [65, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 225; -320, 0; 0, -305]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 50; -415, 0; 0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -430, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -505, 0; 0, -175]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -190]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -60]
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0; 0, -30]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"29 + X^2 + 1"
		    Position		    [322, 529]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_31_2"
		  Ports			  [1, 1]
		  Position		  [75, 271, 115, 289]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_31"
		  MaskPromptString	  "init(31:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init4"
		  System {
		    Name		    "lfsr_31_2"
		    Location		    [26, 123, 825, 650]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 383, 55, 397]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 194, 185, 236]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 305, 505, 345]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 95, 220, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [85, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:30)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 96, 435, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 105, 220, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [600, 118, 630, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [110, 0; 0, -45]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:31)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 193, 50, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [175, 95, 215, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [275, 86, 380, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [155, 95, 195, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -40; -255, 0; 0, 20]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [75, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -35; -240, 0; 0, 15]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [90, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [95, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40; -235, 0; 0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -440, 0; 0, 285]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -415, 0; 0, -35]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -415, 0; 0, -35]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -50; -410, 0; 0, -40]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 10; 15, 0; 0, -80]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 45; -435, 0; 0, -55]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [210, 0; 0, -35]
		    Branch {
		    Points		    [135, 0]
		    Branch {
		    Points		    [0, -120]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [45, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"31 + X^3 + 1"
		    Position		    [367, 444]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_41_2"
		  Ports			  [1, 1]
		  Position		  [75, 316, 115, 334]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_41"
		  MaskPromptString	  "init(41:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init5"
		  System {
		    Name		    "lfsr_41_2"
		    Location		    [192, 79, 886, 730]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 448, 45, 462]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:38)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [360, 86, 465, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [190, 95, 230, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -55]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:41)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 208, 45, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [455, 86, 560, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(9) init(8) init(7) init(6) "
"init(5) init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [245, 95, 285, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(10)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-10"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -90]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:39)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 203, 55, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [365, 86, 470, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -85]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 306, 325, 344]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:40)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [35, 188, 65, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -70]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [60, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -335]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 40; -410, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -425, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -265]
		    Branch {
		    Points		    [0, -100]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -95]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -100]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [165, 0]
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"41 + X^3 + 1"
		    Position		    [307, 494]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "f(s')"
		  Position		  [805, 329, 830, 341]
		}
		Line {
		  SrcBlock		  "lfsr_29_2"
		  SrcPort		  1
		  Points		  [100, 0]
		  Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -50]
		    DstBlock		    "iszero"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_31_2"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -145]
		    DstBlock		    "iszero1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_41_2"
		  SrcPort		  1
		  Points		  [135, 0]
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -235]
		    DstBlock		    "iszero2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_17_2"
		  SrcPort		  1
		  Points		  [150, 0]
		  Branch {
		    Points		    [0, -325]
		    DstBlock		    "iszero3"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_25_2"
		  SrcPort		  1
		  DstBlock		  "ROM4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux5"
		  SrcPort		  1
		  DstBlock		  "f(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [0, -35]
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  Points		  [10, 0]
		  DstBlock		  "Concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat2"
		  SrcPort		  1
		  DstBlock		  "ROM6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM6"
		  SrcPort		  1
		  Points		  [20, 0]
		  DstBlock		  "Mux5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero"
		  SrcPort		  1
		  Points		  [35, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "iszero1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero3"
		  SrcPort		  1
		  DstBlock		  "Concat2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [110, 0]
		  DstBlock		  "Mux5"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  Points		  [115, 0]
		  DstBlock		  "Mux5"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [45, 0; 0, 25]
		  DstBlock		  "Mux5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [55, 0; 0, 40]
		  DstBlock		  "Mux5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [75, 0; 0, 65]
		  DstBlock		  "Mux5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [0, 50]
		  Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 5]
		    DstBlock		    "lfsr_31_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "lfsr_41_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    Points		    [0, 45]
		    DstBlock		    "lfsr_25_2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "lfsr_17_2"
		    DstPort		    1
		    }
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "lfsr_29_2"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "g2"
	      Ports		      [1, 1]
	      Position		      [110, 109, 170, 141]
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "g_init(47:1)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "init=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "g_init"
	      System {
		Name			"g2"
		Location		[308, 75, 999, 742]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [30, 68, 60, 82]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [425, 55, 465, 95]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "3"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [290, 48, 355, 102]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "256"
		  initVector		  "sqrt(2) * cos(pi*((0:255) + 0.5)*2^"
"(-8)) "
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "8"
		  latency		  "1"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_47_5"
		  Ports			  [1, 1]
		  Position		  [80, 60, 150, 90]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_47"
		  MaskPromptString	  "init(47:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init"
		  System {
		    Name		    "lfsr_47_5"
		    Location		    [97, 77, 807, 744]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 733, 55, 747]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat3"
		    Ports		    [2, 1]
		    Position		    [590, 440, 630, 480]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat4"
		    Ports		    [2, 1]
		    Position		    [590, 540, 630, 580]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat5"
		    Ports		    [2, 1]
		    Position		    [665, 500, 705, 540]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat6"
		    Ports		    [2, 1]
		    Position		    [835, 355, 875, 395]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [135, 119, 180, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 209, 185, 251]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [140, 374, 185, 416]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [140, 449, 185, 491]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [140, 529, 185, 571]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [145, 609, 190, 651]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [415, 40, 455, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x10"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(10:8:42)"
		    System {
		    Name		    "x10"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "  "
		    Position		    [30, 33, 60, 47]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 118, 45, 132]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 16, 350, 74]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [115, 25, 155, 65]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 38, 510, 52]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "  "
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [30, 0; 0, -70]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x11"
		    Ports		    [2, 1]
		    Position		    [290, 211, 330, 249]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(11:8:43)"
		    System {
		    Name		    "x11"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 88, 45, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 158, 55, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [95, 75, 135, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [460, 88, 490, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [5, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x12"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(12:8:44)"
		    System {
		    Name		    "x12"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 158, 45, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 66, 350, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 75, 180, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 88, 465, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x13"
		    Ports		    [2, 1]
		    Position		    [290, 376, 330, 414]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(13:8:45)"
		    System {
		    Name		    "x13"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " 1"
		    Position		    [15, 178, 45, 192]
		    ShowName		    off
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 95, 205, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [595, 108, 625, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " 1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "reset"
		    Position		    [26, 196]
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x14"
		    Ports		    [2, 1]
		    Position		    [285, 451, 325, 489]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(14:8:46)"
		    System {
		    Name		    "x14"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 163, 45, 177]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [250, 66, 355, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 75, 190, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [570, 88, 600, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x15"
		    Ports		    [2, 1]
		    Position		    [285, 531, 325, 569]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(15:8:47)"
		    System {
		    Name		    "x15"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 83, 45, 97]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [260, 71, 365, 129]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 80, 155, 120]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 93, 510, 107]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x16"
		    Ports		    [2, 1]
		    Position		    [290, 611, 330, 649]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(16:8:40)"
		    System {
		    Name		    "x16"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 88, 90, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [65, 208, 95, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 75, 155, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [410, 88, 440, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [415, 120, 455, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [420, 210, 460, 250]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [415, 295, 455, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [415, 375, 455, 415]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [415, 450, 455, 490]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [415, 530, 455, 570]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [415, 610, 455, 650]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(8)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x9"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(9:8:41)"
		    System {
		    Name		    "x9"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [265, 86, 370, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 108, 465, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [945, 368, 975, 382]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 205; -245, 0; 0, -25]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [50, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -480, 0; 0, 595]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -390, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [0, -5; 25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -375, 0; 0, -65]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [25, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -35; -405, 0; 0, -60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x10"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210; -260, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x11"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 200; -270, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x12"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -240, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x13"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -260, 0; 0, -30]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x14"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x15"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x16"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -35; -400, 0; 0, -50]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Concat3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 210; -435, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat3"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Concat5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [30, 0; 0, 55]
		    DstBlock		    "Concat3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -395, 0; 0, -55]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150; -420, 0; 0, -630]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30; -380, 0; 0, -60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Concat4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -455, 0; 0, -560]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -25; -380, 0; 0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 175]
		    DstBlock		    "Concat6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat5"
		    SrcPort		    1
		    Points		    [55, 0; 0, -135]
		    DstBlock		    "Concat6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat6"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [205, 0; 0, -75]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "x9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [140, 0; 0, -10]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x10"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x13"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x14"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x15"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x16"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"47 + X^5 + 1"
		    Position		    [482, 839]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "g(s')"
		  Position		  [555, 68, 585, 82]
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "g(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "lfsr_47_5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lfsr_47_5"
		  SrcPort		  1
		  DstBlock		  "ROM"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bm"
	      Position		      [525, 83, 555, 97]
	    }
	    Line {
	      SrcBlock		      "g2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -25]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fr1"
	      SrcPort		      1
	      Points		      [40, 0; 0, 15]
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "bm"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [20, 0; 0, 10]
	      Branch {
		DstBlock		"fr1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"g2"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Box-Muller4"
	  Ports			  [1, 1]
	  Position		  [105, 192, 150, 228]
	  TreatAsAtomicUnit	  off
	  MaskType		  "Box-Muller"
	  MaskPromptString	  "f_init1(17:1)|f_init2(25:1)|f_init3(29:1)|f"
"_init4(31:1)|f_init5(41:1)|g_init(47:1)"
	  MaskStyleString	  "edit,edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on,on"
	  MaskCallbackString	  "|||||"
	  MaskEnableString	  "on,on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on,on"
	  MaskVarAliasString	  ",,,,,"
	  MaskVariables		  "f_init1=@1;f_init2=@2;f_init3=@3;f_init4=@4"
";f_init5=@5;g_init=@6;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "bitget(seed4, 17:-1:1)|bitget(seed4, 25:-1:"
"1)|bitget(seed4, 29:-1:1)|bitget(seed4, 31:-1:1)|bitget(seed4, 41:-1:1)|bitge"
"t(seed4, 47:-1:1)"
	  System {
	    Name		    "Box-Muller4"
	    Location		    [111, 85, 802, 752]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [30, 58, 60, 72]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [365, 55, 405, 95]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "10"
	      bin_pt		      "6"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      dbl_ovrd		      "off"
	      inserted_by_tool	      "off"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mult"
	      Ports		      [2, 1]
	      Position		      [260, 53, 305, 97]
	      SourceBlock	      "xbsIndex_r3/Mult"
	      SourceType	      "Xilinx Multiplier"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "20"
	      bin_pt		      "0"
	      quantization	      "Round  (unbiased: +/- Inf)"
	      overflow		      "Wrap"
	      mult_type		      "Parallel"
	      use_embedded	      "on"
	      pipeline		      "on"
	      latency		      "2"
	      explicit_period	      "off"
	      period		      "1"
	      en		      "off"
	      dbl_ovrd		      "off"
	      oversample	      "2"
	      gen_core		      "on"
	      use_rpm		      "off"
	      placement_style	      "Rectangular Shape"
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      "off"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "fr1"
	      Ports		      [1, 1]
	      Position		      [115, 48, 185, 82]
	      TreatAsAtomicUnit	      off
	      MaskType		      "f_rom"
	      MaskPromptString	      "init1(17:1)|init2(25:1)|init3(29:1)|ini"
"t4(31:1)|init5(41:1)"
	      MaskStyleString	      "edit,edit,edit,edit,edit"
	      MaskTunableValueString  "on,on,on,on,on"
	      MaskCallbackString      "||||"
	      MaskEnableString	      "on,on,on,on,on"
	      MaskVisibilityString    "on,on,on,on,on"
	      MaskToolTipString	      "on,on,on,on,on"
	      MaskVarAliasString      ",,,,"
	      MaskVariables	      "init1=@1;init2=@2;init3=@3;init4=@4;ini"
"t5=@5;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "f_init1|f_init2|f_init3|f_init4|f_init5"
	      System {
		Name			"fr1"
		Location		[16, 67, 930, 734]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [15, 363, 45, 377]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat"
		  Ports			  [2, 1]
		  Position		  [410, 210, 450, 250]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat1"
		  Ports			  [2, 1]
		  Position		  [475, 170, 515, 210]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Concat2"
		  Ports			  [2, 1]
		  Position		  [540, 120, 580, 160]
		  SourceBlock		  "xbsIndex_r3/Concat"
		  SourceType		  "Xilinx Bus Concatenator"
		  explicit_period	  "off"
		  period		  "1"
		  dbl_ovrd		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [535, 358, 570, 382]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [535, 398, 570, 422]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay2"
		  Ports			  [1, 1]
		  Position		  [535, 448, 570, 472]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay3"
		  Ports			  [1, 1]
		  Position		  [535, 503, 570, 527]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay4"
		  Ports			  [1, 1]
		  Position		  [535, 563, 570, 587]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Mux5"
		  Ports			  [6, 1]
		  Position		  [755, 378, 790, 562]
		  SourceBlock		  "xbsIndex_r3/Mux"
		  SourceType		  "Xilinx Multiplexer Block"
		  inputs		  "5"
		  precision		  "Full"
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "0"
		  quantization		  "Round  (unbiased: +/- Inf)"
		  overflow		  "Wrap"
		  latency		  "1"
		  mux_type		  "off"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [335, 359, 395, 381]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-1.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM1"
		  Ports			  [1, 1]
		  Position		  [335, 401, 395, 419]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-2.*"
"4)) ))"
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM2"
		  Ports			  [1, 1]
		  Position		  [340, 451, 395, 469]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-3.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM3"
		  Ports			  [1, 1]
		  Position		  [340, 506, 400, 524]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-4.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM4"
		  Ports			  [1, 1]
		  Position		  [345, 566, 405, 584]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "sqrt(-log( ((0:15)+0.51)'*(2.^(-5.*"
"4)) )) "
		  arith_type		  "Unsigned"
		  n_bits		  "9"
		  bin_pt		  "7"
		  latency		  "1"
		  distributed_mem	  "on"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM6"
		  Ports			  [1, 1]
		  Position		  [600, 106, 675, 174]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "16"
		  initVector		  "[0 1 0 2 0 1 0 3 0 1 0 2 0 1 0 4]"
		  arith_type		  "Unsigned"
		  n_bits		  "3"
		  bin_pt		  "0"
		  latency		  "2"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero"
		  Ports			  [1, 1]
		  Position		  [350, 266, 385, 284]
		  TreatAsAtomicUnit	  off
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  System {
		    Name		    "iszero"
		    Location		    [157, 93, 431, 219]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [45, 33, 75, 47]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "const "
		    Ports		    [0, 1]
		    Position		    [25, 61, 60, 79]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel1"
		    Ports		    [2, 1]
		    Position		    [110, 24, 165, 86]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [200, 48, 230, 62]
		    }
		    Line {
		    SrcBlock		    "const "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel1"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero1"
		  Ports			  [1, 1]
		  Position		  [345, 212, 380, 228]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero1"
		    Location		    [152, 186, 397, 271]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [30, 13, 60, 27]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [25, 42, 60, 58]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel2"
		    Ports		    [2, 1]
		    Position		    [125, 26, 165, 59]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    DstBlock		    "sel2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 5; 45, 0]
		    DstBlock		    "sel2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel2"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero2"
		  Ports			  [1, 1]
		  Position		  [350, 170, 385, 190]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero2"
		    Location		    [157, 332, 453, 481]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [35, 18, 65, 32]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant3"
		    Ports		    [0, 1]
		    Position		    [30, 56, 65, 74]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel3"
		    Ports		    [2, 1]
		    Position		    [120, 25, 165, 80]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [190, 38, 220, 52]
		    }
		    Line {
		    SrcBlock		    "Constant3"
		    SrcPort		    1
		    DstBlock		    "sel3"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [0, 15]
		    DstBlock		    "sel3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel3"
		    SrcPort		    1
		    Points		    [0, -10]
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "iszero3"
		  Ports			  [1, 1]
		  Position		  [355, 126, 385, 144]
		  TreatAsAtomicUnit	  off
		  System {
		    Name		    "iszero3"
		    Location		    [208, 81, 903, 748]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [50, 73, 80, 87]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 105, 85, 125]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "0"
		    arith_type		    "Unsigned"
		    n_bits		    "4"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "sel4"
		    Ports		    [2, 1]
		    Position		    [140, 61, 185, 134]
		    SourceBlock		    "xbsIndex_r3/Relational"
		    SourceType		    "Xilinx Relational Block"
		    mode		    "a=b"
		    latency		    "1"
		    explicit_period	    "off"
		    period		    "1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "eq"
		    Position		    [245, 93, 275, 107]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "sel4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "sel4"
		    SrcPort		    1
		    DstBlock		    "eq"
		    DstPort		    1
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_17_2"
		  Ports			  [1, 1]
		  Position		  [105, 450, 145, 470]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_17"
		  MaskPromptString	  "init(17:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init1"
		  System {
		    Name		    "lfsr_17_2"
		    Location		    [92, 72, 887, 626]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 428, 45, 442]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [145, 34, 190, 76]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 206, 335, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:15)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [15, 168, 45, 182]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [305, 91, 410, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant"
		    Ports		    [0, 1]
		    Position		    [50, 78, 85, 102]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant"
		    SrcPort		    1
		    Points		    [165, 0; 0, 20; 30, 0; 0, -20]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [210, 100, 250, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [445, 113, 475, 127]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [145, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:17)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 93, 45, 107]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 153, 45, 167]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [225, 81, 330, 139]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 93, 120, 117]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [165, 0; 0, -15]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [135, 90, 175, 130]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [420, 103, 450, 117]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:14)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 173, 50, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [200, 105, 240, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [450, 118, 480, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [130, 0]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [295, 296, 335, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:16)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 118, 45, 132]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 203, 45, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 106, 430, 164]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [132, 83, 826, 750]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [145, 48, 175, 62]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [345, 53, 390, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [90, 138, 125, 162]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [570, 73, 600, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -60]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    Points		    [0, 10]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register4"
		    Ports		    [2, 1]
		    Position		    [150, 115, 190, 155]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-3"
		    Position		    [505, 128, 535, 142]
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register4"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register4"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -155]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [80, 0]
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -330]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [110, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 30]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 35]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -110]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [150, 0; 0, -85; 20, 0]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 5; 210, 0; 0, -5]
		    Branch {
		    Points		    [0, -115]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"17 + X^3 + 1"
		    Position		    [397, 529]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_25_2"
		  Ports			  [1, 1]
		  Position		  [100, 504, 140, 526]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_25"
		  MaskPromptString	  "init(25:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init2"
		  System {
		    Name		    "lfsr_25_2"
		    Location		    [48, 113, 864, 694]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " reset"
		    Position		    [20, 438, 50, 452]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 194, 185, 236]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [460, 40, 500, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [280, 206, 320, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:23)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 98, 90, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [315, 86, 420, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 95, 190, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [550, 108, 580, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [280, 41, 320, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:25)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 86, 435, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [195, 95, 235, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [520, 108, 550, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [120, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [280, 121, 320, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:22)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [280, 91, 385, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [145, 100, 185, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [470, 113, 500, 127]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [45, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [270, 296, 310, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:24)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 188, 45, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [325, 96, 430, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 105, 265, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [575, 118, 605, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, 50; -415, 0; 0, 15]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 40; -400, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [95, 0]
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -335]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [30, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [65, 0]
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -165]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [55, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " reset"
		    SrcPort		    1
		    Points		    [165, 0; 0, -95]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [215, 0; 0, -25]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [230, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"25 + X^3 + 1"
		    Position		    [322, 514]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_29_2"
		  Ports			  [1, 1]
		  Position		  [105, 564, 145, 586]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_29"
		  MaskPromptString	  "init(29:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init3"
		  System {
		    Name		    "lfsr_29_2"
		    Location		    [66, 65, 880, 613]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 443, 45, 457]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 125, 505, 165]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [465, 205, 505, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 305, 505, 345]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [290, 41, 330, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 91, 415, 149]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 100, 180, 140]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 113, 620, 127]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:26)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 193, 45, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [310, 96, 415, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 105, 205, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 118, 590, 132]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 206, 325, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:27)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [340, 86, 445, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 95, 180, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [525, 108, 555, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [55, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 296, 330, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [370, 86, 475, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [225, 95, 265, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [560, 108, 590, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [140, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [15, 0]
		    Branch {
		    Points		    [100, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 295; -270, 0; 0, -30]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [70, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 230; -320, 0; 0, -310]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 45; -430, 0; 0, 25]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -5]
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 45; -415, 0; 0, 25]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55; -445, 0]
		    Branch {
		    Points		    [0, -130]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 25]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -505, 0; 0, -170]
		    Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -195]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -70]
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -55]
		    Branch {
		    Points		    [0, -25]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    }
		    Branch {
		    Points		    [185, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"29 + X^2 + 1"
		    Position		    [392, 489]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_31_2"
		  Ports			  [1, 1]
		  Position		  [100, 361, 140, 379]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_31"
		  MaskPromptString	  "init(31:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init4"
		  System {
		    Name		    "lfsr_31_2"
		    Location		    [50, 112, 912, 692]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [40, 433, 70, 447]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 119, 185, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 204, 185, 246]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 215, 500, 255]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:29)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 183, 45, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 95, 220, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [85, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:30)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 108, 45, 122]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 173, 45, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [330, 96, 435, 154]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [180, 105, 220, 145]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [600, 118, 630, 132]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [110, 0; 0, -45]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [290, 216, 330, 254]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:31)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 193, 50, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(6) init(5) init(4) init(3) "
"init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [175, 95, 215, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-7"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [70, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [290, 306, 330, 344]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:28)"
		    System {
		    Name		    "x8"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 193, 55, 207]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [275, 86, 380, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(5) init(4) init(3) init(2) "
"init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [155, 95, 195, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-6"
		    Position		    [590, 108, 620, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -75]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [0, -40; -250, 0]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [75, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [0, -30; -240, 0; 0, 20]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [90, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [15, 0; 0, -10]
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -235, 0; 0, 20]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [80, 0; 0, -20]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    Points		    [20, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -50; -440, 0; 0, 295]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -415, 0; 0, -35]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0; 0, -10]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -45; -415, 0; 0, -30]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [10, 0]
		    Branch {
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, -40; -410, 0; 0, -40]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [15, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, 55; -430, 0; 0, -45]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [195, 0; 0, -80]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -95]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    Branch {
		    Points		    [0, -115]
		    Branch {
		    Points		    [0, -95]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [25, 0; 0, -35]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"31 + X^3 + 1"
		    Position		    [387, 499]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_41_2"
		  Ports			  [1, 1]
		  Position		  [100, 400, 140, 420]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_41"
		  MaskPromptString	  "init(41:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init5"
		  System {
		    Name		    "lfsr_41_2"
		    Location		    [26, 171, 916, 681]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 448, 45, 462]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 29, 185, 71]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [140, 109, 185, 151]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 194, 185, 236]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 284, 185, 326]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [465, 40, 505, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x1"
		    Ports		    [2, 1]
		    Position		    [295, 121, 335, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(6:4:38)"
		    System {
		    Name		    "x1"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 173, 55, 187]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [360, 86, 465, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [190, 95, 230, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -55]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [465, 120, 505, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [460, 205, 500, 245]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [465, 295, 505, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(5:4:41)"
		    System {
		    Name		    "x5"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 208, 45, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [455, 86, 560, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(9) init(8) init(7) init(6) "
"init(5) init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [245, 95, 285, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(10)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-10"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -90]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [290, 206, 330, 244]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(7:4:39)"
		    System {
		    Name		    "x6"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 203, 55, 217]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [365, 86, 470, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -85]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(8:4:40)"
		    System {
		    Name		    "x7"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 103, 45, 117]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [35, 188, 65, 202]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [355, 86, 460, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(8) init(7) init(6) init(5) "
"init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register1"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(9)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-9"
		    Position		    [795, 108, 825, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register1"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0; 0, -5]
		    DstBlock		    "Register1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [35, 0; 0, -70]
		    DstBlock		    "Register1"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [750, 183, 780, 197]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    DstBlock		    "x1"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [60, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 330; -285, 0; 0, -165]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x1"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [80, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 235; -245, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [85, 0]
		    Branch {
		    Points		    [25, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 170; -350, 0; 0, -335]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [120, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [5, 0]
		    Branch {
		    Points		    [0, 35; -400, 0; 0, 25]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [35, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 40; -415, 0; 0, 25]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 45; -405, 0]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [30, 0]
		    Branch {
		    Points		    [0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 90; -505, 0; 0, -250]
		    Branch {
		    Points		    [0, -15]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -115]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [215, 0; 0, -95]
		    Branch {
		    Points		    [0, -35]
		    Branch {
		    Points		    [0, -90]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [165, 0]
		    Branch {
		    Points		    [0, -125]
		    Branch {
		    Points		    [0, -85]
		    Branch {
		    Points		    [0, -80]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    Branch {
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"41 + X^3 + 1"
		    Position		    [372, 494]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "f(s')"
		  Position		  [820, 464, 845, 476]
		}
		Line {
		  SrcBlock		  "iszero"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Concat"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "lfsr_31_2"
		  SrcPort		  1
		  Points		  [170, 0]
		  Branch {
		    DstBlock		    "ROM"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -95]
		    DstBlock		    "iszero"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_41_2"
		  SrcPort		  1
		  Points		  [155, 0]
		  Branch {
		    Points		    [0, -190]
		    DstBlock		    "iszero1"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "ROM1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_17_2"
		  SrcPort		  1
		  Points		  [130, 0]
		  Branch {
		    DstBlock		    "ROM2"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -280]
		    DstBlock		    "iszero2"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "lfsr_25_2"
		  SrcPort		  1
		  Points		  [115, 0]
		  Branch {
		    DstBlock		    "ROM3"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -380]
		    DstBlock		    "iszero3"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "ROM6"
		  SrcPort		  1
		  Points		  [25, 0; 0, 255]
		  DstBlock		  "Mux5"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat"
		  SrcPort		  1
		  Points		  [5, 0]
		  DstBlock		  "Concat1"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Concat1"
		  SrcPort		  1
		  Points		  [0, -40]
		  DstBlock		  "Concat2"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM1"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Concat2"
		  SrcPort		  1
		  DstBlock		  "ROM6"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM2"
		  SrcPort		  1
		  DstBlock		  "Delay2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM3"
		  SrcPort		  1
		  DstBlock		  "Delay3"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM4"
		  SrcPort		  1
		  DstBlock		  "Delay4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero1"
		  SrcPort		  1
		  DstBlock		  "Concat"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero2"
		  SrcPort		  1
		  DstBlock		  "Concat1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "iszero3"
		  SrcPort		  1
		  Points		  [0, -5]
		  DstBlock		  "Concat2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Mux5"
		  SrcPort		  1
		  DstBlock		  "f(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay4"
		  SrcPort		  1
		  Points		  [165, 0]
		  DstBlock		  "Mux5"
		  DstPort		  6
		}
		Line {
		  SrcBlock		  "Delay3"
		  SrcPort		  1
		  DstBlock		  "Mux5"
		  DstPort		  5
		}
		Line {
		  SrcBlock		  "Delay2"
		  SrcPort		  1
		  Points		  [0, 25]
		  DstBlock		  "Mux5"
		  DstPort		  4
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  Points		  [20, 0; 0, 45]
		  DstBlock		  "Mux5"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  Points		  [35, 0; 0, 55]
		  DstBlock		  "Mux5"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "lfsr_29_2"
		  SrcPort		  1
		  DstBlock		  "ROM4"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [15, 0]
		  Branch {
		    Points		    [0, 40]
		    Branch {
		    DstBlock		    "lfsr_41_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 50]
		    Branch {
		    DstBlock		    "lfsr_17_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 55]
		    Branch {
		    DstBlock		    "lfsr_25_2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 60]
		    DstBlock		    "lfsr_29_2"
		    DstPort		    1
		    }
		    }
		    }
		  }
		  Branch {
		    DstBlock		    "lfsr_31_2"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "g2"
	      Ports		      [1, 1]
	      Position		      [115, 110, 185, 140]
	      TreatAsAtomicUnit	      off
	      MaskPromptString	      "g_init(47:1)"
	      MaskStyleString	      "edit"
	      MaskTunableValueString  "on"
	      MaskEnableString	      "on"
	      MaskVisibilityString    "on"
	      MaskToolTipString	      "on"
	      MaskVariables	      "init=@1;"
	      MaskIconFrame	      on
	      MaskIconOpaque	      on
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      MaskValueString	      "g_init"
	      System {
		Name			"g2"
		Location		[101, 76, 792, 743]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  Position		  [35, 68, 65, 82]
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay"
		  Ports			  [1, 1]
		  Position		  [475, 55, 515, 95]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "2"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Delay1"
		  Ports			  [1, 1]
		  Position		  [235, 63, 270, 87]
		  SourceBlock		  "xbsIndex_r3/Delay"
		  SourceType		  "Xilinx Delay Block"
		  latency		  "1"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  accept_only_valid	  "off"
		  init_zero		  "on"
		  dbl_ovrd		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  Reference
		  Name			  "ROM"
		  Ports			  [1, 1]
		  Position		  [325, 48, 390, 102]
		  SourceBlock		  "xbsIndex_r3/ROM"
		  SourceType		  "Xilinx Single Port Read-Only Memory"
		  depth			  "256"
		  initVector		  "sqrt(2) * cos(pi*((0:255) + 0.5)*2^"
"(-8)) "
		  arith_type		  "Signed  (2's comp)"
		  n_bits		  "10"
		  bin_pt		  "8"
		  latency		  "1"
		  distributed_mem	  "off"
		  init_zero		  "on"
		  explicit_period	  "off"
		  period		  "1"
		  en			  "off"
		  dbl_ovrd		  "off"
		  gen_core		  "on"
		  use_rpm		  "off"
		  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
		  xl_use_area		  "off"
		}
		Block {
		  BlockType		  SubSystem
		  Name			  "lfsr_47_5"
		  Ports			  [1, 1]
		  Position		  [100, 60, 170, 90]
		  TreatAsAtomicUnit	  off
		  MaskType		  "lfsr_47"
		  MaskPromptString	  "init(47:1)"
		  MaskStyleString	  "edit"
		  MaskTunableValueString  "on"
		  MaskEnableString	  "on"
		  MaskVisibilityString	  "on"
		  MaskToolTipString	  "on"
		  MaskVariables		  "init=@1;"
		  MaskIconFrame		  on
		  MaskIconOpaque	  on
		  MaskIconRotate	  "none"
		  MaskIconUnits		  "autoscale"
		  MaskValueString	  "init"
		  System {
		    Name		    "lfsr_47_5"
		    Location		    [142, 70, 836, 724]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 723, 50, 737]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat"
		    Ports		    [2, 1]
		    Position		    [590, 110, 630, 150]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat1"
		    Ports		    [2, 1]
		    Position		    [590, 215, 630, 255]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat2"
		    Ports		    [2, 1]
		    Position		    [665, 170, 705, 210]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat3"
		    Ports		    [2, 1]
		    Position		    [590, 440, 630, 480]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat4"
		    Ports		    [2, 1]
		    Position		    [590, 540, 630, 580]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat5"
		    Ports		    [2, 1]
		    Position		    [665, 500, 705, 540]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Concat6"
		    Ports		    [2, 1]
		    Position		    [835, 355, 875, 395]
		    SourceBlock		    "xbsIndex_r3/Concat"
		    SourceType		    "Xilinx Bus Concatenator"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical"
		    Ports		    [2, 1]
		    Position		    [140, 39, 185, 81]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical1"
		    Ports		    [2, 1]
		    Position		    [135, 119, 180, 161]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical2"
		    Ports		    [2, 1]
		    Position		    [140, 209, 185, 251]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical3"
		    Ports		    [2, 1]
		    Position		    [140, 294, 185, 336]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical4"
		    Ports		    [2, 1]
		    Position		    [140, 374, 185, 416]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical5"
		    Ports		    [2, 1]
		    Position		    [140, 449, 185, 491]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical6"
		    Ports		    [2, 1]
		    Position		    [140, 529, 185, 571]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Logical7"
		    Ports		    [2, 1]
		    Position		    [145, 609, 190, 651]
		    SourceBlock		    "xbsIndex_r3/Logical"
		    SourceType		    "Xilinx Logical Block"
		    logical_function	    "XOR"
		    inputs		    "2"
		    precision		    "User Defined"
		    arith_type		    "Unsigned"
		    n_bits		    "1"
		    bin_pt		    "0"
		    align_bp		    "on"
		    latency		    "0"
		    explicit_period	    "on"
		    period		    "-1"
		    en			    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x"
		    Ports		    [2, 1]
		    Position		    [415, 40, 455, 80]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(1)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x10"
		    Ports		    [2, 1]
		    Position		    [290, 121, 330, 159]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(10:8:42)"
		    System {
		    Name		    "x10"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "  "
		    Position		    [30, 33, 60, 47]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 118, 45, 132]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 16, 350, 74]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register5"
		    Ports		    [2, 1]
		    Position		    [115, 25, 155, 65]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 38, 510, 52]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register5"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "  "
		    SrcPort		    1
		    Points		    [35, 0]
		    DstBlock		    "Register5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [30, 0; 0, -70]
		    DstBlock		    "Register5"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x11"
		    Ports		    [2, 1]
		    Position		    [290, 211, 330, 249]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(11:8:43)"
		    System {
		    Name		    "x11"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 88, 45, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [25, 158, 55, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [95, 75, 135, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [460, 88, 490, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [30, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [5, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x12"
		    Ports		    [2, 1]
		    Position		    [285, 296, 325, 334]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(12:8:44)"
		    System {
		    Name		    "x12"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 158, 45, 172]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [245, 66, 350, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [140, 75, 180, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 88, 465, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x13"
		    Ports		    [2, 1]
		    Position		    [290, 376, 330, 414]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(13:8:45)"
		    System {
		    Name		    "x13"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    " 1"
		    Position		    [15, 178, 45, 192]
		    ShowName		    off
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [345, 86, 450, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [165, 95, 205, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [595, 108, 625, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " 1"
		    SrcPort		    1
		    Points		    [40, 0; 0, -60]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    Annotation {
		    Name		    "reset"
		    Position		    [26, 196]
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x14"
		    Ports		    [2, 1]
		    Position		    [285, 451, 325, 489]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(14:8:46)"
		    System {
		    Name		    "x14"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 78, 45, 92]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [15, 163, 45, 177]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [250, 66, 355, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [150, 75, 190, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [570, 88, 600, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x15"
		    Ports		    [2, 1]
		    Position		    [285, 531, 325, 569]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(15:8:47)"
		    System {
		    Name		    "x15"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 83, 45, 97]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [20, 183, 50, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [260, 71, 365, 129]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 80, 155, 120]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [480, 93, 510, 107]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [40, 0; 0, -80]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x16"
		    Ports		    [2, 1]
		    Position		    [290, 611, 330, 649]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(16:8:40)"
		    System {
		    Name		    "x16"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [60, 88, 90, 102]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [65, 208, 95, 222]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [240, 66, 345, 124]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [115, 75, 155, 115]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-4"
		    Position		    [410, 88, 440, 102]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-4"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    Points		    [5, 0]
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [10, 0; 0, -110]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x2"
		    Ports		    [2, 1]
		    Position		    [415, 120, 455, 160]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(2)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x3"
		    Ports		    [2, 1]
		    Position		    [420, 210, 460, 250]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(3)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x4"
		    Ports		    [2, 1]
		    Position		    [415, 295, 455, 335]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(4)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x5"
		    Ports		    [2, 1]
		    Position		    [415, 375, 455, 415]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x6"
		    Ports		    [2, 1]
		    Position		    [415, 450, 455, 490]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(6)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x7"
		    Ports		    [2, 1]
		    Position		    [415, 530, 455, 570]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(7)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "x8"
		    Ports		    [2, 1]
		    Position		    [415, 610, 455, 650]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(8)"
		    reg_only_valid	    "off"
		    explicit_period	    "off"
		    period		    "1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "x9"
		    Ports		    [2, 1]
		    Position		    [295, 41, 335, 79]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "init"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "init(9:8:41)"
		    System {
		    Name		    "x9"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    " "
		    Position		    [15, 98, 45, 112]
		    }
		    Block {
		    BlockType		    Inport
		    Name		    "reset"
		    Position		    [30, 183, 60, 197]
		    Port		    "2"
		    }
		    Block {
		    BlockType		    SubSystem
		    Name		    "ASR"
		    Ports		    [1, 1]
		    Position		    [265, 86, 370, 144]
		    TreatAsAtomicUnit	    off
		    MaskPromptString	    "Initial Value"
		    MaskStyleString	    "edit"
		    MaskTunableValueString  "on"
		    MaskEnableString	    "on"
		    MaskVisibilityString    "on"
		    MaskToolTipString	    "on"
		    MaskVariables	    "init=@1;"
		    MaskInitialization	    "init_size = size(init);\nasr_leng"
"th = init_size(2);"
		    MaskIconFrame	    on
		    MaskIconOpaque	    on
		    MaskIconRotate	    "none"
		    MaskIconUnits	    "autoscale"
		    MaskValueString	    "[init(4) init(3) init(2) init(1)]"
		    System {
		    Name		    "ASR"
		    Location		    [238, 78, 932, 745]
		    Open		    off
		    ModelBrowserVisibility  off
		    ModelBrowserWidth	    200
		    ScreenColor		    "white"
		    PaperOrientation	    "landscape"
		    PaperPositionMode	    "auto"
		    PaperType		    "usletter"
		    PaperUnits		    "inches"
		    ZoomFactor		    "100"
		    Block {
		    BlockType		    Inport
		    Name		    "din"
		    Position		    [245, 58, 275, 72]
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Addressable Shift Register"
		    Ports		    [2, 1]
		    Position		    [340, 53, 385, 102]
		    SourceBlock		    "xbsIndex_r3/Addressable Shift Reg"
"ister"
		    SourceType		    "Xilinx Addressable Shift Register"
		    infer_latency	    "off"
		    depth		    "asr_length"
		    initVector		    "init"
		    explicit_period	    "off"
		    period		    "-1"
		    accept_only_valid	    "off"
		    en			    "off"
		    dbl_ovrd		    "off"
		    gen_core		    "on"
		    use_rpm		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Constant1"
		    Ports		    [0, 1]
		    Position		    [85, 123, 120, 147]
		    SourceBlock		    "xbsIndex_r3/Constant"
		    SourceType		    "Xilinx Constant Block"
		    const		    "asr_length-1"
		    arith_type		    "Unsigned"
		    n_bits		    "size(dec2bin(asr_length-1),2)"
		    bin_pt		    "0"
		    explicit_period	    "off"
		    period		    "1"
		    dbl_ovrd		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "dout"
		    Position		    [435, 73, 465, 87]
		    }
		    Line {
		    SrcBlock		    "Constant1"
		    SrcPort		    1
		    Points		    [100, 0; 0, -45]
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Addressable Shift Register"
		    SrcPort		    1
		    DstBlock		    "dout"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "din"
		    SrcPort		    1
		    DstBlock		    "Addressable Shift Register"
		    DstPort		    1
		    }
		    }
		    }
		    Block {
		    BlockType		    Reference
		    Name		    "Register"
		    Ports		    [2, 1]
		    Position		    [130, 95, 170, 135]
		    SourceBlock		    "xbsIndex_r3/Register"
		    SourceType		    "Xilinx Register Block"
		    init		    "init(5)"
		    reg_only_valid	    "off"
		    explicit_period	    "on"
		    period		    "-1"
		    rst			    "on"
		    en			    "off"
		    out_en		    "off"
		    dbl_ovrd		    "off"
		    xl_area		    "[0, 0, 0, 0, 0, 0, 0]"
		    xl_use_area		    "off"
		    }
		    Block {
		    BlockType		    Outport
		    Name		    "z-5"
		    Position		    [435, 108, 465, 122]
		    }
		    Line {
		    SrcBlock		    "ASR"
		    SrcPort		    1
		    DstBlock		    "z-5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Register"
		    SrcPort		    1
		    DstBlock		    "ASR"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    " "
		    SrcPort		    1
		    DstBlock		    "Register"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [0, -65]
		    DstBlock		    "Register"
		    DstPort		    2
		    }
		    }
		    }
		    Block {
		    BlockType		    Outport
		    Name		    " "
		    Position		    [945, 368, 975, 382]
		    }
		    Line {
		    SrcBlock		    "Logical"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x9"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x9"
		    SrcPort		    1
		    Points		    [25, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 205; -245, 0; 0, -25]
		    DstBlock		    "Logical2"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "x"
		    SrcPort		    1
		    Points		    [40, 0]
		    Branch {
		    Points		    [50, 0; 0, 60]
		    DstBlock		    "Concat"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -480, 0; 0, 595]
		    DstBlock		    "Logical7"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x2"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    DstBlock		    "Concat"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -45; -390, 0; 0, -45]
		    DstBlock		    "Logical"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat2"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x3"
		    SrcPort		    1
		    Points		    [0, -5; 25, 0]
		    Branch {
		    DstBlock		    "Concat1"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -30; -375, 0; 0, -65]
		    DstBlock		    "Logical1"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x4"
		    SrcPort		    1
		    Points		    [55, 0]
		    Branch {
		    Points		    [25, 0; 0, -70]
		    DstBlock		    "Concat1"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -35; -405, 0; 0, -60]
		    DstBlock		    "Logical2"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat1"
		    SrcPort		    1
		    Points		    [5, 0; 0, -35]
		    DstBlock		    "Concat2"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Logical1"
		    SrcPort		    1
		    Points		    [90, 0]
		    DstBlock		    "x10"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x10"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [15, 0]
		    DstBlock		    "x2"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 210; -260, 0]
		    DstBlock		    "Logical3"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical2"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x11"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x11"
		    SrcPort		    1
		    Points		    [60, 0]
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 200; -270, 0]
		    DstBlock		    "Logical4"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical3"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x12"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x12"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [35, 0]
		    DstBlock		    "x4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -240, 0]
		    DstBlock		    "Logical5"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical4"
		    SrcPort		    1
		    Points		    [85, 0]
		    DstBlock		    "x13"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x13"
		    SrcPort		    1
		    Points		    [45, 0]
		    Branch {
		    Points		    [20, 0]
		    DstBlock		    "x5"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 195; -260, 0; 0, -30]
		    DstBlock		    "Logical6"
		    DstPort		    2
		    }
		    }
		    Line {
		    SrcBlock		    "Logical5"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x14"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x14"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical6"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x15"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x15"
		    SrcPort		    1
		    Points		    [70, 0]
		    DstBlock		    "x7"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Logical7"
		    SrcPort		    1
		    Points		    [80, 0]
		    DstBlock		    "x16"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x16"
		    SrcPort		    1
		    Points		    [65, 0]
		    DstBlock		    "x8"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "x6"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [0, -35; -400, 0; 0, -50]
		    DstBlock		    "Logical4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [40, 0]
		    Branch {
		    DstBlock		    "Concat3"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 210; -435, 0; 0, -40]
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    }
		    }
		    Line {
		    SrcBlock		    "Concat3"
		    SrcPort		    1
		    Points		    [5, 0; 0, 50]
		    DstBlock		    "Concat5"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat4"
		    SrcPort		    1
		    Points		    [5, 0; 0, -30]
		    DstBlock		    "Concat5"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "x5"
		    SrcPort		    1
		    Points		    [50, 0]
		    Branch {
		    Points		    [30, 0; 0, 55]
		    DstBlock		    "Concat3"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -35; -395, 0; 0, -55]
		    DstBlock		    "Logical3"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x7"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [20, 0]
		    Branch {
		    DstBlock		    "Concat4"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, 150; -420, 0; 0, -630]
		    DstBlock		    "Logical"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -30; -380, 0; 0, -60]
		    DstBlock		    "Logical5"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "x8"
		    SrcPort		    1
		    Points		    [35, 0]
		    Branch {
		    Points		    [30, 0]
		    Branch {
		    Points		    [15, 0; 0, -60]
		    DstBlock		    "Concat4"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, 80; -455, 0; 0, -560]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [0, -25; -380, 0; 0, -65]
		    DstBlock		    "Logical6"
		    DstPort		    1
		    }
		    }
		    Line {
		    SrcBlock		    "Concat2"
		    SrcPort		    1
		    Points		    [55, 0; 0, 175]
		    DstBlock		    "Concat6"
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "Concat5"
		    SrcPort		    1
		    Points		    [55, 0; 0, -135]
		    DstBlock		    "Concat6"
		    DstPort		    2
		    }
		    Line {
		    SrcBlock		    "Concat6"
		    SrcPort		    1
		    DstBlock		    " "
		    DstPort		    1
		    }
		    Line {
		    SrcBlock		    "reset"
		    SrcPort		    1
		    Points		    [210, 0; 0, -65]
		    Branch {
		    Points		    [0, -25]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -60]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -65]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -10]
		    Branch {
		    Points		    [0, -75]
		    Branch {
		    Points		    [0, -15]
		    Branch {
		    Points		    [0, -70]
		    Branch {
		    Points		    [0, -10]
		    DstBlock		    "x9"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [140, 0; 0, -10]
		    DstBlock		    "x"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x10"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x2"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x11"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [140, 0]
		    DstBlock		    "x3"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x12"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x4"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [10, 0]
		    DstBlock		    "x13"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x5"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [5, 0]
		    DstBlock		    "x14"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x6"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x15"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x7"
		    DstPort		    2
		    }
		    }
		    Branch {
		    DstBlock		    "x16"
		    DstPort		    2
		    }
		    }
		    Branch {
		    Points		    [135, 0]
		    DstBlock		    "x8"
		    DstPort		    2
		    }
		    }
		    Annotation {
		    Name		    "4-Bit Leap-Forward LFSR G(X) = X^"
"47 + X^5 + 1"
		    Position		    [307, 779]
		    DropShadow		    on
		    FontSize		    12
		    }
		  }
		}
		Block {
		  BlockType		  Outport
		  Name			  "g(s')"
		  Position		  [570, 68, 600, 82]
		}
		Line {
		  SrcBlock		  "Delay1"
		  SrcPort		  1
		  DstBlock		  "ROM"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "ROM"
		  SrcPort		  1
		  DstBlock		  "Delay"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "lfsr_47_5"
		  SrcPort		  1
		  DstBlock		  "Delay1"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Delay"
		  SrcPort		  1
		  DstBlock		  "g(s')"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "lfsr_47_5"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "bm"
	      Position		      [525, 68, 555, 82]
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"g2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"fr1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "g2"
	      SrcPort		      1
	      Points		      [25, 0; 0, -40]
	      DstBlock		      "Mult"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "fr1"
	      SrcPort		      1
	      DstBlock		      "Mult"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mult"
	      SrcPort		      1
	      DstBlock		      "Convert"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Convert"
	      SrcPort		      1
	      DstBlock		      "bm"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Reinterpret"
	  Ports			  [1, 1]
	  Position		  [530, 106, 565, 144]
	  SourceBlock		  "xbsIndex_r3/Reinterpret"
	  SourceType		  "Xilinx Type Reinterpreting Block"
	  force_arith_type	  off
	  arith_type		  "Unsigned"
	  force_bin_pt		  on
	  bin_pt		  "7"
	  force_valid		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  Position		  [620, 118, 650, 132]
	}
	Line {
	  SrcBlock		  " reset"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 60]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"Box-Muller3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Box-Muller4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Box-Muller2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Box-Muller1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Reinterpret"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Box-Muller4"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "AddSub1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Box-Muller3"
	  SrcPort		  1
	  Points		  [40, 0; 0, 15]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Box-Muller2"
	  SrcPort		  1
	  Points		  [35, 0; 0, -20]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Box-Muller1"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "Reinterpret"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  Labels		  [2, 0]
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [85, 0]
	  DstBlock		  "AddSub2"
	  DstPort		  1
	}
	Annotation {
	  Name			  "The WGNG generates white Gaussian noise usi"
"ng a combination of the Box-Muller algorithm and the Central Limit Theorem \n"
"following the general approach described in [1].   The Box-Muller algorithm g"
"enerates a unit normal random variable via a \ntransformation of two independ"
"ent random variables that are uniformly distributed over [0,1].  This is acco"
"mplished by storing\nBox-Muller function values in ROMs and addressing them w"
"ith uniform random variables.  The uniform random variables are \nproduced by"
" multiple-bit leap-forward LFSRs.  A standard LFSR generates one output per c"
"lock cycle.  K-bit leap-forward LFSRs \nare able to generate k outputs in a s"
"ingle cycle.  For example, a 4-bit leap-forward LFSR outputs a discrete unifo"
"rm random \nvariable between 0 and 15.  A portion of the 48-bit block paramet"
"er seed initializes each LFSR allowing customization.  The \noutputs of four "
"parallel Box-Muller subsystems are averaged to obtain a probability density f"
"unction (PDF) that is Gaussian.   \nThe overall latency of the WGNG is 10 clo"
"ck cycles.  The output port noise is a 12 bit signed number with 7 bits after"
" the binary \npoint. \n\n[1] A. Ghazel, E. Boutillon, J. L. Danger, G. Gulak "
"and H. Laamari, \"Design and Performance Analysis of a\nHigh Speed AWGN Commu"
"nication Channel Emulator\" IEEE PACRIM Conference, Victoria, B. C., Aug. 200"
"1."
	  Position		  [33, 374]
	  HorizontalAlignment	  "left"
	  DropShadow		  on
	  FontSize		  12
	}
      }
    }
    Annotation {
      Name		      "Xilinx Reference Blockset v6.3\n(c) 2003  Xilin"
"x, Inc.\n\nCommunication Reference Library"
      Position		      [117, 59]
      FontSize		      12
    }
  }
}
