def	,	V_173
vram_end	,	V_29
PDE2_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_156
upper_32_bits	,	F_7
mmPCTL0_RENG_RAM_INDEX	,	V_132
INVALIDATE_ALL_L1_TLBS	,	V_61
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_91
mmhub_v1_0_init_system_aperture_regs	,	F_9
mmhub_v1_0_set_clockgating	,	F_32
mmhub_v1_0_init_gart_pt_regs	,	F_3
vram_start	,	V_11
state	,	V_207
num_level	,	V_86
pctl0_misc	,	V_122
amdgpu_sriov_vf	,	F_21
mmMC_VM_AGP_TOP	,	V_25
mmVM_CONTEXT1_CNTL	,	V_84
asic_type	,	V_179
mmMC_VM_MX_L1_TLB_CNTL	,	V_41
IDENTITY_MODE_FRAGMENT_SIZE	,	V_58
BANK_SELECT	,	V_65
ENABLE_L2_FRAGMENT_PROCESSING	,	V_54
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_87
AMD_CG_STATE_GATE	,	V_209
adev	,	V_2
ATC_L2_MISC_CG__ENABLE_MASK	,	V_186
VM_CONTEXT0_CNTL	,	V_74
gart_start	,	V_18
DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK	,	V_188
cg_flags	,	V_184
mmPCTL1_RENG_RAM_INDEX	,	V_142
mmMC_VM_AGP_BOT	,	V_26
PCTL0_STCTRL_REGISTER_SAVE_RANGE0	,	V_104
mmhub_v1_0_update_power_gating	,	F_22
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_89
RREG32_SOC15	,	F_2
PAGE_TABLE_DEPTH	,	V_76
mmPCTL0_STCTRL_REGISTER_SAVE_RANGE0	,	V_109
data2	,	V_177
data1	,	V_175
uint32_t	,	T_3
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32	,	V_81
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32	,	V_82
i	,	V_83
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_57
MTYPE_UC	,	V_49
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_28
vmhub	,	V_161
DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK	,	V_187
mmVM_L2_PROTECTION_FAULT_STATUS	,	V_171
ATHUB	,	V_199
CHIP_VEGA10	,	V_208
PDE1_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_155
TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_157
DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK	,	V_189
PDE_FAULT_CLASSIFICATION	,	V_56
PCTL1_STCTRL_REGISTER_SAVE_RANGE0	,	V_110
PCTL1_DATA_LEN	,	V_141
mmDAGB0_CNTL_MISC2_RV	,	V_183
DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK	,	V_191
PCTL1_STCTRL_REGISTER_SAVE_RANGE2	,	V_118
PCTL1_STCTRL_REGISTER_SAVE_RANGE1	,	V_114
PCTL0_RENG_EXECUTE	,	V_137
DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK	,	V_193
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32	,	V_101
VM_L2_PROTECTION_FAULT_CNTL	,	V_154
PCTL1_STCTRL_REG_SAVE_RANGE2_LIMIT	,	V_120
MC_VM_MX_L1_TLB_CNTL	,	V_42
amdgpu_vmhub	,	V_159
athub_update_medium_grain_light_sleep	,	F_31
WREG32_SOC15	,	F_5
vram_base_offset	,	V_13
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_92
mmVM_L2_PROTECTION_FAULT_CNTL2	,	V_38
INVALIDATE_L2_CACHE	,	V_62
mmhub_v1_0_gart_disable	,	F_24
pctl1_data	,	V_143
gart	,	V_8
mmMC_VM_AGP_BASE	,	V_24
mmhub_v1_0_init_cache_regs	,	F_12
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32	,	V_99
athub_update_medium_grain_clock_gating	,	F_29
PCTL0_DATA_LEN	,	V_131
ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY	,	V_40
mmhub_v1_0_power_gating_write_save_ranges	,	F_19
AMD_CG_SUPPORT_MC_MGCG	,	V_185
BUG_ON	,	F_4
ENABLE_CONTEXT	,	V_75
mmPCTL0_MISC	,	V_126
gpu_addr	,	V_31
DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK	,	V_196
VM_L2_CNTL2	,	V_60
VM_L2_CNTL3	,	V_64
RREG32_SOC15_OFFSET	,	F_16
pctl0_data	,	V_133
mmhub_v1_0_program_invalidation	,	F_18
DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK	,	V_194
block_size	,	V_95
EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_93
SOC15_REG_OFFSET	,	F_27
vm_context0_cntl	,	V_169
def1	,	V_174
def2	,	V_176
mmDAGB1_CNTL_MISC2	,	V_182
vm_inv_eng0_req	,	V_165
DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK	,	V_198
VM_L2_CNTL4	,	V_69
NACK_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_158
PCTL0_MISC__RENG_MEM_LS_ENABLE_MASK	,	V_130
hub	,	V_160
mmhub_v1_0_get_fb_location	,	F_1
base	,	V_3
dummy_page	,	V_35
RETRY_PERMISSION_OR_INVALID_PAGE_FAULT	,	V_96
VM_L2_CNTL	,	V_52
DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK	,	V_195
uint64_t	,	T_2
DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK	,	V_192
VMC_TAP_PDE_REQUEST_PHYSICAL	,	V_70
mmMC_VM_FB_LOCATION_TOP	,	V_152
ECO_BITS	,	V_47
mmPCTL1_STCTRL_REGISTER_SAVE_RANGE0	,	V_113
mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32	,	V_103
RENG_EXECUTE_ON_REG_UPDATE	,	V_151
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32	,	V_79
mmhub_v1_0_init_gart_aperture_regs	,	F_8
tmp	,	V_23
mmPCTL1_STCTRL_REGISTER_SAVE_RANGE2	,	V_121
mmPCTL0_RENG_RAM_DATA	,	V_135
enable	,	V_147
mmPCTL1_STCTRL_REGISTER_SAVE_RANGE1	,	V_117
vm_inv_eng0_ack	,	V_167
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32	,	V_80
mmVM_L2_CNTL4_DEFAULT	,	V_68
ENABLE_L2_CACHE	,	V_53
mmhub_v1_0_set_fault_enable_default	,	F_25
AMD_PG_SUPPORT_MMHUB	,	V_149
ctx0_ptb_addr_lo32	,	V_163
index	,	V_134
mmhub_v1_0_gart_enable	,	F_23
ctx0_ptb_addr_hi32	,	V_164
pg_flags	,	V_148
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_27
mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32	,	V_102
PAGE_TABLE_BLOCK_SIZE	,	V_94
STCTRL_REGISTER_SAVE_LIMIT	,	V_107
mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32	,	V_37
vm_l2_pro_fault_cntl	,	V_172
mmVM_L2_CNTL4	,	V_72
mmVM_L2_CNTL3	,	V_67
mmVM_L2_CNTL2	,	V_59
PCTL1_RENG_EXECUTE	,	V_145
mmVM_INVALIDATE_ENG0_ACK	,	V_168
mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32	,	V_34
flags	,	V_210
ATHUB_MISC_CNTL__CG_ENABLE_MASK	,	V_201
MMHUB	,	V_4
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32	,	V_14
gart_end	,	V_21
VM_L2_PROTECTION_FAULT_CNTL2	,	V_39
ENABLE_ADVANCED_DRIVER_MODEL	,	V_45
L2_PDE0_CACHE_TAG_GENERATION_MODE	,	V_55
amd_clockgating_state	,	V_206
mmhub_v1_0_enable_system_domain	,	F_13
PCTL1_STCTRL_REG_SAVE_RANGE0_LIMIT	,	V_112
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32	,	V_15
mmPCTL1_MISC	,	V_128
ENABLE_L1_TLB	,	V_43
mmhub_v1_0_setup_vmid_config	,	F_15
MTYPE	,	V_48
CHIP_RAVEN	,	V_180
STCTRL_REGISTER_SAVE_BASE	,	V_105
pctl1_misc	,	V_124
PCTL1_STCTRL_REG_SAVE_RANGE2_BASE	,	V_119
ATC_EN	,	V_50
vm_manager	,	V_12
mmVM_CONTEXT0_CNTL	,	V_73
ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK	,	V_203
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_46
mmVM_L2_PROTECTION_FAULT_CNTL	,	V_153
PCTL1_STCTRL_REG_SAVE_RANGE1_LIMIT	,	V_116
data	,	V_136
AMDGPU_MMHUB	,	V_162
max_pfn	,	V_100
table_addr	,	V_9
pctl1_reng_execute	,	V_125
RENG_EXECUTE_END_PTR	,	V_138
lower_32_bits	,	F_6
mmhub_v1_0_disable_identity_aperture	,	F_14
mmhub_v1_0_init_tlb_regs	,	F_11
PCTL1_MISC__RENG_MEM_LS_ENABLE_MASK	,	V_140
u32	,	V_17
mc	,	V_10
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32	,	V_78
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB	,	V_32
mmhub_v1_0_update_medium_grain_clock_gating	,	F_28
DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK	,	V_197
REG_SET_FIELD	,	F_10
PCTL0_RENG_EXEC_END_PTR	,	V_139
mmPCTL1_RENG_RAM_DATA	,	V_144
mmVM_L2_CNTL	,	V_51
mmATHUB_MISC_CNTL	,	V_200
PCTL1_RENG_EXEC_END_PTR	,	V_146
vram_scratch	,	V_30
DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK	,	V_190
mmhub_v1_0_update_medium_grain_light_sleep	,	F_30
mmPCTL0_RENG_EXECUTE	,	V_127
mmVM_INVALIDATE_ENG0_REQ	,	V_166
mmMC_VM_FB_LOCATION_BASE	,	V_5
VM_CONTEXT1_CNTL	,	V_85
mmPCTL1_RENG_EXECUTE	,	V_129
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32	,	V_20
VMC_TAP_PTE_REQUEST_PHYSICAL	,	V_71
MC_VM_FB_LOCATION_BASE__FB_BASE_MASK	,	V_6
mmhub_v1_0_get_clockgating	,	F_33
PCTL1_STCTRL_REG_SAVE_RANGE1_BASE	,	V_115
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32	,	V_97
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32	,	V_98
pctl0_reng_execute	,	V_123
SYSTEM_ACCESS_MODE	,	V_44
L2_CACHE_BIGK_FRAGMENT_SIZE	,	V_66
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32	,	V_22
PCTL0_STCTRL_REG_SAVE_RANGE0_LIMIT	,	V_108
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_88
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_90
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32	,	V_19
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB	,	V_33
WREG32_SOC15_OFFSET	,	F_17
mmVM_L2_CNTL3_DEFAULT	,	V_63
addr	,	V_36
value	,	V_7
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32	,	V_16
amdgpu_device	,	V_1
vm_l2_pro_fault_status	,	V_170
PCTL0_STCTRL_REG_SAVE_RANGE0_BASE	,	V_106
mmhub_v1_0_init	,	F_26
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32	,	V_77
PCTL1_STCTRL_REG_SAVE_RANGE0_BASE	,	V_111
mmhub_v1_0_initialize_power_gating	,	F_20
u64	,	T_1
ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK	,	V_205
AMD_CG_SUPPORT_MC_LS	,	V_202
mmDAGB0_CNTL_MISC2	,	V_181
AMD_CG_SUPPORT_HDP_LS	,	V_204
RENG_EXECUTE_ON_PWR_UP	,	V_150
mmATC_L2_MISC_CG	,	V_178
