vendor_name = ModelSim
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/Generic_AND.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/OR_GATE.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/OR_GATE.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/NOT_GATE.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/NOT_GATE.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XOR_GATE.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XOR_GATE.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XNOR_GATE.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/XNOR_GATE.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/Generic_AND.vwf
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/AND_GATE_tb.vhd
source_file = 1, C:/temp/VHDLcourse/VHDLcourse/Lectures/Basic Combinational Logic Lab/db/BasicGates.cbx.xml
source_file = 1, c:/temp/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/temp/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/temp/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/temp/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = AND_GATE
instance = comp, \OUTPUT~output\, OUTPUT~output, AND_GATE, 1
instance = comp, \INPUT_B~input\, INPUT_B~input, AND_GATE, 1
instance = comp, \INPUT_A~input\, INPUT_A~input, AND_GATE, 1
instance = comp, \OUTPUT~0\, OUTPUT~0, AND_GATE, 1
