//=============================================================================
// Verilog parameter file generated by IPExpress  01/25/2021  16:49:57     
// Filename: SDI_IP_params.v                                               
// Copyright(c) 2008 Lattice Semiconductor Corporation. All rights reserved.   
//=============================================================================

// WARNING - Changes to this file should be performed by re-running IPexpress or
// modifying the .LPC file and regenerating the core. Other changes may lead to 
// inconsistent simulation and/or implementation results.                       

`define     ENABLERX
`define     LNINSERT_EN
`define     CRCINSERT_EN
`define     SD_RX_10BITS
`define     SDPLL_EXCLUDE
`define     ENABLE_LEVELB
`define     ENABLE_VPID_TX
`define     DEVICE_ECP3
`define     TG_PGMTIME 3
`define     HD_PGMTIME 3
`define     SD_PGMTIME 3
`define     LOCK_THRESH 3
`define     UNLOCK_THRESH 3
`define     USER_CORE_NAME
`define     RUN_DEBUG
