

================================================================
== Vivado HLS Report for 'ula_new_opUla'
================================================================
* Date:           Fri Dec  8 22:15:56 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        ula_high_final
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      82|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      38|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|       0|     120|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |ula_new_mul_mul_1bkb_U1  |ula_new_mul_mul_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |aux_V_fu_129_p2    |     +    |      0|  0|  23|          16|          16|
    |aux_V_1_fu_122_p2  |     -    |      0|  0|  23|          16|          16|
    |aux_V_3_fu_104_p2  |    and   |      0|  0|  23|          16|          16|
    |tmp_2_fu_111_p2    |   icmp   |      0|  0|  13|          16|          16|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  82|          64|          64|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_v_V_phi_fu_88_p12  |  38|          7|   16|        112|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  38|          7|   16|        112|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|A         |  in |   16| ap_none |       A      | pointer |
|B         |  in |   16| ap_none |       B      | pointer |
|op        |  in |    3| ap_none |      op      | pointer |
|C         | out |   16|  ap_vld |       C      | pointer |
|C_ap_vld  | out |    1|  ap_vld |       C      | pointer |
+----------+-----+-----+---------+--------------+---------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 8.11ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %A), !map !85"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !89"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %op), !map !93"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %C), !map !97"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str2, i32 0, i32 0, i16* %A) nounwind" [ula.cpp:5]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str1, [2 x i8]* @p_str3, i32 0, i32 0, i16* %B) nounwind" [ula.cpp:6]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [3 x i8]* @p_str5, i32 0, i32 0, i3* %op) nounwind" [ula.cpp:7]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([8 x i8]* @p_str, i32 1, [13 x i8]* @p_str1, [2 x i8]* @p_str6, i32 0, i32 0, i16* %C) nounwind" [ula.cpp:8]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([8 x i8]* @p_str, i32 0, [6 x i8]* @p_str7) nounwind" [ula.cpp:9]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [ula.cpp:9]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [ula.cpp:9]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%val_V = call i3 @_ssdm_op_Read.ap_auto.volatile.i3P(i3* %op)" [ula.cpp:9]
ST_1 : Operation 14 [1/1] (1.75ns)   --->   "switch i3 %val_V, label %._crit_edge [
    i3 1, label %1
    i3 2, label %2
    i3 3, label %3
    i3 -4, label %4
    i3 -3, label %5
  ]" [ula.cpp:9]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%val_V_9 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)" [ula.cpp:31]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%val_V_10 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)" [ula.cpp:32]
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%aux_V_3 = and i16 %val_V_10, %val_V_9" [ula.cpp:33]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.75ns)   --->   "br label %._crit_edge" [ula.cpp:34]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%val_V_7 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)" [ula.cpp:24]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%val_V_8 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)" [ula.cpp:24]
ST_1 : Operation 21 [1/1] (1.97ns)   --->   "%tmp_2 = icmp sgt i16 %val_V_7, %val_V_8" [ula.cpp:24]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_s = zext i1 %tmp_2 to i16" [ula.cpp:24]
ST_1 : Operation 23 [1/1] (1.75ns)   --->   "br label %._crit_edge" [ula.cpp:29]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%val_V_5 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)" [ula.cpp:20]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%val_V_6 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)" [ula.cpp:20]
ST_1 : Operation 26 [1/1] (6.35ns)   --->   "%aux_V_2 = mul i16 %val_V_6, %val_V_5" [ula.cpp:20]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (1.75ns)   --->   "br label %._crit_edge" [ula.cpp:21]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%val_V_3 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)" [ula.cpp:16]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%val_V_4 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)" [ula.cpp:16]
ST_1 : Operation 30 [1/1] (1.84ns)   --->   "%aux_V_1 = sub i16 %val_V_3, %val_V_4" [ula.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.75ns)   --->   "br label %._crit_edge" [ula.cpp:17]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%val_V_1 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %A)" [ula.cpp:12]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%val_V_2 = call i16 @_ssdm_op_Read.ap_auto.volatile.i16P(i16* %B)" [ula.cpp:12]
ST_1 : Operation 34 [1/1] (1.84ns)   --->   "%aux_V = add i16 %val_V_2, %val_V_1" [ula.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.75ns)   --->   "br label %._crit_edge" [ula.cpp:13]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v_V = phi i16 [ %aux_V_3, %5 ], [ %p_s, %4 ], [ %aux_V_2, %3 ], [ %aux_V_1, %2 ], [ %aux_V, %1 ], [ 0, %0 ]"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %C, i16 %v_V)" [ula.cpp:42]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp)" [ula.cpp:42]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [ula.cpp:42]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap    ) [ 00]
StgValue_3  (specbitsmap    ) [ 00]
StgValue_4  (specbitsmap    ) [ 00]
StgValue_5  (specbitsmap    ) [ 00]
StgValue_6  (specport       ) [ 00]
StgValue_7  (specport       ) [ 00]
StgValue_8  (specport       ) [ 00]
StgValue_9  (specport       ) [ 00]
StgValue_10 (specprocessdef ) [ 00]
tmp         (specregionbegin) [ 00]
StgValue_12 (specprotocol   ) [ 00]
val_V       (read           ) [ 01]
StgValue_14 (switch         ) [ 00]
val_V_9     (read           ) [ 00]
val_V_10    (read           ) [ 00]
aux_V_3     (and            ) [ 00]
StgValue_18 (br             ) [ 00]
val_V_7     (read           ) [ 00]
val_V_8     (read           ) [ 00]
tmp_2       (icmp           ) [ 00]
p_s         (zext           ) [ 00]
StgValue_23 (br             ) [ 00]
val_V_5     (read           ) [ 00]
val_V_6     (read           ) [ 00]
aux_V_2     (mul            ) [ 00]
StgValue_27 (br             ) [ 00]
val_V_3     (read           ) [ 00]
val_V_4     (read           ) [ 00]
aux_V_1     (sub            ) [ 00]
StgValue_31 (br             ) [ 00]
val_V_1     (read           ) [ 00]
val_V_2     (read           ) [ 00]
aux_V       (add            ) [ 00]
StgValue_35 (br             ) [ 00]
v_V         (phi            ) [ 00]
StgValue_37 (write          ) [ 00]
empty       (specregionend  ) [ 00]
StgValue_39 (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i3P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="val_V_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="3" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_9/1 val_V_7/1 val_V_5/1 val_V_3/1 val_V_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V_10/1 val_V_8/1 val_V_6/1 val_V_4/1 val_V_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_37_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/1 "/>
</bind>
</comp>

<comp id="85" class="1005" name="v_V_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="87" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="v_V_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="4" bw="16" slack="0"/>
<pin id="94" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="6" bw="16" slack="0"/>
<pin id="96" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="8" bw="16" slack="0"/>
<pin id="98" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="10" bw="1" slack="0"/>
<pin id="100" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="aux_V_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="aux_V_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_s_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="aux_V_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="aux_V_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="aux_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aux_V/1 "/>
</bind>
</comp>

<comp id="136" class="1007" name="aux_V_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="aux_V_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="88" pin=10"/></net>

<net id="103"><net_src comp="88" pin="12"/><net_sink comp="78" pin=2"/></net>

<net id="108"><net_src comp="72" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="66" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="115"><net_src comp="66" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="72" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="126"><net_src comp="66" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="2"/><net_sink comp="88" pin=6"/></net>

<net id="133"><net_src comp="72" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="66" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="88" pin=8"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="66" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="136" pin="2"/><net_sink comp="88" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {1 }
 - Input state : 
	Port: ula_new::opUla : A | {1 }
	Port: ula_new::opUla : B | {1 }
	Port: ula_new::opUla : op | {1 }
  - Chain level:
	State 1
		p_s : 1
		v_V : 2
		StgValue_37 : 3
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    and   |      aux_V_3_fu_104     |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    sub   |      aux_V_1_fu_122     |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|    add   |       aux_V_fu_129      |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_2_fu_111      |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|    mul   |      aux_V_2_fu_136     |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     val_V_read_fu_60    |    0    |    0    |    0    |
|   read   |      grp_read_fu_66     |    0    |    0    |    0    |
|          |      grp_read_fu_72     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_37_write_fu_78 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |        p_s_fu_117       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    82   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|v_V_reg_85|   16   |
+----------+--------+
|   Total  |   16   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   16   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   16   |   82   |
+-----------+--------+--------+--------+
