// Seed: 1611967629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  wire id_7;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15
);
  assign id_2 = 1;
  wire id_17, id_18;
  id_19 :
  assert property (@(posedge 1) 1) id_12 = 1'b0;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18
  );
  wire id_20, id_21;
endmodule
