"uart1_clk"	,	L_19
lpt_clk_probe	,	F_1
clk_register_lpss_gate	,	F_6
"INT33C2:00"	,	L_12
"i2c0_clk"	,	L_10
pdev	,	V_2
"INT33C5"	,	L_20
dev	,	V_4
clk_register_clkdev	,	F_5
"INT33C3"	,	L_14
"uart0_clk"	,	L_16
"INT33C1"	,	L_8
PRV_CLOCK_PARAMS	,	V_6
lpt_clk_init	,	F_7
"INT33C3:00"	,	L_15
"i2c1_clk"	,	L_13
"INTL9C60.0.auto"	,	L_3
clk	,	V_3
lpt_clk_driver	,	V_7
platform_driver_register	,	F_8
"hclk"	,	L_2
"INT33C4:00"	,	L_18
PTR_ERR	,	F_4
"lpss_clk"	,	L_1
"spi1_clk"	,	L_7
"INT33C0:00"	,	L_6
CLK_IS_ROOT	,	V_5
"INT33C4"	,	L_17
"INT33C2"	,	L_11
"INT33C0"	,	L_5
__init	,	T_1
"spi0_clk"	,	L_4
"INT33C1:00"	,	L_9
platform_device	,	V_1
clk_register_fixed_rate	,	F_2
IS_ERR	,	F_3
"INT33C5:00"	,	L_21
