library ieee;
use ieee.std_logic_1164.all;

entity top_level_module_tb is
end entity;

architecture rtl of top_level_module_tb is
	component top_level_module is
		port 
		(
			clk 		: in  std_logic; 		--out clk
			key_in 		: in  std_logic;
			gen_enable	: in  std_logic := '1';
			hex_a_out	: out std_logic_vector(6 downto 0);
			hex_b_out	: out std_logic_vector(6 downto 0);
			hex_c_out	: out std_logic_vector(6 downto 0);
			hex_d_out	: out std_logic_vector(6 downto 0)
		);
	end component;

begin
	inst0: top_level_module 
		port map(
			clk 		=> clk_t,
			key_in 	=> key_in_t,
			key_out	=> key_out_t
		);
	--input
	process
	begin
		
	end process;
	
	process
	begin
		wait for 5ps;
		clk_t <= '1';
		wait for 5ps;
		clk_t <= '0';
		
	end process;
	
end rtl;