

================================================================
== Vitis HLS Report for 'sobel_Pipeline_VITIS_LOOP_88_1'
================================================================
* Date:           Sat Oct 11 17:25:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sobel_opt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                      |
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+
    |        3|     1282|  30.000 ns|  12.820 us|    2|  1281|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_88_1  |        1|     1280|         2|          1|          1|  1 ~ 1280|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_p_strb = alloca i32 1"   --->   Operation 5 'alloca' 'data_p_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [../src/sobel_opt.cpp:84]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 0, i1 %src_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %src_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %src_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 12 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 0, i13 %col" [../src/sobel_opt.cpp:84]   --->   Operation 13 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [../src/sobel_opt.cpp:88]   --->   Operation 14 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%col_1 = load i13 %col" [../src/sobel_opt.cpp:88]   --->   Operation 15 'load' 'col_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i13 %col_1" [../src/sobel_opt.cpp:88]   --->   Operation 16 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln88 = icmp_slt  i32 %zext_ln88, i32 %cols_read" [../src/sobel_opt.cpp:88]   --->   Operation 17 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.67ns)   --->   "%col_2 = add i13 %col_1, i13 1" [../src/sobel_opt.cpp:88]   --->   Operation 18 'add' 'col_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_98_2.loopexit.exitStub, void %for.inc.split" [../src/sobel_opt.cpp:88]   --->   Operation 19 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln84 = store i13 %col_2, i13 %col" [../src/sobel_opt.cpp:84]   --->   Operation 20 'store' 'store_ln84' <Predicate = (icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_p_strb_load = load i1 %data_p_strb"   --->   Operation 34 'load' 'data_p_strb_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %data_p_strb_1_out, i1 %data_p_strb_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.77>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln91 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../src/sobel_opt.cpp:91]   --->   Operation 21 'specpipeline' 'specpipeline_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln90 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1280, i64 640" [../src/sobel_opt.cpp:90]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/sobel_opt.cpp:88]   --->   Operation 23 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i13 %col_1" [../src/sobel_opt.cpp:92]   --->   Operation 24 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%LineBuffer_addr = getelementptr i8 %LineBuffer, i64 0, i64 %zext_ln92" [../src/sobel_opt.cpp:92]   --->   Operation 25 'getelementptr' 'LineBuffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.51ns)   --->   "%empty = read i11 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %src_V_data_V, i1 %src_V_keep_V, i1 %src_V_strb_V, i1 %src_V_last_V" [../src/sobel_opt.cpp:93]   --->   Operation 26 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%data_p_data = extractvalue i11 %empty" [../src/sobel_opt.cpp:93]   --->   Operation 27 'extractvalue' 'data_p_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%data_p_strb_1 = extractvalue i11 %empty" [../src/sobel_opt.cpp:93]   --->   Operation 28 'extractvalue' 'data_p_strb_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%LineBuffer_1_addr = getelementptr i8 %LineBuffer_1, i64 0, i64 %zext_ln92" [../src/sobel_opt.cpp:94]   --->   Operation 29 'getelementptr' 'LineBuffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln92 = store i8 0, i11 %LineBuffer_addr" [../src/sobel_opt.cpp:92]   --->   Operation 30 'store' 'store_ln92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 31 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln94 = store i8 %data_p_data, i11 %LineBuffer_1_addr" [../src/sobel_opt.cpp:94]   --->   Operation 31 'store' 'store_ln94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1280> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln88 = store i1 %data_p_strb_1, i1 %data_p_strb" [../src/sobel_opt.cpp:88]   --->   Operation 32 'store' 'store_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [../src/sobel_opt.cpp:88]   --->   Operation 33 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln84', ../src/sobel_opt.cpp:84) of constant 0 on local variable 'col', ../src/sobel_opt.cpp:84 [17]  (1.588 ns)
	'load' operation 13 bit ('col', ../src/sobel_opt.cpp:88) on local variable 'col', ../src/sobel_opt.cpp:84 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln88', ../src/sobel_opt.cpp:88) [22]  (2.552 ns)
	'store' operation 0 bit ('store_ln84', ../src/sobel_opt.cpp:84) of variable 'col', ../src/sobel_opt.cpp:88 on local variable 'col', ../src/sobel_opt.cpp:84 [37]  (1.588 ns)

 <State 2>: 3.772ns
The critical path consists of the following:
	axis read operation ('empty', ../src/sobel_opt.cpp:93) on port 'src_V_data_V' (../src/sobel_opt.cpp:93) [31]  (0.518 ns)
	'store' operation 0 bit ('store_ln94', ../src/sobel_opt.cpp:94) of variable 'data_p.data', ../src/sobel_opt.cpp:93 on array 'LineBuffer_1' [36]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
