OpenROAD 9b28074f5d04c68a9ddcc5c571583c1950e326a2 
Features included (+) or not (-): +Charts +GPU +GUI +Python : None
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
[INFO ORD-0030] Using 16 thread(s).
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sg13g2_buf_1.
[INFO CTS-0051] Sink buffer is sg13g2_buf_2.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_1
                    sg13g2_buf_2
[INFO CTS-0049] Characterization buffer is sg13g2_buf_2.
[INFO CTS-0007] Net "clock" found for clock "clk_core".
[INFO CTS-0010]  Clock net "clock" has 208 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 208.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 49.
[INFO CTS-0024]  Normalized sink region: [(22.7705, 23.2986), (31.3821, 32.8)].
[INFO CTS-0025]     Width:  8.6115.
[INFO CTS-0026]     Height: 9.5013.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 25
    Sub-region size: 8.6115 X 4.7507
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 4.3058 X 4.7507
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0018]     Created 54 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 54 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:5, 4:27, 5:17, 9:1, 12:1, 13:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 243
[INFO CTS-0100]  Leaf buffers 49
[INFO CTS-0101]  Average sink wire length 497.35 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 35
[INFO RSZ-0058] Using max wire length 23868um.
Placement Analysis
---------------------------------
total displacement        551.4 u
average displacement        0.4 u
max displacement           11.3 u
original HPWL           38657.3 u
legalized HPWL          39493.0 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           39493.0 u
legalized HPWL          39493.0 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 21190 u^2 52% utilization.
Elapsed time: 0:02.18[h:]min:sec. CPU time: user 2.16 sys 0.02 (100%). Peak memory: 108516KB.
