Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 25 16:50:47 2023
| Host         : Yunhai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_ctrl/u0_sw/sw_valid_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_spi2dac/clk_1MHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.430        0.000                      0                 1069        0.026        0.000                      0                 1069        4.500        0.000                       0                   970  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_50M  {0.000 10.000}       20.000          50.000          
  clk_DDS  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.430        0.000                      0                  992        0.026        0.000                      0                  992        4.500        0.000                       0                   904  
  clk_50M          18.508        0.000                      0                    9        0.237        0.000                      0                    9        9.500        0.000                       0                     9  
  clk_DDS         192.122        0.000                      0                   66        0.245        0.000                      0                   66       99.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  7.044        0.000                      0                    2        0.781        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[18][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.217ns (33.888%)  route 4.325ns (66.112%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.045 r  u_ctrl/data_r_reg[16][2]_i_2/O[1]
                         net (fo=7, routed)           1.021    10.066    u_data_send/amp_value_3v30[5]
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.303    10.369 r  u_data_send/data_r[16][3]_i_5/O
                         net (fo=7, routed)           0.707    11.076    u_data_send/data_r[16][3]_i_5_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.200 r  u_data_send/data_r[16][3]_i_3/O
                         net (fo=6, routed)           0.634    11.834    u_data_send/data_r[16][3]_i_3_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.958 r  u_data_send/data_r[18][1]_i_1/O
                         net (fo=1, routed)           0.000    11.958    u_data_send/amp_bcd[5]
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[18][1]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)        0.031    15.387    u_data_send/data_r_reg[18][1]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.538ns  (logic 2.217ns (33.909%)  route 4.321ns (66.091%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.045 r  u_ctrl/data_r_reg[16][2]_i_2/O[1]
                         net (fo=7, routed)           1.021    10.066    u_data_send/amp_value_3v30[5]
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.303    10.369 r  u_data_send/data_r[16][3]_i_5/O
                         net (fo=7, routed)           0.707    11.076    u_data_send/data_r[16][3]_i_5_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.200 f  u_data_send/data_r[16][3]_i_3/O
                         net (fo=6, routed)           0.630    11.830    u_data_send/data_r[16][3]_i_3_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I4_O)        0.124    11.954 r  u_data_send/data_r[16][1]_i_1/O
                         net (fo=1, routed)           0.000    11.954    u_data_send/data_r[16][1]_i_1_n_0
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][1]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)        0.029    15.385    u_data_send/data_r_reg[16][1]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  3.432    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.217ns (34.075%)  route 4.289ns (65.925%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.045 r  u_ctrl/data_r_reg[16][2]_i_2/O[1]
                         net (fo=7, routed)           1.021    10.066    u_data_send/amp_value_3v30[5]
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.303    10.369 r  u_data_send/data_r[16][3]_i_5/O
                         net (fo=7, routed)           0.707    11.076    u_data_send/data_r[16][3]_i_5_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.200 r  u_data_send/data_r[16][3]_i_3/O
                         net (fo=6, routed)           0.598    11.798    u_data_send/data_r[16][3]_i_3_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124    11.922 r  u_data_send/data_r[16][0]_i_1/O
                         net (fo=1, routed)           0.000    11.922    u_data_send/amp_bcd[8]
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][0]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)        0.031    15.387    u_data_send/data_r_reg[16][0]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[16][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.211ns (33.848%)  route 4.321ns (66.152%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.045 r  u_ctrl/data_r_reg[16][2]_i_2/O[1]
                         net (fo=7, routed)           1.021    10.066    u_data_send/amp_value_3v30[5]
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.303    10.369 r  u_data_send/data_r[16][3]_i_5/O
                         net (fo=7, routed)           0.707    11.076    u_data_send/data_r[16][3]_i_5_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    11.200 r  u_data_send/data_r[16][3]_i_3/O
                         net (fo=6, routed)           0.630    11.830    u_data_send/data_r[16][3]_i_3_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I1_O)        0.118    11.948 r  u_data_send/data_r[16][3]_i_1/O
                         net (fo=1, routed)           0.000    11.948    u_data_send/data_r[16][3]_i_1_n_0
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[16][3]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)        0.075    15.431    u_data_send/data_r_reg[16][3]
  -------------------------------------------------------------------
                         required time                         15.431    
                         arrival time                         -11.948    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[19][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.562ns  (logic 1.955ns (29.793%)  route 4.607ns (70.207%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.751 f  u_ctrl/data_r_reg[16][2]_i_4/O[3]
                         net (fo=7, routed)           1.294    10.045    u_data_send/amp_value_3v30[3]
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.306    10.351 r  u_data_send/data_r[16][3]_i_2/O
                         net (fo=8, routed)           0.661    11.012    u_data_send/data_r[16][3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.136 r  u_data_send/data_r[16][0]_i_2/O
                         net (fo=5, routed)           0.688    11.824    u_data_send/data_r[16][0]_i_2_n_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I0_O)        0.153    11.977 r  u_data_send/data_r[19][2]_i_1/O
                         net (fo=1, routed)           0.000    11.977    u_data_send/amp_bcd[2]
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[19][2]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X46Y54         FDCE (Setup_fdce_C_D)        0.118    15.474    u_data_send/data_r_reg[19][2]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                         -11.977    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[19][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 2.121ns (32.568%)  route 4.392ns (67.432%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.950 r  u_ctrl/data_r_reg[16][2]_i_2/O[2]
                         net (fo=8, routed)           0.988     9.939    u_data_send/amp_value_3v30[6]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.302    10.241 r  u_data_send/data_r[19][3]_i_2/O
                         net (fo=2, routed)           0.657    10.898    u_data_send/data_r[19][3]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.022 r  u_data_send/data_r[18][0]_i_2/O
                         net (fo=3, routed)           0.782    11.804    u_data_send/amp_bcd[4]
    SLICE_X46Y54         LUT2 (Prop_lut2_I1_O)        0.124    11.928 r  u_data_send/data_r[19][1]_i_1/O
                         net (fo=1, routed)           0.000    11.928    u_data_send/data_r[19][1]_i_1_n_0
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[19][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[19][1]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X46Y54         FDCE (Setup_fdce_C_D)        0.079    15.435    u_data_send/data_r_reg[19][1]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[18][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 1.997ns (31.533%)  route 4.336ns (68.467%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.950 r  u_ctrl/data_r_reg[16][2]_i_2/O[2]
                         net (fo=8, routed)           0.988     9.939    u_data_send/amp_value_3v30[6]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.302    10.241 r  u_data_send/data_r[19][3]_i_2/O
                         net (fo=2, routed)           0.657    10.898    u_data_send/data_r[19][3]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.022 r  u_data_send/data_r[18][0]_i_2/O
                         net (fo=3, routed)           0.726    11.748    u_data_send/amp_bcd[4]
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X47Y54         FDCE                                         r  u_data_send/data_r_reg[18][0]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X47Y54         FDCE (Setup_fdce_C_D)       -0.062    15.294    u_data_send/data_r_reg[18][0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[18][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 1.926ns (29.777%)  route 4.542ns (70.223%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.751 f  u_ctrl/data_r_reg[16][2]_i_4/O[3]
                         net (fo=7, routed)           1.294    10.045    u_data_send/amp_value_3v30[3]
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.306    10.351 r  u_data_send/data_r[16][3]_i_2/O
                         net (fo=8, routed)           0.661    11.012    u_data_send/data_r[16][3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.136 r  u_data_send/data_r[16][0]_i_2/O
                         net (fo=5, routed)           0.623    11.759    u_data_send/data_r[16][0]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.883 r  u_data_send/data_r[18][2]_i_1/O
                         net (fo=1, routed)           0.000    11.883    u_data_send/amp_bcd[6]
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[18][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[18][2]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X46Y54         FDCE (Setup_fdce_C_D)        0.077    15.433    u_data_send/data_r_reg[18][2]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[18][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 1.926ns (29.791%)  route 4.539ns (70.209%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.751 f  u_ctrl/data_r_reg[16][2]_i_4/O[3]
                         net (fo=7, routed)           1.294    10.045    u_data_send/amp_value_3v30[3]
    SLICE_X47Y55         LUT6 (Prop_lut6_I0_O)        0.306    10.351 r  u_data_send/data_r[16][3]_i_2/O
                         net (fo=8, routed)           0.661    11.012    u_data_send/data_r[16][3]_i_2_n_0
    SLICE_X46Y55         LUT6 (Prop_lut6_I2_O)        0.124    11.136 r  u_data_send/data_r[16][0]_i_2/O
                         net (fo=5, routed)           0.620    11.756    u_data_send/data_r[16][0]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.880 r  u_data_send/data_r[18][3]_i_1/O
                         net (fo=1, routed)           0.000    11.880    u_data_send/amp_bcd[7]
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.481    14.963    u_data_send/CLK
    SLICE_X46Y54         FDCE                                         r  u_data_send/data_r_reg[18][3]/C
                         clock pessimism              0.428    15.391    
                         clock uncertainty           -0.035    15.356    
    SLICE_X46Y54         FDCE (Setup_fdce_C_D)        0.081    15.437    u_data_send/data_r_reg[18][3]
  -------------------------------------------------------------------
                         required time                         15.437    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 u_ctrl/amp_value_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_data_send/data_r_reg[19][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 1.997ns (35.650%)  route 3.605ns (64.350%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_ctrl/CLK
    SLICE_X45Y57         FDCE                                         r  u_ctrl/amp_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDCE (Prop_fdce_C_Q)         0.456     5.871 r  u_ctrl/amp_value_reg[10]/Q
                         net (fo=16, routed)          1.048     6.919    u_ctrl/Q[10]
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.152     7.071 f  u_ctrl/data_r[16][2]_i_21/O
                         net (fo=2, routed)           0.449     7.520    u_ctrl/data_r[16][2]_i_21_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I0_O)        0.326     7.846 r  u_ctrl/data_r[16][2]_i_14/O
                         net (fo=1, routed)           0.467     8.313    u_ctrl/data_r[16][2]_i_14_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.711 r  u_ctrl/data_r_reg[16][2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.711    u_ctrl/data_r_reg[16][2]_i_4_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.950 r  u_ctrl/data_r_reg[16][2]_i_2/O[2]
                         net (fo=8, routed)           0.988     9.939    u_data_send/amp_value_3v30[6]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.302    10.241 r  u_data_send/data_r[19][3]_i_2/O
                         net (fo=2, routed)           0.652    10.893    u_data_send/data_r[19][3]_i_2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.124    11.017 r  u_data_send/data_r[19][3]_i_1/O
                         net (fo=1, routed)           0.000    11.017    u_data_send/amp_bcd[3]
    SLICE_X45Y58         FDCE                                         r  u_data_send/data_r_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.480    14.962    u_data_send/CLK
    SLICE_X45Y58         FDCE                                         r  u_data_send/data_r_reg[19][3]/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X45Y58         FDCE (Setup_fdce_C_D)        0.029    15.384    u_data_send/data_r_reg[19][3]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  4.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/divisor_kp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.721%)  route 0.203ns (49.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.561     1.508    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/CLK
    SLICE_X46Y48         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[1]/Q
                         net (fo=4, routed)           0.203     1.875    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_t[20]_32[1]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.920 r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.920    u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/divisor_kp_reg[10]_0[1]
    SLICE_X42Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/divisor_kp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.827     2.021    u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/CLK
    SLICE_X42Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/divisor_kp_reg[1]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X42Y50         FDCE (Hold_fdce_C_D)         0.120     1.894    u_ctrl/u_divider_man/sqrt_stepx[2].u_divider_step/divisor_kp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/u_divider_step0/divisor_kp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.615%)  route 0.213ns (53.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.560     1.507    u_ctrl/u_divider_man/u_divider_step0/CLK
    SLICE_X49Y49         FDCE                                         r  u_ctrl/u_divider_man/u_divider_step0/divisor_kp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  u_ctrl/u_divider_man/u_divider_step0/divisor_kp_reg[5]/Q
                         net (fo=4, routed)           0.213     1.861    u_ctrl/u_divider_man/u_divider_step0/divisor_t[21]_0[5]
    SLICE_X45Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.906 r  u_ctrl/u_divider_man/u_divider_step0/divisor_kp[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.906    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[10]_0[5]
    SLICE_X45Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.827     2.021    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/CLK
    SLICE_X45Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[5]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.092     1.866    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/divisor_kp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.228ns (52.365%)  route 0.207ns (47.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.558     1.505    u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/CLK
    SLICE_X48Y40         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDCE (Prop_fdce_C_Q)         0.128     1.633 r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[6]/Q
                         net (fo=1, routed)           0.207     1.840    u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_t[5]_21[6]
    SLICE_X50Y40         LUT2 (Prop_lut2_I1_O)        0.100     1.940 r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant[7]_i_1__5/O
                         net (fo=1, routed)           0.000     1.940    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]_0[6]
    SLICE_X50Y40         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.822     2.016    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/CLK
    SLICE_X50Y40         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[7]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.131     1.895    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/remainder_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.213ns (50.276%)  route 0.211ns (49.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.559     1.506    u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/CLK
    SLICE_X36Y51         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/remainder_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/remainder_reg[8]/Q
                         net (fo=5, routed)           0.211     1.881    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/Q[8]
    SLICE_X37Y49         LUT4 (Prop_lut4_I1_O)        0.049     1.930 r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder[9]_i_1/O
                         net (fo=1, routed)           0.000     1.930    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder[9]_i_1_n_0
    SLICE_X37Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.828     2.022    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/CLK
    SLICE_X37Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder_reg[9]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.107     1.882    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/remainder_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/merchant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.165%)  route 0.226ns (54.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.555     1.502    u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/CLK
    SLICE_X49Y35         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/merchant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/merchant_reg[0]/Q
                         net (fo=1, routed)           0.226     1.869    u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/merchant_t[1]_35[0]
    SLICE_X52Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  u_ctrl/u_divider_man/sqrt_stepx[20].u_divider_step/merchant[1]_i_1__15/O
                         net (fo=1, routed)           0.000     1.914    u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/D[0]
    SLICE_X52Y37         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.819     2.013    u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/CLK
    SLICE_X52Y37         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[1]/C
                         clock pessimism             -0.252     1.761    
    SLICE_X52Y37         FDCE (Hold_fdce_C_D)         0.092     1.853    u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/merchant_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/merchant_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.782%)  route 0.259ns (58.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.555     1.502    u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/CLK
    SLICE_X48Y36         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/merchant_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/merchant_reg[3]/Q
                         net (fo=1, routed)           0.259     1.902    u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/merchant_t[3]_27[3]
    SLICE_X50Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.947 r  u_ctrl/u_divider_man/sqrt_stepx[18].u_divider_step/merchant[4]_i_1__10/O
                         net (fo=1, routed)           0.000     1.947    u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/merchant_reg[15]_0[3]
    SLICE_X50Y37         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/merchant_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.819     2.013    u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/CLK
    SLICE_X50Y37         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/merchant_reg[4]/C
                         clock pessimism             -0.252     1.761    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.121     1.882    u_ctrl/u_divider_man/sqrt_stepx[19].u_divider_step/merchant_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/merchant_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.637%)  route 0.229ns (50.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.559     1.506    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/CLK
    SLICE_X37Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/merchant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.128     1.634 r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/merchant_reg[1]/Q
                         net (fo=1, routed)           0.229     1.863    u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/merchant_t[16]_45[1]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.098     1.961 r  u_ctrl/u_divider_man/sqrt_stepx[5].u_divider_step/merchant[2]_i_1/O
                         net (fo=1, routed)           0.000     1.961    u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]_0[1]
    SLICE_X37Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.828     2.022    u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/CLK
    SLICE_X37Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X37Y49         FDCE (Hold_fdce_C_D)         0.107     1.882    u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.228ns (48.646%)  route 0.241ns (51.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.558     1.505    u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/CLK
    SLICE_X49Y40         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.128     1.633 r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_reg[12]/Q
                         net (fo=1, routed)           0.241     1.874    u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant_t[5]_21[12]
    SLICE_X50Y39         LUT2 (Prop_lut2_I1_O)        0.100     1.974 r  u_ctrl/u_divider_man/sqrt_stepx[16].u_divider_step/merchant[13]_i_1/O
                         net (fo=1, routed)           0.000     1.974    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]_0[12]
    SLICE_X50Y39         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.821     2.015    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/CLK
    SLICE_X50Y39         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X50Y39         FDCE (Hold_fdce_C_D)         0.131     1.894    u_ctrl/u_divider_man/sqrt_stepx[17].u_divider_step/merchant_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/u_divider_step0/remainder_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.509%)  route 0.240ns (53.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.557     1.504    u_ctrl/u_divider_man/u_divider_step0/CLK
    SLICE_X50Y49         FDCE                                         r  u_ctrl/u_divider_man/u_divider_step0/remainder_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  u_ctrl/u_divider_man/u_divider_step0/remainder_reg[5]/Q
                         net (fo=5, routed)           0.240     1.908    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/Q[5]
    SLICE_X47Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.953 r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder[6]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder[6]_i_1_n_0
    SLICE_X47Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.827     2.021    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/CLK
    SLICE_X47Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder_reg[6]/C
                         clock pessimism             -0.247     1.774    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.092     1.866    u_ctrl/u_divider_man/sqrt_stepx[1].u_divider_step/remainder_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/divisor_kp_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/divisor_kp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.982%)  route 0.291ns (61.018%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.559     1.506    u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/CLK
    SLICE_X40Y50         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/divisor_kp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/divisor_kp_reg[10]/Q
                         net (fo=4, routed)           0.291     1.938    u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/divisor_t[15]_47[10]
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.983 r  u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/divisor_kp[10]_i_1__6/O
                         net (fo=1, routed)           0.000     1.983    u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/divisor_kp_reg[10]_0[10]
    SLICE_X42Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/divisor_kp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.828     2.022    u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/CLK
    SLICE_X42Y49         FDCE                                         r  u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/divisor_kp_reg[10]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.120     1.895    u_ctrl/u_divider_man/sqrt_stepx[7].u_divider_step/divisor_kp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y63   handshake_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y64   handshake_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y58   u_cdc_handshake/amp_temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y58   u_cdc_handshake/amp_temp_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58   u_cdc_handshake/amp_temp_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X40Y56   u_cdc_handshake/amp_temp_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   u_cdc_handshake/amp_temp_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y56   u_cdc_handshake/amp_temp_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y38   u_clk_div/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/merchant_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/merchant_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/merchant_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/merchant_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y39   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y40   u_ctrl/u_divider_man/sqrt_stepx[12].u_divider_step/remainder_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y56   u_ctrl/u1_btn/cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y37   u_ctrl/u_divider_man/sqrt_stepx[21].u_divider_step/merchant_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/divisor_kp_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/divisor_kp_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   u_ctrl/u_divider_man/sqrt_stepx[4].u_divider_step/divisor_kp_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/merchant_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   u_ctrl/u_divider_man/sqrt_stepx[6].u_divider_step/rdy_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       18.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.508ns  (required time - arrival time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.642ns (41.852%)  route 0.892ns (58.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 25.692 - 20.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.360     6.287    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     6.805 r  u_spi2dac/FSM_onehot_sr_state_reg[0]/Q
                         net (fo=3, routed)           0.892     7.697    u_spi2dac/FSM_onehot_sr_state_reg_n_0_[0]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.821 r  u_spi2dac/FSM_onehot_sr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.821    u_spi2dac/FSM_onehot_sr_state[1]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.315    25.692    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
                         clock pessimism              0.596    26.287    
                         clock uncertainty           -0.035    26.252    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077    26.329    u_spi2dac/FSM_onehot_sr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         26.329    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                 18.508    

Slack (MET) :             18.522ns  (required time - arrival time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.642ns (42.127%)  route 0.882ns (57.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 25.692 - 20.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.360     6.287    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     6.805 r  u_spi2dac/FSM_onehot_sr_state_reg[0]/Q
                         net (fo=3, routed)           0.882     7.687    u_spi2dac/FSM_onehot_sr_state_reg_n_0_[0]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.811 r  u_spi2dac/FSM_onehot_sr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.811    u_spi2dac/FSM_onehot_sr_state[2]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.315    25.692    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
                         clock pessimism              0.596    26.287    
                         clock uncertainty           -0.035    26.252    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.081    26.333    u_spi2dac/FSM_onehot_sr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         26.333    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                 18.522    

Slack (MET) :             18.535ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/clk_1MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.779ns (51.690%)  route 0.728ns (48.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     6.906 r  u_spi2dac/ctr_reg[1]/Q
                         net (fo=6, routed)           0.728     7.634    u_spi2dac/ctr[1]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.301     7.935 r  u_spi2dac/clk_1MHz_i_1/O
                         net (fo=1, routed)           0.000     7.935    u_spi2dac/clk_1MHz_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/clk_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/clk_1MHz_reg/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.077    26.470    u_spi2dac/clk_1MHz_reg
  -------------------------------------------------------------------
                         required time                         26.470    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 18.535    

Slack (MET) :             18.549ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.779ns (52.035%)  route 0.718ns (47.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     6.906 r  u_spi2dac/ctr_reg[1]/Q
                         net (fo=6, routed)           0.718     7.624    u_spi2dac/ctr[1]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.301     7.925 r  u_spi2dac/ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     7.925    u_spi2dac/ctr[0]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[0]/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.081    26.474    u_spi2dac/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         26.474    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                 18.549    

Slack (MET) :             18.558ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.807ns (52.916%)  route 0.718ns (47.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     6.906 r  u_spi2dac/ctr_reg[1]/Q
                         net (fo=6, routed)           0.718     7.624    u_spi2dac/ctr[1]
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.329     7.953 r  u_spi2dac/ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.953    u_spi2dac/ctr[1]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.118    26.511    u_spi2dac/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         26.511    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                 18.558    

Slack (MET) :             18.568ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.774ns (52.447%)  route 0.702ns (47.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     6.906 r  u_spi2dac/ctr_reg[4]/Q
                         net (fo=5, routed)           0.702     7.608    u_spi2dac/ctr[4]
    SLICE_X42Y63         LUT5 (Prop_lut5_I0_O)        0.296     7.904 r  u_spi2dac/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.904    u_spi2dac/ctr[2]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[2]/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.079    26.472    u_spi2dac/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         26.472    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 18.568    

Slack (MET) :             18.578ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.803ns (53.364%)  route 0.702ns (46.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.478     6.906 r  u_spi2dac/ctr_reg[4]/Q
                         net (fo=5, routed)           0.702     7.608    u_spi2dac/ctr[4]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.325     7.933 r  u_spi2dac/ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     7.933    u_spi2dac/ctr[4]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.118    26.511    u_spi2dac/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         26.511    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 18.578    

Slack (MET) :             18.673ns  (required time - arrival time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.642ns (46.841%)  route 0.729ns (53.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 25.692 - 20.000 ) 
    Source Clock Delay      (SCD):    6.287ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.360     6.287    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.518     6.805 r  u_spi2dac/FSM_onehot_sr_state_reg[2]/Q
                         net (fo=3, routed)           0.729     7.534    u_spi2dac/FSM_onehot_sr_state_reg_n_0_[2]
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.658 r  u_spi2dac/FSM_onehot_sr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.658    u_spi2dac/FSM_onehot_sr_state[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.315    25.692    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
                         clock pessimism              0.596    26.287    
                         clock uncertainty           -0.035    26.252    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.079    26.331    u_spi2dac/FSM_onehot_sr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         26.331    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 18.673    

Slack (MET) :             18.711ns  (required time - arrival time)
  Source:                 u_spi2dac/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.642ns (48.158%)  route 0.691ns (51.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.809ns = ( 25.809 - 20.000 ) 
    Source Clock Delay      (SCD):    6.428ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.647     5.409    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.518     5.927 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.501     6.428    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.518     6.946 r  u_spi2dac/ctr_reg[2]/Q
                         net (fo=6, routed)           0.691     7.637    u_spi2dac/ctr[2]
    SLICE_X42Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.761 r  u_spi2dac/ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     7.761    u_spi2dac/ctr[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.476    24.958    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.418    25.376 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.433    25.809    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[3]/C
                         clock pessimism              0.619    26.428    
                         clock uncertainty           -0.035    26.393    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.079    26.472    u_spi2dac/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         26.472    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                 18.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.425%)  route 0.149ns (41.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.157     1.822    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  u_spi2dac/FSM_onehot_sr_state_reg[1]/Q
                         net (fo=5, routed)           0.149     2.135    u_spi2dac/dac_start
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.180 r  u_spi2dac/FSM_onehot_sr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    u_spi2dac/FSM_onehot_sr_state[0]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.180     2.398    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
                         clock pessimism             -0.576     1.822    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.943    u_spi2dac/FSM_onehot_sr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/clk_1MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     2.040 r  u_spi2dac/ctr_reg[0]/Q
                         net (fo=6, routed)           0.150     2.190    u_spi2dac/ctr[0]
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.045     2.235 r  u_spi2dac/clk_1MHz_i_1/O
                         net (fo=1, routed)           0.000     2.235    u_spi2dac/clk_1MHz_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/clk_1MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/clk_1MHz_reg/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.120     1.996    u_spi2dac/clk_1MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.977%)  route 0.123ns (33.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     2.024 r  u_spi2dac/ctr_reg[4]/Q
                         net (fo=5, routed)           0.123     2.147    u_spi2dac/ctr[4]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.101     2.248 r  u_spi2dac/ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.248    u_spi2dac/ctr[1]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.131     2.007    u_spi2dac/ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.246ns (66.708%)  route 0.123ns (33.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     2.024 r  u_spi2dac/ctr_reg[4]/Q
                         net (fo=5, routed)           0.123     2.147    u_spi2dac/ctr[4]
    SLICE_X42Y63         LUT5 (Prop_lut5_I1_O)        0.098     2.245 r  u_spi2dac/ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.245    u_spi2dac/ctr[0]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[0]/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    u_spi2dac/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     2.040 r  u_spi2dac/ctr_reg[3]/Q
                         net (fo=6, routed)           0.160     2.200    u_spi2dac/ctr[3]
    SLICE_X42Y63         LUT4 (Prop_lut4_I3_O)        0.045     2.245 r  u_spi2dac/ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.245    u_spi2dac/ctr[3]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[3]/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    u_spi2dac/ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     2.024 r  u_spi2dac/ctr_reg[1]/Q
                         net (fo=6, routed)           0.137     2.161    u_spi2dac/ctr[1]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.103     2.264 r  u_spi2dac/ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.264    u_spi2dac/ctr[4]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[4]/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.131     2.007    u_spi2dac/ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_spi2dac/ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/ctr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.313%)  route 0.137ns (35.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.876ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.211     1.876    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.148     2.024 r  u_spi2dac/ctr_reg[1]/Q
                         net (fo=6, routed)           0.137     2.161    u_spi2dac/ctr[1]
    SLICE_X42Y63         LUT5 (Prop_lut5_I4_O)        0.099     2.260 r  u_spi2dac/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.260    u_spi2dac/ctr[2]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.244     2.462    u_spi2dac/clk_50M
    SLICE_X42Y63         FDRE                                         r  u_spi2dac/ctr_reg[2]/C
                         clock pessimism             -0.586     1.876    
    SLICE_X42Y63         FDRE (Hold_fdre_C_D)         0.121     1.997    u_spi2dac/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.157     1.822    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  u_spi2dac/FSM_onehot_sr_state_reg[1]/Q
                         net (fo=5, routed)           0.197     2.183    u_spi2dac/dac_start
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.228 r  u_spi2dac/FSM_onehot_sr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.228    u_spi2dac/FSM_onehot_sr_state[2]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.180     2.398    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
                         clock pessimism             -0.576     1.822    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.121     1.943    u_spi2dac/FSM_onehot_sr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u_spi2dac/FSM_onehot_sr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi2dac/FSM_onehot_sr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.554     1.501    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.164     1.665 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.157     1.822    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.986 r  u_spi2dac/FSM_onehot_sr_state_reg[1]/Q
                         net (fo=5, routed)           0.197     2.183    u_spi2dac/dac_start
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.228 r  u_spi2dac/FSM_onehot_sr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.228    u_spi2dac/FSM_onehot_sr_state[1]_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.820     2.014    u_clk_div/CLK
    SLICE_X42Y65         FDCE (Prop_fdce_C_Q)         0.204     2.218 r  u_clk_div/clk_50M_reg/Q
                         net (fo=10, routed)          0.180     2.398    u_spi2dac/clk_50M
    SLICE_X42Y64         FDRE                                         r  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
                         clock pessimism             -0.576     1.822    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     1.942    u_spi2dac/FSM_onehot_sr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_div/clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/clk_1MHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/ctr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/ctr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/ctr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/ctr_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63  u_spi2dac/ctr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/clk_1MHz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/clk_1MHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y64  u_spi2dac/FSM_onehot_sr_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/clk_1MHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63  u_spi2dac/ctr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_DDS
  To Clock:  clk_DDS

Setup :            0  Failing Endpoints,  Worst Slack      192.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       99.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.122ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.860ns  (logic 3.191ns (40.600%)  route 4.669ns (59.400%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.167 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[1]
                         net (fo=2, routed)           0.990    13.157    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_6
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.306    13.463 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2/O
                         net (fo=2, routed)           0.814    14.277    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.401 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.401    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.799 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.799    u_DDS/u_DigSineGenerator/y_r__62_carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.133 r  u_DDS/u_DigSineGenerator/y_r__62_carry__1/O[1]
                         net (fo=2, routed)           0.811    15.944    u_DDS/u_DigSineGenerator/y_1_reg[10]_0[1]
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.331    16.275 r  u_DDS/u_DigSineGenerator/y_1[9]_i_1/O
                         net (fo=1, routed)           0.000    16.275    u_DDS/u_DigSineGenerator/p_0_in[9]
    SLICE_X39Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[9]/C
                         clock pessimism              0.767   208.357    
                         clock uncertainty           -0.035   208.322    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.075   208.397    u_DDS/u_DigSineGenerator/y_1_reg[9]
  -------------------------------------------------------------------
                         required time                        208.397    
                         arrival time                         -16.275    
  -------------------------------------------------------------------
                         slack                                192.122    

Slack (MET) :             192.138ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 3.075ns (38.918%)  route 4.826ns (61.082%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.167 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[1]
                         net (fo=2, routed)           0.990    13.157    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_6
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.306    13.463 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2/O
                         net (fo=2, routed)           0.814    14.277    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.401 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.401    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.799 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.799    u_DDS/u_DigSineGenerator/y_r__62_carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.021 r  u_DDS/u_DigSineGenerator/y_r__62_carry__1/O[0]
                         net (fo=2, routed)           0.968    15.990    u_DDS/u_DigSineGenerator/y_1_reg[10]_0[0]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.327    16.317 r  u_DDS/u_DigSineGenerator/y_1[8]_i_1/O
                         net (fo=1, routed)           0.000    16.317    u_DDS/u_DigSineGenerator/p_0_in[8]
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[8]/C
                         clock pessimism              0.825   208.415    
                         clock uncertainty           -0.035   208.380    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.075   208.455    u_DDS/u_DigSineGenerator/y_1_reg[8]
  -------------------------------------------------------------------
                         required time                        208.455    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                192.138    

Slack (MET) :             192.352ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.959ns (38.711%)  route 4.685ns (61.289%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[0]
                         net (fo=2, routed)           0.792    12.855    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_7
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.295    13.150 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3/O
                         net (fo=2, routed)           0.968    14.118    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.242 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.242    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.882 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/O[3]
                         net (fo=2, routed)           0.871    15.753    u_DDS/u_DigSineGenerator/y_1_reg[1]_0[3]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.306    16.059 r  u_DDS/u_DigSineGenerator/y_1[7]_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_DDS/u_DigSineGenerator/p_0_in[7]
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[7]/C
                         clock pessimism              0.825   208.415    
                         clock uncertainty           -0.035   208.380    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.031   208.411    u_DDS/u_DigSineGenerator/y_1_reg[7]
  -------------------------------------------------------------------
                         required time                        208.411    
                         arrival time                         -16.059    
  -------------------------------------------------------------------
                         slack                                192.352    

Slack (MET) :             192.604ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.067ns (41.834%)  route 4.264ns (58.166%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.167 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[1]
                         net (fo=2, routed)           0.990    13.157    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_6
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.306    13.463 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2/O
                         net (fo=2, routed)           0.814    14.277    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_2_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.401 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.401    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_6_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.799 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.799    u_DDS/u_DigSineGenerator/y_r__62_carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.038 r  u_DDS/u_DigSineGenerator/y_r__62_carry__1/O[2]
                         net (fo=1, routed)           0.407    15.445    u_DDS/u_DigSineGenerator/y_r__62_carry__1_n_5
    SLICE_X39Y62         LUT2 (Prop_lut2_I0_O)        0.302    15.747 r  u_DDS/u_DigSineGenerator/y_1[10]_i_1/O
                         net (fo=1, routed)           0.000    15.747    u_DDS/u_DigSineGenerator/p_0_in[10]
    SLICE_X39Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[10]/C
                         clock pessimism              0.767   208.357    
                         clock uncertainty           -0.035   208.322    
    SLICE_X39Y62         FDCE (Setup_fdce_C_D)        0.029   208.351    u_DDS/u_DigSineGenerator/y_1_reg[10]
  -------------------------------------------------------------------
                         required time                        208.351    
                         arrival time                         -15.747    
  -------------------------------------------------------------------
                         slack                                192.604    

Slack (MET) :             192.745ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.889ns (39.603%)  route 4.406ns (60.397%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[0]
                         net (fo=2, routed)           0.792    12.855    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_7
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.295    13.150 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3/O
                         net (fo=2, routed)           0.968    14.118    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.242 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.242    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.822 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/O[2]
                         net (fo=2, routed)           0.592    15.414    u_DDS/u_DigSineGenerator/y_1_reg[1]_0[2]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.296    15.710 r  u_DDS/u_DigSineGenerator/y_1[6]_i_1/O
                         net (fo=1, routed)           0.000    15.710    u_DDS/u_DigSineGenerator/p_0_in[6]
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                         clock pessimism              0.825   208.415    
                         clock uncertainty           -0.035   208.380    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.075   208.455    u_DDS/u_DigSineGenerator/y_1_reg[6]
  -------------------------------------------------------------------
                         required time                        208.455    
                         arrival time                         -15.710    
  -------------------------------------------------------------------
                         slack                                192.745    

Slack (MET) :             192.867ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 2.543ns (35.685%)  route 4.583ns (64.315%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.591ns = ( 207.591 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.825ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.844 r  u_DDS/u_DigSineGenerator/y_r__1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.844    u_DDS/u_DigSineGenerator/y_r__1_carry_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  u_DDS/u_DigSineGenerator/y_r__1_carry__0/O[0]
                         net (fo=2, routed)           0.792    12.855    u_DDS/u_DigSineGenerator/y_r__1_carry__0_n_7
    SLICE_X40Y60         LUT3 (Prop_lut3_I1_O)        0.295    13.150 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3/O
                         net (fo=2, routed)           0.968    14.118    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_3_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    14.242 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.242    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_7_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.469 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/O[1]
                         net (fo=2, routed)           0.769    15.239    u_DDS/u_DigSineGenerator/y_1_reg[1]_0[1]
    SLICE_X40Y62         LUT2 (Prop_lut2_I0_O)        0.303    15.542 r  u_DDS/u_DigSineGenerator/y_1[5]_i_1/O
                         net (fo=1, routed)           0.000    15.542    u_DDS/u_DigSineGenerator/p_0_in[5]
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.478   207.591    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[5]/C
                         clock pessimism              0.825   208.415    
                         clock uncertainty           -0.035   208.380    
    SLICE_X40Y62         FDCE (Setup_fdce_C_D)        0.029   208.409    u_DDS/u_DigSineGenerator/y_1_reg[5]
  -------------------------------------------------------------------
                         required time                        208.409    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                192.867    

Slack (MET) :             193.118ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 2.490ns (36.096%)  route 4.408ns (63.904%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 207.593 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.800ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.013     9.847    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.146 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_3/O
                         net (fo=2, routed)           1.040    11.187    u_DDS/u_DigSineGenerator/y_r__1_carry_i_3_n_0
    SLICE_X38Y59         LUT4 (Prop_lut4_I3_O)        0.124    11.311 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_6/O
                         net (fo=1, routed)           0.000    11.311    u_DDS/u_DigSineGenerator/y_r__1_carry_i_6_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.954 r  u_DDS/u_DigSineGenerator/y_r__1_carry/O[3]
                         net (fo=2, routed)           0.965    12.918    u_DDS/u_DigSineGenerator/y_r__1_carry_n_4
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.307    13.225 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_4/O
                         net (fo=2, routed)           0.434    13.659    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_4_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.124    13.783 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_8/O
                         net (fo=1, routed)           0.000    13.783    u_DDS/u_DigSineGenerator/y_r__62_carry__0_i_8_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.030 r  u_DDS/u_DigSineGenerator/y_r__62_carry__0/O[0]
                         net (fo=2, routed)           0.956    14.986    u_DDS/u_DigSineGenerator/y_1_reg[1]_0[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.327    15.313 r  u_DDS/u_DigSineGenerator/y_1[4]_i_1/O
                         net (fo=1, routed)           0.000    15.313    u_DDS/u_DigSineGenerator/p_0_in[4]
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.480   207.593    u_DDS/u_DigSineGenerator/CLK
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[4]/C
                         clock pessimism              0.800   208.392    
                         clock uncertainty           -0.035   208.357    
    SLICE_X41Y59         FDCE (Setup_fdce_C_D)        0.075   208.432    u_DDS/u_DigSineGenerator/y_1_reg[4]
  -------------------------------------------------------------------
                         required time                        208.432    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                193.118    

Slack (MET) :             193.826ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 2.591ns (42.069%)  route 3.568ns (57.931%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 207.594 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.207    10.042    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.341 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.341    u_DDS/u_DigSineGenerator/y_r__1_carry_i_7_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.593 r  u_DDS/u_DigSineGenerator/y_r__1_carry/O[0]
                         net (fo=2, routed)           0.685    11.278    u_DDS/u_DigSineGenerator/y_r__1_carry_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.321    11.599 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_3/O
                         net (fo=2, routed)           0.859    12.458    u_DDS/u_DigSineGenerator/y_r__62_carry_i_3_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.784 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_6/O
                         net (fo=1, routed)           0.000    12.784    u_DDS/u_DigSineGenerator/y_r__62_carry_i_6_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.424 r  u_DDS/u_DigSineGenerator/y_r__62_carry/O[3]
                         net (fo=2, routed)           0.816    14.240    u_DDS/u_DigSineGenerator/O[2]
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.334    14.574 r  u_DDS/u_DigSineGenerator/y_1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.574    u_DDS/u_DigSineGenerator/p_0_in[3]
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.481   207.594    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[3]/C
                         clock pessimism              0.767   208.360    
                         clock uncertainty           -0.035   208.325    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.075   208.400    u_DDS/u_DigSineGenerator/y_1_reg[3]
  -------------------------------------------------------------------
                         required time                        208.400    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                193.826    

Slack (MET) :             194.033ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 2.499ns (42.316%)  route 3.407ns (57.684%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.594ns = ( 207.594 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.767ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.207    10.042    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.341 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.341    u_DDS/u_DigSineGenerator/y_r__1_carry_i_7_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.593 r  u_DDS/u_DigSineGenerator/y_r__1_carry/O[0]
                         net (fo=2, routed)           0.685    11.278    u_DDS/u_DigSineGenerator/y_r__1_carry_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.321    11.599 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_3/O
                         net (fo=2, routed)           0.859    12.458    u_DDS/u_DigSineGenerator/y_r__62_carry_i_3_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.784 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_6/O
                         net (fo=1, routed)           0.000    12.784    u_DDS/u_DigSineGenerator/y_r__62_carry_i_6_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.364 r  u_DDS/u_DigSineGenerator/y_r__62_carry/O[2]
                         net (fo=2, routed)           0.655    14.019    u_DDS/u_DigSineGenerator/O[1]
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.302    14.321 r  u_DDS/u_DigSineGenerator/y_1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.321    u_DDS/u_DigSineGenerator/p_0_in[2]
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.481   207.594    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[2]/C
                         clock pessimism              0.767   208.360    
                         clock uncertainty           -0.035   208.325    
    SLICE_X39Y58         FDCE (Setup_fdce_C_D)        0.029   208.354    u_DDS/u_DigSineGenerator/y_1_reg[2]
  -------------------------------------------------------------------
                         required time                        208.354    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                194.033    

Slack (MET) :             194.506ns  (required time - arrival time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_DDS rise@200.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 2.147ns (39.292%)  route 3.317ns (60.708%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.593ns = ( 207.593 - 200.000 ) 
    Source Clock Delay      (SCD):    8.415ns
    Clock Pessimism Removal (CPR):    0.800ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.653     5.415    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.518     5.933 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.731     6.664    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.765 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.650     8.415    u_DDS/u_DigSineGenerator/CLK
    SLICE_X40Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.419     8.834 r  u_DDS/u_DigSineGenerator/y_1_reg[6]/Q
                         net (fo=20, routed)          1.207    10.042    u_DDS/u_DigSineGenerator/Q[6]
    SLICE_X38Y59         LUT3 (Prop_lut3_I1_O)        0.299    10.341 r  u_DDS/u_DigSineGenerator/y_r__1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.341    u_DDS/u_DigSineGenerator/y_r__1_carry_i_7_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    10.593 r  u_DDS/u_DigSineGenerator/y_r__1_carry/O[0]
                         net (fo=2, routed)           0.685    11.278    u_DDS/u_DigSineGenerator/y_r__1_carry_n_7
    SLICE_X39Y59         LUT2 (Prop_lut2_I0_O)        0.321    11.599 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_3/O
                         net (fo=2, routed)           0.859    12.458    u_DDS/u_DigSineGenerator/y_r__62_carry_i_3_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I3_O)        0.326    12.784 r  u_DDS/u_DigSineGenerator/y_r__62_carry_i_6/O
                         net (fo=1, routed)           0.000    12.784    u_DDS/u_DigSineGenerator/y_r__62_carry_i_6_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.011 r  u_DDS/u_DigSineGenerator/y_r__62_carry/O[1]
                         net (fo=2, routed)           0.566    13.576    u_DDS/u_DigSineGenerator/O[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.303    13.879 r  u_DDS/u_DigSineGenerator/y_1[1]_i_1/O
                         net (fo=1, routed)           0.000    13.879    u_DDS/u_DigSineGenerator/p_0_in[1]
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)  200.000   200.000 r  
    Y9                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972   203.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   203.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.479   204.962    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.418   205.380 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.642   206.022    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   206.113 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          1.480   207.593    u_DDS/u_DigSineGenerator/CLK
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[1]/C
                         clock pessimism              0.800   208.392    
                         clock uncertainty           -0.035   208.357    
    SLICE_X41Y59         FDCE (Setup_fdce_C_D)        0.029   208.386    u_DDS/u_DigSineGenerator/y_1_reg[1]
  -------------------------------------------------------------------
                         required time                        208.386    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                194.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_cdc_handshake/valid_cdc_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_cdc_handshake/valid_cdc_2r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X39Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDCE (Prop_fdce_C_Q)         0.141     2.676 r  u_cdc_handshake/valid_cdc_r_reg/Q
                         net (fo=1, routed)           0.176     2.853    u_cdc_handshake/valid_cdc_r
    SLICE_X38Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_2r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X38Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_2r_reg/C
                         clock pessimism             -0.847     2.548    
    SLICE_X38Y57         FDCE (Hold_fdce_C_D)         0.059     2.607    u_cdc_handshake/valid_cdc_2r_reg
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_cdc_handshake/amp_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSqareGen/y_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.297ns (71.355%)  route 0.119ns (28.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X45Y59         FDPE                                         r  u_cdc_handshake/amp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDPE (Prop_fdpe_C_Q)         0.128     2.663 r  u_cdc_handshake/amp_out_reg[0]/Q
                         net (fo=1, routed)           0.119     2.783    u_DDS/u_DigSqareGen/S[0]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.169     2.952 r  u_DDS/u_DigSqareGen/y_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.952    u_DDS/u_DigSqareGen/p_1_in[0]
    SLICE_X42Y59         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_DDS/u_DigSqareGen/CLK
    SLICE_X42Y59         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[0]/C
                         clock pessimism             -0.826     2.569    
    SLICE_X42Y59         FDPE (Hold_fdpe_C_D)         0.134     2.703    u_DDS/u_DigSqareGen/y_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSineGenerator/handshake_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/handshake_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.392ns
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.859ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.555     2.533    u_DDS/u_DigSineGenerator/CLK
    SLICE_X43Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/handshake_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDCE (Prop_fdce_C_Q)         0.141     2.674 f  u_DDS/u_DigSineGenerator/handshake_reg/Q
                         net (fo=2, routed)           0.168     2.843    u_DDS/u_DigSineGenerator/handshake_sine
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.888 r  u_DDS/u_DigSineGenerator/handshake_i_1/O
                         net (fo=1, routed)           0.000     2.888    u_DDS/u_DigSineGenerator/handshake_i_1_n_0
    SLICE_X43Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/handshake_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.822     3.392    u_DDS/u_DigSineGenerator/CLK
    SLICE_X43Y62         FDCE                                         r  u_DDS/u_DigSineGenerator/handshake_reg/C
                         clock pessimism             -0.859     2.533    
    SLICE_X43Y62         FDCE (Hold_fdce_C_D)         0.091     2.624    u_DDS/u_DigSineGenerator/handshake_reg
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_cdc_handshake/response_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_cdc_handshake/response_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X45Y59         FDCE                                         r  u_cdc_handshake/response_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.141     2.676 f  u_cdc_handshake/response_reg/Q
                         net (fo=2, routed)           0.168     2.845    u_cdc_handshake/response
    SLICE_X45Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.890 r  u_cdc_handshake/response_i_2/O
                         net (fo=1, routed)           0.000     2.890    u_cdc_handshake/response_i_2_n_0
    SLICE_X45Y59         FDCE                                         r  u_cdc_handshake/response_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X45Y59         FDCE                                         r  u_cdc_handshake/response_reg/C
                         clock pessimism             -0.860     2.535    
    SLICE_X45Y59         FDCE (Hold_fdce_C_D)         0.091     2.626    u_cdc_handshake/response_reg
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSqareGen/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSqareGen/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.556     2.534    u_DDS/u_DigSqareGen/CLK
    SLICE_X43Y61         FDCE                                         r  u_DDS/u_DigSqareGen/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     2.675 r  u_DDS/u_DigSqareGen/cnt_reg[0]/Q
                         net (fo=17, routed)          0.193     2.869    u_DDS/u_DigSqareGen/cnt[0]
    SLICE_X43Y61         LUT3 (Prop_lut3_I0_O)        0.043     2.912 r  u_DDS/u_DigSqareGen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.912    u_DDS/u_DigSqareGen/cnt[2]_i_1_n_0
    SLICE_X43Y61         FDCE                                         r  u_DDS/u_DigSqareGen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.824     3.394    u_DDS/u_DigSqareGen/CLK
    SLICE_X43Y61         FDCE                                         r  u_DDS/u_DigSqareGen/cnt_reg[2]/C
                         clock pessimism             -0.860     2.534    
    SLICE_X43Y61         FDCE (Hold_fdce_C_D)         0.107     2.641    u_DDS/u_DigSqareGen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.184ns (48.604%)  route 0.195ns (51.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.860ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.141     2.676 r  u_DDS/u_DigSineGenerator/y_1_reg[2]/Q
                         net (fo=8, routed)           0.195     2.871    u_cdc_handshake/y_2_reg[10][2]
    SLICE_X39Y58         LUT3 (Prop_lut3_I1_O)        0.043     2.914 r  u_cdc_handshake/u_DigSineGenerator/y_2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.914    u_DDS/u_DigSineGenerator/y_2_reg[10]_0[2]
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_DDS/u_DigSineGenerator/CLK
    SLICE_X39Y58         FDCE                                         r  u_DDS/u_DigSineGenerator/y_2_reg[2]/C
                         clock pessimism             -0.860     2.535    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.107     2.642    u_DDS/u_DigSineGenerator/y_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_cdc_handshake/valid_cdc_2r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_cdc_handshake/valid_cdc_3r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.273%)  route 0.190ns (53.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X38Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.164     2.699 r  u_cdc_handshake/valid_cdc_2r_reg/Q
                         net (fo=3, routed)           0.190     2.890    u_cdc_handshake/valid_cdc_2r
    SLICE_X39Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_3r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_cdc_handshake/valid_cdc_r_reg_0
    SLICE_X39Y57         FDCE                                         r  u_cdc_handshake/valid_cdc_3r_reg/C
                         clock pessimism             -0.847     2.548    
    SLICE_X39Y57         FDCE (Hold_fdce_C_D)         0.066     2.614    u_cdc_handshake/valid_cdc_3r_reg
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSqareGen/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSqareGen/y_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.565%)  route 0.167ns (39.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.556     2.534    u_DDS/u_DigSqareGen/CLK
    SLICE_X43Y60         FDCE                                         r  u_DDS/u_DigSqareGen/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     2.675 r  u_DDS/u_DigSqareGen/cnt_reg[3]/Q
                         net (fo=14, routed)          0.167     2.842    u_DDS/u_DigSqareGen/cnt[3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.887 r  u_DDS/u_DigSqareGen/y_r[7]_i_5/O
                         net (fo=1, routed)           0.000     2.887    u_DDS/u_DigSqareGen/p_0_out[4]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.957 r  u_DDS/u_DigSqareGen/y_r_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.957    u_DDS/u_DigSqareGen/p_1_in[4]
    SLICE_X42Y60         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.824     3.394    u_DDS/u_DigSqareGen/CLK
    SLICE_X42Y60         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[4]/C
                         clock pessimism             -0.847     2.547    
    SLICE_X42Y60         FDPE (Hold_fdpe_C_D)         0.134     2.681    u_DDS/u_DigSqareGen/y_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSqareGen/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSqareGen/y_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.619%)  route 0.171ns (40.381%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.847ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.556     2.534    u_DDS/u_DigSqareGen/CLK
    SLICE_X43Y60         FDCE                                         r  u_DDS/u_DigSqareGen/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     2.675 r  u_DDS/u_DigSqareGen/cnt_reg[3]/Q
                         net (fo=14, routed)          0.171     2.846    u_DDS/u_DigSqareGen/cnt[3]
    SLICE_X42Y60         LUT6 (Prop_lut6_I0_O)        0.045     2.891 r  u_DDS/u_DigSqareGen/y_r[7]_i_4/O
                         net (fo=1, routed)           0.000     2.891    u_DDS/u_DigSqareGen/p_0_out[5]
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.957 r  u_DDS/u_DigSqareGen/y_r_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.957    u_DDS/u_DigSqareGen/p_1_in[5]
    SLICE_X42Y60         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.824     3.394    u_DDS/u_DigSqareGen/CLK
    SLICE_X42Y60         FDPE                                         r  u_DDS/u_DigSqareGen/y_r_reg[5]/C
                         clock pessimism             -0.847     2.547    
    SLICE_X42Y60         FDPE (Hold_fdpe_C_D)         0.134     2.681    u_DDS/u_DigSqareGen/y_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.681    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_DDS/u_DigSineGenerator/y_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_DDS/u_DigSineGenerator/y_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_DDS  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_DDS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_DDS rise@0.000ns - clk_DDS rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.844ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     1.667 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.286     1.953    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.979 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.557     2.535    u_DDS/u_DigSineGenerator/CLK
    SLICE_X43Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     2.676 r  u_DDS/u_DigSineGenerator/y_1_reg[0]/Q
                         net (fo=3, routed)           0.201     2.878    u_cdc_handshake/y_2_reg[10][0]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.045     2.923 r  u_cdc_handshake/u_DigSineGenerator/y_2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.923    u_DDS/u_DigSineGenerator/y_2_reg[10]_0[0]
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_DDS rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.823     2.017    u_clk_div/CLK
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.204     2.221 r  u_clk_div/clk_DDS_reg/Q
                         net (fo=2, routed)           0.320     2.541    clk_DDS
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.570 r  clk_DDS_BUFG_inst/O
                         net (fo=56, routed)          0.825     3.395    u_DDS/u_DigSineGenerator/CLK
    SLICE_X41Y59         FDCE                                         r  u_DDS/u_DigSineGenerator/y_2_reg[0]/C
                         clock pessimism             -0.844     2.551    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.092     2.643    u_DDS/u_DigSineGenerator/y_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.643    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_DDS
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { u_clk_div/clk_DDS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1  clk_DDS_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X43Y62   u_DDS/u_DigSineGenerator/handshake_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X45Y59   u_cdc_handshake/amp_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         200.000     199.000    SLICE_X40Y57   u_cdc_handshake/amp_out_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X42Y58   u_cdc_handshake/amp_out_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X40Y57   u_cdc_handshake/amp_out_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X42Y57   u_cdc_handshake/amp_out_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X41Y56   u_cdc_handshake/amp_out_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X42Y58   u_cdc_handshake/amp_out_reg[5]/C
Min Period        n/a     FDPE/C   n/a            1.000         200.000     199.000    SLICE_X41Y56   u_cdc_handshake/amp_out_reg[6]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X45Y59   u_cdc_handshake/amp_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y58   u_cdc_handshake/amp_out_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y57   u_cdc_handshake/amp_out_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y58   u_cdc_handshake/amp_out_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y57   u_cdc_handshake/amp_out_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X43Y59   u_DDS/u_DigSineGenerator/y_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X41Y59   u_DDS/u_DigSineGenerator/y_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X43Y62   u_DDS/u_DigSineGenerator/handshake_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X43Y62   u_DDS/u_DigSineGenerator/handshake_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X45Y59   u_cdc_handshake/amp_out_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X45Y59   u_cdc_handshake/amp_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y58   u_cdc_handshake/amp_out_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X42Y58   u_cdc_handshake/amp_out_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         100.000     99.500     SLICE_X40Y57   u_cdc_handshake/amp_out_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 u_ctrl/u0_sw/sw_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/mode_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.767ns (32.830%)  route 1.569ns (67.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.651     5.413    u_ctrl/u0_sw/CLK
    SLICE_X46Y61         FDCE                                         r  u_ctrl/u0_sw/sw_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.478     5.891 f  u_ctrl/u0_sw/sw_valid_reg/Q
                         net (fo=6, routed)           0.735     6.626    u_ctrl/u0_sw/sw_0
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.289     6.915 f  u_ctrl/u0_sw/mode_reg_LDC_i_1/O
                         net (fo=2, routed)           0.834     7.750    u_ctrl/u0_sw_n_2
    SLICE_X47Y58         FDPE                                         f  u_ctrl/mode_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.480    14.962    u_ctrl/CLK
    SLICE_X47Y58         FDPE                                         r  u_ctrl/mode_reg_P/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X47Y58         FDPE (Recov_fdpe_C_PRE)     -0.561    14.794    u_ctrl/mode_reg_P
  -------------------------------------------------------------------
                         required time                         14.794    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 u_ctrl/u0_sw/sw_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/mode_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.773ns (36.896%)  route 1.322ns (63.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.651     5.413    u_ctrl/u0_sw/CLK
    SLICE_X46Y61         FDCE                                         r  u_ctrl/u0_sw/sw_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.478     5.891 r  u_ctrl/u0_sw/sw_valid_reg/Q
                         net (fo=6, routed)           0.735     6.626    u_ctrl/u0_sw/sw_0
    SLICE_X47Y58         LUT2 (Prop_lut2_I1_O)        0.295     6.921 f  u_ctrl/u0_sw/mode_reg_LDC_i_2/O
                         net (fo=2, routed)           0.587     7.508    u_ctrl/u0_sw_n_3
    SLICE_X46Y57         FDCE                                         f  u_ctrl/mode_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         1.480    14.962    u_ctrl/CLK
    SLICE_X46Y57         FDCE                                         r  u_ctrl/mode_reg_C/C
                         clock pessimism              0.428    15.390    
                         clock uncertainty           -0.035    15.355    
    SLICE_X46Y57         FDCE (Recov_fdce_C_CLR)     -0.319    15.036    u_ctrl/mode_reg_C
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 u_ctrl/u0_sw/sw_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/mode_reg_C/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.246ns (33.649%)  route 0.485ns (66.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_ctrl/u0_sw/CLK
    SLICE_X46Y61         FDCE                                         r  u_ctrl/u0_sw/sw_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.148     1.651 r  u_ctrl/u0_sw/sw_valid_reg/Q
                         net (fo=6, routed)           0.295     1.946    u_ctrl/u0_sw/sw_0
    SLICE_X47Y58         LUT2 (Prop_lut2_I1_O)        0.098     2.044 f  u_ctrl/u0_sw/mode_reg_LDC_i_2/O
                         net (fo=2, routed)           0.190     2.234    u_ctrl/u0_sw_n_3
    SLICE_X46Y57         FDCE                                         f  u_ctrl/mode_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.825     2.019    u_ctrl/CLK
    SLICE_X46Y57         FDCE                                         r  u_ctrl/mode_reg_C/C
                         clock pessimism             -0.499     1.520    
    SLICE_X46Y57         FDCE (Remov_fdce_C_CLR)     -0.067     1.453    u_ctrl/mode_reg_C
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 u_ctrl/u0_sw/sw_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ctrl/mode_reg_P/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.249ns (29.216%)  route 0.603ns (70.784%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.556     1.503    u_ctrl/u0_sw/CLK
    SLICE_X46Y61         FDCE                                         r  u_ctrl/u0_sw/sw_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y61         FDCE (Prop_fdce_C_Q)         0.148     1.651 f  u_ctrl/u0_sw/sw_valid_reg/Q
                         net (fo=6, routed)           0.295     1.946    u_ctrl/u0_sw/sw_0
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.101     2.047 f  u_ctrl/u0_sw/mode_reg_LDC_i_1/O
                         net (fo=2, routed)           0.308     2.355    u_ctrl/u0_sw_n_2
    SLICE_X47Y58         FDPE                                         f  u_ctrl/mode_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=903, routed)         0.825     2.019    u_ctrl/CLK
    SLICE_X47Y58         FDPE                                         r  u_ctrl/mode_reg_P/C
                         clock pessimism             -0.499     1.520    
    SLICE_X47Y58         FDPE (Remov_fdpe_C_PRE)     -0.157     1.363    u_ctrl/mode_reg_P
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.992    





