

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Wed Nov  1 04:14:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1466940609|  1467071169|  14.669 sec|  14.671 sec|  1466940609|  1467071169|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_load_input_buffer_c1_fu_550     |load_input_buffer_c1     |    76729|    76729|  0.767 ms|  0.767 ms|   76729|   76729|       no|
        |grp_export_output_buffer_c1_fu_574  |export_output_buffer_c1  |   109138|   109138|  1.091 ms|  1.091 ms|  109138|  109138|       no|
        |grp_conv1_Pipeline_KR_KC_fu_589     |conv1_Pipeline_KR_KC     |      342|      342|  3.420 us|  3.420 us|     342|     342|       no|
        |grp_conv1_Pipeline_KR_KC1_fu_624    |conv1_Pipeline_KR_KC1    |      342|      342|  3.420 us|  3.420 us|     342|     342|       no|
        |grp_conv1_Pipeline_KR_KC2_fu_659    |conv1_Pipeline_KR_KC2    |      342|      342|  3.420 us|  3.420 us|     342|     342|       no|
        |grp_conv1_Pipeline_KR_KC3_fu_694    |conv1_Pipeline_KR_KC3    |      342|      342|  3.420 us|  3.420 us|     342|     342|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |                     |     Latency (cycles)    |      Iteration      |  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+
        |- TILE_OUT_TILE_ROW  |  1466940608|  1467071168|  10786328 ~ 10787288|          -|          -|   136|        no|
        | + LOAD_WEIGHTS      |        1672|        1672|                  209|          -|          -|     8|        no|
        |  ++ KH              |         207|         207|                   23|          -|          -|     9|        no|
        |   +++ KW            |          21|          21|                    4|          -|          -|     5|        no|
        | + OUT_ROW           |    10590960|    10591920|        88258 ~ 88266|          -|          -|   120|        no|
        |  ++ COL             |       88256|       88263|                 1379|          -|          -|    64|        no|
        | + CLEAR             |        7816|        7816|                  977|          -|          -|     8|        no|
        |  ++ BH              |         975|         975|                   65|          -|          -|    15|        no|
        |   +++ BW            |          63|          63|                    1|          -|          -|    63|        no|
        +---------------------+------------+------------+---------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    635|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    9|    4780|   6717|    -|
|Memory           |       80|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1727|    -|
|Register         |        -|    -|     537|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       80|    9|    5317|   9079|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       18|    2|       3|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |grp_conv1_Pipeline_KR_KC_fu_589     |conv1_Pipeline_KR_KC     |        0|   1|   666|   667|    0|
    |grp_conv1_Pipeline_KR_KC1_fu_624    |conv1_Pipeline_KR_KC1    |        0|   1|   666|   667|    0|
    |grp_conv1_Pipeline_KR_KC2_fu_659    |conv1_Pipeline_KR_KC2    |        0|   1|   666|   667|    0|
    |grp_conv1_Pipeline_KR_KC3_fu_694    |conv1_Pipeline_KR_KC3    |        0|   1|   666|   667|    0|
    |grp_export_output_buffer_c1_fu_574  |export_output_buffer_c1  |        0|   4|  1451|  1990|    0|
    |grp_load_input_buffer_c1_fu_550     |load_input_buffer_c1     |        0|   1|   665|  1997|    0|
    |mul_7ns_10ns_16_1_1_U146            |mul_7ns_10ns_16_1_1      |        0|   0|     0|    62|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+
    |Total                               |                         |        0|   9|  4780|  6717|    0|
    +------------------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                           Memory                           |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_RAM_AUTO_1R1W  |        2|  0|   0|    0|    759|   32|     1|        24288|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W  |       30|  0|   0|    0|  15360|   32|     1|       491520|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_RAM_AUTO_1R1W  |       30|  0|   0|    0|  15360|   32|     1|       491520|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W  |        1|  0|   0|    0|    162|   32|     1|         5184|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W  |        1|  0|   0|    0|    162|   32|     1|         5184|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_U    |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W  |        1|  0|   0|    0|    162|   32|     1|         5184|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_U  |conv1_conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_RAM_AUTO_1R1W  |        1|  0|   0|    0|    162|   32|     1|         5184|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                       |                                                                              |       80|  0|   0|    0|  37440|  448|    14|      1198080|
    +------------------------------------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln106_fu_859_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln108_fu_916_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln109_fu_971_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln112_1_fu_904_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln112_2_fu_922_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln112_3_fu_948_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln112_fu_887_p2       |         +|   0|  0|  12|           5|           5|
    |add_ln24_1_fu_824_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln24_2_fu_765_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln24_fu_777_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln31_2_fu_983_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_989_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_1184_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln35_fu_1178_p2       |         +|   0|  0|  16|           9|           3|
    |add_ln57_fu_1221_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln58_fu_1260_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln59_fu_1320_p2       |         +|   0|  0|  15|           8|           3|
    |add_ln62_fu_1249_p2       |         +|   0|  0|  14|           7|           7|
    |empty_121_fu_1065_p2      |         +|   0|  0|  16|           7|           7|
    |empty_fu_1103_p2          |         +|   0|  0|  21|          14|          14|
    |h_1_fu_1227_p2            |         +|   0|  0|  15|           8|           4|
    |empty_120_fu_1033_p2      |         -|   0|  0|  16|           7|           7|
    |sub_ln62_fu_1209_p2       |         -|   0|  0|  14|           7|           7|
    |icmp_ln106_fu_853_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln108_fu_910_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln109_fu_961_p2      |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln24_fu_759_p2       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln25_fu_783_p2       |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln31_fu_977_p2       |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln34_fu_995_p2       |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln35_1_fu_1172_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln35_fu_1083_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln57_fu_1215_p2      |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln58_fu_1254_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln59_fu_1314_p2      |      icmp|   0|  0|  15|           8|           2|
    |kw_1_fu_942_p2            |        or|   0|  0|   8|           8|           1|
    |or_ln35_1_fu_1157_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln35_2_fu_1167_p2      |        or|   0|  0|   8|           8|           2|
    |or_ln35_fu_1118_p2        |        or|   0|  0|   8|           8|           1|
    |or_ln38_fu_1134_p2        |        or|   0|  0|   7|           7|           1|
    |or_ln59_fu_1308_p2        |        or|   0|  0|   8|           8|           2|
    |or_ln62_fu_1289_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln106_fu_865_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln24_1_fu_798_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_789_p3     |    select|   0|  0|   8|           1|           1|
    |select_ln31_3_fu_1009_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln31_fu_1001_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln42_fu_1043_p3    |    select|   0|  0|   4|           1|           4|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 635|         350|         239|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                Name                               | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  152|         33|    1|         33|
    |bout_reg_438                                                       |    9|          2|    4|          8|
    |c_reg_505                                                          |    9|          2|    9|         18|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_4_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_5_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_6_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_address0  |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_ce1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we0       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_7_we1       |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |   31|          6|   10|         60|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_we0         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_in_we1         |    9|          2|    1|          2|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |   37|          7|   14|         98|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address1  |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d1        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we1       |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |   26|          5|   14|         70|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address1    |   14|          3|   14|         42|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |   26|          5|   32|        160|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d1          |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we1         |   14|          3|    1|          3|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |   37|          7|    8|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |   37|          7|    8|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |   37|          7|    8|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_d0        |   14|          3|   32|         96|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |   37|          7|    8|         56|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |   31|          6|    1|          6|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_d0          |   14|          3|   32|         96|
    |grp_fu_1632_ce                                                     |   31|          6|    1|          6|
    |grp_fu_1632_p0                                                     |   31|          6|   32|        192|
    |grp_fu_1632_p1                                                     |   31|          6|   32|        192|
    |grp_fu_1636_ce                                                     |   26|          5|    1|          5|
    |grp_fu_1636_p0                                                     |   26|          5|   32|        160|
    |grp_fu_1636_p1                                                     |   26|          5|   32|        160|
    |grp_fu_1640_ce                                                     |    9|          2|    1|          2|
    |h_2_reg_528                                                        |    9|          2|    4|          8|
    |h_fu_216                                                           |    9|          2|    8|         16|
    |indvar_flatten37_reg_472                                           |    9|          2|    7|         14|
    |indvar_flatten47_fu_224                                            |    9|          2|    8|         16|
    |kh_reg_449                                                         |    9|          2|    4|          8|
    |kw_reg_460                                                         |    9|          2|    8|         16|
    |m_axi_input_r_ARVALID                                              |    9|          2|    1|          2|
    |m_axi_input_r_RREADY                                               |    9|          2|    1|          2|
    |m_axi_output_r_AWVALID                                             |    9|          2|    1|          2|
    |m_axi_output_r_BREADY                                              |    9|          2|    1|          2|
    |m_axi_output_r_WVALID                                              |    9|          2|    1|          2|
    |o_1_reg_517                                                        |    9|          2|    4|          8|
    |o_reg_483                                                          |    9|          2|    4|          8|
    |out_fu_220                                                         |    9|          2|    7|         14|
    |params_blk_n_AR                                                    |    9|          2|    1|          2|
    |params_blk_n_R                                                     |    9|          2|    1|          2|
    |r_reg_494                                                          |    9|          2|    4|          8|
    |w_reg_539                                                          |    9|          2|    8|         16|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                              | 1727|        350|  674|       2894|
    +-------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln106_reg_1420                                                  |   4|   0|    4|          0|
    |add_ln108_reg_1443                                                  |   4|   0|    4|          0|
    |add_ln112_1_reg_1434                                                |   8|   0|    8|          0|
    |add_ln24_2_reg_1389                                                 |   8|   0|    8|          0|
    |add_ln31_2_reg_1492                                                 |   7|   0|    7|          0|
    |add_ln35_reg_1587                                                   |   9|   0|    9|          0|
    |add_ln57_reg_1605                                                   |   4|   0|    4|          0|
    |add_ln58_reg_1619                                                   |   4|   0|    4|          0|
    |add_ln62_reg_1610                                                   |   7|   0|    7|          0|
    |ap_CS_fsm                                                           |  32|   0|   32|          0|
    |bitcast_ln112_1_reg_1476                                            |  32|   0|   32|          0|
    |bout_reg_438                                                        |   4|   0|    4|          0|
    |c_reg_505                                                           |   9|   0|    9|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_22_reg_1549  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_23_reg_1554  |  14|   0|   14|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_26_reg_1564  |  13|   0|   14|          1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_ou_27_reg_1569  |  13|   0|   14|          1|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_40_reg_1453  |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_41_reg_1458  |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_42_reg_1463  |   8|   0|    8|          0|
    |conv1_float_255_255_float_1_9_9_float_float_255_255_we_43_reg_1468  |   8|   0|    8|          0|
    |empty_121_reg_1527                                                  |   7|   0|    7|          0|
    |grp_conv1_Pipeline_KR_KC1_fu_624_ap_start_reg                       |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC2_fu_659_ap_start_reg                       |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC3_fu_694_ap_start_reg                       |   1|   0|    1|          0|
    |grp_conv1_Pipeline_KR_KC_fu_589_ap_start_reg                        |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_fu_574_ap_start_reg                     |   1|   0|    1|          0|
    |grp_load_input_buffer_c1_fu_550_ap_start_reg                        |   1|   0|    1|          0|
    |h_2_reg_528                                                         |   4|   0|    4|          0|
    |h_fu_216                                                            |   8|   0|    8|          0|
    |icmp_ln35_reg_1545                                                  |   1|   0|    1|          0|
    |indvar_flatten37_reg_472                                            |   7|   0|    7|          0|
    |indvar_flatten47_fu_224                                             |   8|   0|    8|          0|
    |kh_reg_449                                                          |   4|   0|    4|          0|
    |kw_reg_460                                                          |   8|   0|    8|          0|
    |o_1_reg_517                                                         |   4|   0|    4|          0|
    |o_reg_483                                                           |   4|   0|    4|          0|
    |or_ln35_1_reg_1574                                                  |   7|   0|    8|          1|
    |or_ln35_2_reg_1579                                                  |   6|   0|    8|          2|
    |or_ln35_reg_1559                                                    |   7|   0|    8|          1|
    |out_fu_220                                                          |   7|   0|    7|          0|
    |params_addr42_read_reg_1448                                         |  32|   0|   32|          0|
    |params_addr42_reg_1411                                              |  64|   0|   64|          0|
    |r_reg_494                                                           |   4|   0|    4|          0|
    |reg_729                                                             |  32|   0|   32|          0|
    |reg_735                                                             |  32|   0|   32|          0|
    |select_ln106_reg_1425                                               |   2|   0|    5|          3|
    |select_ln24_1_reg_1401                                              |   7|   0|    7|          0|
    |select_ln24_reg_1394                                                |   8|   0|    8|          0|
    |select_ln31_3_reg_1506                                              |   4|   0|    4|          0|
    |select_ln31_reg_1497                                                |   4|   0|    4|          0|
    |select_ln42_reg_1511                                                |   2|   0|    4|          2|
    |sub_ln62_reg_1597                                                   |   7|   0|    7|          0|
    |tmp_s_reg_1532                                                      |   7|   0|   14|          7|
    |trunc_ln24_reg_1406                                                 |   6|   0|    6|          0|
    |trunc_ln31_mid2_reg_1519                                            |   2|   0|    2|          0|
    |trunc_ln35_reg_1537                                                 |   8|   0|    8|          0|
    |trunc_ln_reg_1430                                                   |   2|   0|    2|          0|
    |w_reg_539                                                           |   8|   0|    8|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 537|   0|  555|         18|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_437_p_din0        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_437_p_din1        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_437_p_opcode      |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_437_p_dout0       |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_437_p_ce          |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_441_p_din0        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_441_p_din1        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_441_p_dout0       |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_441_p_ce          |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_445_p_din0        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_445_p_din1        |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_445_p_opcode      |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_445_p_dout0       |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_445_p_ce          |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_input_r_AWVALID    |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWREADY    |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWADDR     |  out|   64|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWID       |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWLEN      |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWSIZE     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWBURST    |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWLOCK     |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWCACHE    |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWPROT     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWQOS      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWREGION   |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_AWUSER     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WVALID     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WREADY     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WDATA      |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_WSTRB      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_WLAST      |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WID        |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_WUSER      |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARVALID    |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARREADY    |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARADDR     |  out|   64|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARID       |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARLEN      |  out|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARSIZE     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARBURST    |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARLOCK     |  out|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARCACHE    |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARPROT     |  out|    3|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARQOS      |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARREGION   |  out|    4|       m_axi|        input_r|       pointer|
|m_axi_input_r_ARUSER     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RVALID     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RREADY     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RDATA      |   in|   32|       m_axi|        input_r|       pointer|
|m_axi_input_r_RLAST      |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RID        |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RFIFONUM   |   in|    9|       m_axi|        input_r|       pointer|
|m_axi_input_r_RUSER      |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_RRESP      |   in|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_BVALID     |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BREADY     |  out|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BRESP      |   in|    2|       m_axi|        input_r|       pointer|
|m_axi_input_r_BID        |   in|    1|       m_axi|        input_r|       pointer|
|m_axi_input_r_BUSER      |   in|    1|       m_axi|        input_r|       pointer|
|input_ftmap              |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_params_AWVALID     |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_AWREADY     |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_AWADDR      |  out|   64|       m_axi|         params|       pointer|
|m_axi_params_AWID        |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_AWLEN       |  out|   32|       m_axi|         params|       pointer|
|m_axi_params_AWSIZE      |  out|    3|       m_axi|         params|       pointer|
|m_axi_params_AWBURST     |  out|    2|       m_axi|         params|       pointer|
|m_axi_params_AWLOCK      |  out|    2|       m_axi|         params|       pointer|
|m_axi_params_AWCACHE     |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_AWPROT      |  out|    3|       m_axi|         params|       pointer|
|m_axi_params_AWQOS       |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_AWREGION    |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_AWUSER      |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_WVALID      |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_WREADY      |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_WDATA       |  out|   32|       m_axi|         params|       pointer|
|m_axi_params_WSTRB       |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_WLAST       |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_WID         |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_WUSER       |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_ARVALID     |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_ARREADY     |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_ARADDR      |  out|   64|       m_axi|         params|       pointer|
|m_axi_params_ARID        |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_ARLEN       |  out|   32|       m_axi|         params|       pointer|
|m_axi_params_ARSIZE      |  out|    3|       m_axi|         params|       pointer|
|m_axi_params_ARBURST     |  out|    2|       m_axi|         params|       pointer|
|m_axi_params_ARLOCK      |  out|    2|       m_axi|         params|       pointer|
|m_axi_params_ARCACHE     |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_ARPROT      |  out|    3|       m_axi|         params|       pointer|
|m_axi_params_ARQOS       |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_ARREGION    |  out|    4|       m_axi|         params|       pointer|
|m_axi_params_ARUSER      |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_RVALID      |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_RREADY      |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_RDATA       |   in|   32|       m_axi|         params|       pointer|
|m_axi_params_RLAST       |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_RID         |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_RFIFONUM    |   in|    9|       m_axi|         params|       pointer|
|m_axi_params_RUSER       |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_RRESP       |   in|    2|       m_axi|         params|       pointer|
|m_axi_params_BVALID      |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_BREADY      |  out|    1|       m_axi|         params|       pointer|
|m_axi_params_BRESP       |   in|    2|       m_axi|         params|       pointer|
|m_axi_params_BID         |   in|    1|       m_axi|         params|       pointer|
|m_axi_params_BUSER       |   in|    1|       m_axi|         params|       pointer|
|conv1_weights            |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0    |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0         |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0          |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_output_r_AWVALID   |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWREADY   |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWADDR    |  out|   64|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWID      |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWLEN     |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWSIZE    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWBURST   |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWLOCK    |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWCACHE   |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWPROT    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWQOS     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWREGION  |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_AWUSER    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WVALID    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WREADY    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WDATA     |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_WSTRB     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_WLAST     |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WID       |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_WUSER     |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARVALID   |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARREADY   |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARADDR    |  out|   64|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARID      |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARLEN     |  out|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARSIZE    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARBURST   |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARLOCK    |  out|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARCACHE   |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARPROT    |  out|    3|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARQOS     |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARREGION  |  out|    4|       m_axi|       output_r|       pointer|
|m_axi_output_r_ARUSER    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RVALID    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RREADY    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RDATA     |   in|   32|       m_axi|       output_r|       pointer|
|m_axi_output_r_RLAST     |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RID       |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RFIFONUM  |   in|    9|       m_axi|       output_r|       pointer|
|m_axi_output_r_RUSER     |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_RRESP     |   in|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_BVALID    |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BREADY    |  out|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BRESP     |   in|    2|       m_axi|       output_r|       pointer|
|m_axi_output_r_BID       |   in|    1|       m_axi|       output_r|       pointer|
|m_axi_output_r_BUSER     |   in|    1|       m_axi|       output_r|       pointer|
|output_ftmap             |   in|   64|     ap_none|   output_ftmap|        scalar|
+-------------------------+-----+-----+------------+---------------+--------------+

