

================================================================
== Vitis HLS Report for 'sqrt_fixed_32_32_s'
================================================================
* Date:           Fri Apr  1 00:19:54 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kv260_3d_svm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.299 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1317|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      14|    -|
|Register         |        -|     -|     289|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     289|    1363|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln212_fu_242_p2       |         +|   0|  0|  10|           3|           2|
    |res_I_V_30_fu_1501_p2     |         +|   0|  0|  23|          16|           1|
    |sub_ln212_10_fu_1127_p2   |         -|   0|  0|  21|          14|          14|
    |sub_ln212_11_fu_1214_p2   |         -|   0|  0|  22|          15|          15|
    |sub_ln212_12_fu_1291_p2   |         -|   0|  0|  23|          16|          16|
    |sub_ln212_13_fu_1373_p2   |         -|   0|  0|  24|          17|          17|
    |sub_ln212_14_fu_1439_p2   |         -|   0|  0|  25|          18|          18|
    |sub_ln212_1_fu_396_p2     |         -|   0|  0|  12|           5|           5|
    |sub_ln212_2_fu_478_p2     |         -|   0|  0|  13|           6|           6|
    |sub_ln212_3_fu_560_p2     |         -|   0|  0|  14|           7|           7|
    |sub_ln212_4_fu_642_p2     |         -|   0|  0|  15|           8|           8|
    |sub_ln212_5_fu_724_p2     |         -|   0|  0|  16|           9|           9|
    |sub_ln212_6_fu_799_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln212_7_fu_881_p2     |         -|   0|  0|  18|          11|          11|
    |sub_ln212_8_fu_963_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln212_9_fu_1045_p2    |         -|   0|  0|  20|          13|          13|
    |sub_ln212_fu_314_p2       |         -|   0|  0|  12|           4|           4|
    |icmp_ln443_10_fu_1039_p2  |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln443_11_fu_1121_p2  |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln443_12_fu_1209_p2  |      icmp|   0|  0|  12|          15|          15|
    |icmp_ln443_13_fu_1285_p2  |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln443_14_fu_1367_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln443_15_fu_1433_p2  |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln443_1_fu_308_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln443_2_fu_390_p2    |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln443_3_fu_472_p2    |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln443_4_fu_554_p2    |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln443_5_fu_636_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln443_6_fu_718_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln443_7_fu_793_p2    |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln443_8_fu_875_p2    |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln443_9_fu_957_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln443_fu_232_p2      |      icmp|   0|  0|   8|           2|           1|
    |p_Result_48_fu_1495_p2    |      icmp|   0|  0|  20|          35|          35|
    |res_I_V_32_fu_269_p3      |    select|   0|  0|  16|           1|           1|
    |res_I_V_33_fu_350_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_34_fu_432_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_35_fu_514_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_36_fu_596_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_37_fu_678_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_38_fu_755_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_39_fu_917_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_40_fu_999_p3      |    select|   0|  0|  16|           1|          16|
    |res_I_V_41_fu_1081_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_42_fu_1163_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_43_fu_1246_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_44_fu_1327_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_45_fu_1409_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_46_fu_1475_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_47_fu_1507_p3     |    select|   0|  0|  16|           1|          16|
    |res_I_V_fu_835_p3         |    select|   0|  0|  16|           1|          16|
    |select_ln53_fu_1515_p3    |    select|   0|  0|  16|           1|           1|
    |x_l_I_V_31_fu_262_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_32_fu_342_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_33_fu_424_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_34_fu_506_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_35_fu_588_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_36_fu_670_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_37_fu_827_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_38_fu_909_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_39_fu_991_p3      |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_40_fu_1073_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_41_fu_1155_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_42_fu_1239_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_43_fu_1319_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_44_fu_1401_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_45_fu_1467_p3     |    select|   0|  0|  33|           1|          35|
    |x_l_I_V_fu_749_p3         |    select|   0|  0|  33|           1|          35|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1317|         420|        1187|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln212_reg_1535     |   3|   0|    3|          0|
    |ap_ce_reg              |   1|   0|    1|          0|
    |ap_return_int_reg      |  16|   0|   16|          0|
    |icmp_ln443_6_reg_1552  |   1|   0|    1|          0|
    |icmp_ln443_reg_1529    |   1|   0|    1|          0|
    |p_Result_34_reg_1575   |  13|   0|   13|          0|
    |p_Result_84_reg_1580   |  15|   0|   15|          0|
    |res_I_V_37_reg_1546    |  16|   0|   16|          0|
    |res_I_V_42_reg_1569    |  16|   0|   16|          0|
    |sub_ln212_5_reg_1558   |   9|   0|    9|          0|
    |x_int_reg              |  32|   0|   32|          0|
    |x_l_I_V_36_reg_1540    |  35|   0|   35|          0|
    |x_l_I_V_41_reg_1563    |  35|   0|   35|          0|
    |x_read_reg_1523        |  32|   0|   32|          0|
    |x_read_reg_1523        |  64|  32|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 289|  32|  257|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  sqrt_fixed<32, 32>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  sqrt_fixed<32, 32>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|  sqrt_fixed<32, 32>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  sqrt_fixed<32, 32>|  return value|
|x          |   in|   32|     ap_none|                   x|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

