<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Introduction &mdash; RTL8726EA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme.css?v=19f00094" />
      <link rel="stylesheet" type="text/css" href="../../../_static/togglebutton.css?v=13237357" />
      <link rel="stylesheet" type="text/css" href="../../../_static/tabs.css?v=a5c4661c" />

  
    <link rel="shortcut icon" href="../../../_static/favicon.ico"/>
  <!--[if lt IE 9]>
    <script src="../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
        <script src="../../../_static/toggleprompt.js?v=d7ede5d2"></script>
        <script>let toggleHintShow = 'Click to show';</script>
        <script>let toggleHintHide = 'Click to hide';</script>
        <script>let toggleOpenOnPrint = 'true';</script>
        <script src="../../../_static/togglebutton.js?v=4a39c7ea"></script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
        <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="ECDSA Engine" href="../../hardware_ecdsa/src/index.html" />
    <link rel="prev" title="User Configuration" href="index.html" />  
     
  <script type="text/javascript" src="../../../_static/js/selector.js"></script>
<style>
      .wy-nav-content {
      max-width: 1000px; /* 设置最大宽度 */
      }
</style>



</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html" class="icon icon-home">
            RTL8726EA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/ameba_soc_family/index.html">Ameba SoC Family</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../product_overview/src/index.html">Product Overview</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">Application Note</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../gcc_build_environment/src/index.html">Build Environment</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sdk_architecture/src/index.html">SDK Architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gcc_makefile/src/index.html">GCC Makefile</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sdk_example/src/index.html">SDK Examples</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../flash_memory_layout/index.html">Flash and Memory Layout</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../mpu_cache/src/index.html">MPU and Cache</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../file_system/src/index.html">Virtual File System</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../mp_image/src/index.html">MP Image</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ota/src/index.html">OTA Firmware Update</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../chipen/src/index.html">CHIP Enable</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../boot_process/src/index.html">Boot Process</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">User Configuration</a><ul class="current">
<li class="toctree-l3 current"><a class="current reference internal" href="#">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#boot">Boot</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#soc-clock-switch">SoC Clock Switch</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-log">Boot Log</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#flash">Flash</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#speed">Speed</a></li>
<li class="toctree-l4"><a class="reference internal" href="#read-mode">Read Mode</a></li>
<li class="toctree-l4"><a class="reference internal" href="#layout">Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="#flash-protect-enable">Flash Protect Enable</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#pinmap">Pinmap</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../hardware_ecdsa/src/index.html">ECDSA Engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../hardware_crypto_engine/src/index.html">Hardware Crypto Engine</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../otpc/src/index.html">One-time Programmable Controller (OTPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../power_save/src/index.html">Power Saving</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ipc/src/index.html">Inter-Processor Communication (IPC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../dmac/src/index.html">Direct Memory Access Controller (DMAC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../psram/src/index.html">Pseudo-Static Random Access Memory (PSRAM)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pad/src/index.html">Pad Control</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../pinmux/src/index.html">Pin Multiplexing Instructions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gpio/gpio/src/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../gpio/pinctrl/src/pinctrl.html">Pin Controller (Pinctrl)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../ledc/src/index.html">Light Emitting Diode Controller (LEDC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../trng/src/index.html">True Random Number Generator (TRNG)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../adc/src/index.html">Analog-to-Digital Converter (ADC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cap_touch/src/index.html">Cap-Touch Controller (CTC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../thermal/src/index.html">Thermal Senor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../audio_codec/audio/src/index.html">Audio</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../audio_codec/media/src/index.html">Media</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/at_command/src/index.html">AT Command</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/software_tools/index.html">Software Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ameba/en/mp_tools/src/index.html">MP Tools</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">RTL8726EA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../index.html">Application Note</a></li>
          <li class="breadcrumb-item"><a href="index.html">User Configuration</a></li>
      <li class="breadcrumb-item active">Introduction</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="introduction">
<span id="user-configuration"></span><h1>Introduction<a class="headerlink" href="#introduction" title="Link to this heading"></a></h1>
<p>This chapter describes the user configurations in the SDK. Users can modify any of them according to the application requirements.</p>
</section>
<section id="boot">
<h1>Boot<a class="headerlink" href="#boot" title="Link to this heading"></a></h1>
<p>This section introduces the boot-related configurations including SoC clock switch and boot log.</p>
<p>The KM4 in RTL8726EA device boots at 150MHz at the BootROM Stage, and switches to a higher frequency during the Bootloader Stage.
There are some limitations when changing the SoC clock.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>Clock</p></th>
<th class="head"><p>Cut</p></th>
<th class="head"><p>Frequency</p></th>
<th class="head"><p>Core voltage</p></th>
<th class="head"><p>Note</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PLLM</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>PLLD</p></td>
<td></td>
<td><p>330MHz ~ 660MHz</p></td>
<td></td>
<td><p>Can not exceed the maximum frequency of DSP clock</p></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤200MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>A-Cut</p></td>
<td><p>≤240MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤300MHz</p></td>
<td><p>0.9V</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>KM4/KR4</p></td>
<td><p>B-Cut</p></td>
<td><p>≤400MHz</p></td>
<td><p>1.0V</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>DSP</p></td>
<td></td>
<td><p>≤400MHz</p></td>
<td><p>0.9V</p></td>
<td><p>The same as PLLD</p></td>
</tr>
<tr class="row-odd"><td><p>DSP</p></td>
<td></td>
<td><p>≤500MHz</p></td>
<td><p>1.0V</p></td>
<td><p>The same as PLLD</p></td>
</tr>
</tbody>
</table>
<section id="soc-clock-switch">
<span id="user-configuration-soc-clock-switch"></span><h2>SoC Clock Switch<a class="headerlink" href="#soc-clock-switch" title="Link to this heading"></a></h2>
<section id="flow">
<h3>Flow<a class="headerlink" href="#flow" title="Link to this heading"></a></h3>
<ol class="arabic" id="user-configuration-flow-step-1">
<li><p>(Optional) Find out the speed limit of PSRAM device embedded in RTL8726EA if not sure.</p>
<ol class="loweralpha">
<li><p>Print the value of <code class="xref py py-func docutils literal notranslate"><span class="pre">ChipInfo_BDNum()</span></code> function, which will get the chip info from OTP.</p></li>
<li><p>Refer to PSRAM type in <em>Chip_Info[]</em> in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\lib\ram_common\ameba_chipinfo_lib.c</span></code>.</p>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 200MHz.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="k">const</span><span class="w"> </span><span class="n">CHIPINFO_TypeDef</span><span class="w"> </span><span class="n">Chip_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="c1">//subnum    pkgnum      bdnumer   psram type</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1010</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">3</span><span class="p">,</span><span class="w">       </span><span class="mi">1011</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_256Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE1024</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1012</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">0</span><span class="p">,</span><span class="w">       </span><span class="mi">1014</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN144 debug package</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1015</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1016</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">4</span><span class="p">,</span><span class="w">       </span><span class="mi">1019</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_250</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_128Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE2048</span><span class="w"> </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1022</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">2</span><span class="p">,</span><span class="w">       </span><span class="mi">1023</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_DEVICE_CLK_200</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_WB</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_SIZE_32Mb</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_PAGE128</span><span class="w">   </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">1</span><span class="p">,</span><span class="w">       </span><span class="mi">1024</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">1</span><span class="p">,</span><span class="w">            </span><span class="mi">5</span><span class="p">,</span><span class="w">       </span><span class="mi">1025</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN48</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">6</span><span class="p">,</span><span class="w">       </span><span class="mi">1026</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>
<span class="w">   </span><span class="p">{</span><span class="mi">0</span><span class="p">,</span><span class="w">            </span><span class="mi">7</span><span class="p">,</span><span class="w">       </span><span class="mi">1027</span><span class="p">,</span><span class="w">     </span><span class="n">PSRAM_VENDOR_NONE</span><span class="w">                                                          </span><span class="p">},</span><span class="w"> </span><span class="c1">//QFN68</span>

<span class="w">   </span><span class="p">{</span><span class="mh">0xFF</span><span class="p">,</span><span class="w">         </span><span class="mh">0xFF</span><span class="p">,</span><span class="w">    </span><span class="mh">0xFFFF</span><span class="p">,</span><span class="w">   </span><span class="n">PSRAM_DEVICE_CLK_NotClear</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">PSRAM_VENDOR_NotClear</span><span class="w">                           </span><span class="p">},</span><span class="w"> </span><span class="c1">//debug package</span>
<span class="p">};</span>
</pre></div>
</div>
</li>
</ol>
</li>
<li><p>Check the value of <em>Boot_SocClk_Info_Idx</em> and the clock info in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="c1">// for kr4/km4, max 400MHz under 1.0v, max 200MHz under 0.9v</span>
<span class="c1">// for dsp, max 500MHz under 1.0v, max 400MHz under 0.9v</span>
<span class="c1">// CPUPLL(PLLM)/DSPPLL(PLLD) can be 330MHz~660MHz</span>
<span class="c1">// All CLKDIV range is [1, 16]</span>
<span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,   PLLD_CLK,       Vol_Type,               CPU_CKD,                        PSRAMC_CKD*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
</span><span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="hll"><span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</span></pre></div>
</div>
<ul class="simple">
<li><p>If <em>Boot_SocClk_Info_Idx</em> is not 0xFF, the bootloader will set the SoC clock defined by <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
<li><p>If <em>Boot_SocClk_Info_Idx</em> is 0xFF (defult), the bootloader will set the SoC clock automatically according to the PSRAM type embedded in RTL8726EA.</p></li>
</ul>
<p>For example, if <em>bdnumer</em> is 0x1010, the PSRAM can run under 166MHz, and the bootloader will use <code class="docutils literal notranslate"><span class="pre">SocClk_Info[1].</span> <span class="pre">CLKDIV(3)</span> <span class="pre">|</span> <span class="pre">ISPLLM</span></code>, means the clocks KM4/KR4 equal to PLLM/3.</p>
<table class="docutils align-default" style="width: 100%">
<thead>
<tr class="row-odd"><th class="head"><p>PSRAM type</p></th>
<th class="head"><p>PSRAM speed</p></th>
<th class="head"><p>SocClk_Info[x]</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Clock Info</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>No PSRAM</p></td>
<td></td>
<td><p>SocClk_Info[0]</p></td>
<td><p>BootLoader will set the Soc clock according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[0]</span></code></p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤166MHz</p></td>
<td><p>SocClk_Info[1]</p></td>
<td><p>BootLoader will set the Soc clock according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[1]</span></code></p></td>
<td><ul class="simple">
<li><p>PLLM: 600MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>With PSRAM</p></td>
<td><p>≤200MHz</p></td>
<td><p>SocClk_Info[2]</p></td>
<td><p>BootLoader will set the Soc clock according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[2]</span></code></p></td>
<td><ul class="simple">
<li><p>PLLM: 400MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 200MHz</p></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>With PSRAM</p></td>
<td><p>≤250MHz</p></td>
<td><p>SocClk_Info[3]</p></td>
<td><p>BootLoader will set the Soc clock according to <code class="docutils literal notranslate"><span class="pre">SocClk_Info[3]</span></code></p></td>
<td><ul class="simple">
<li><p>PLLM: 480MHz</p></li>
<li><p>PLLD: 500MHz</p></li>
<li><p>KM4/KR4: 240MHz</p></li>
</ul>
</td>
</tr>
</tbody>
</table>
</li>
<li><p>Refer to one of the following methods to change the SoC clock if needed.</p>
<ul class="simple">
<li><p>Keep the <em>Boot_SocClk_Info_Idx</em> 0xFF, and only change the clock info of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[x]</span></code> to set the clocks of PLLM/PLLD and CPUs.</p></li>
<li><p>Modify the <em>Boot_SocClk_Info_Idx</em> to [0, 3], and then define your own clock info in <code class="docutils literal notranslate"><span class="pre">SocClk_Info[Boot_SocClk_Info_Idx]</span></code>.</p></li>
</ul>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Consider the limitations of the hardware and do not set the clock info illogically.</p>
</div>
</li>
<li><p>Re-build the project and download the new image again.</p></li>
</ol>
</section>
<section id="example">
<h3>Example<a class="headerlink" href="#example" title="Link to this heading"></a></h3>
<ol class="arabic">
<li><p>Refer to <a class="reference internal" href="#user-configuration-flow-step-1"><span class="std std-ref">Flow Step 1</span></a> to find out the speed limit of PSRAM device if not sure (suppose the maximum speed is 200MHz)</p></li>
<li><p>Change <em>CPU_CKD</em> of <code class="docutils literal notranslate"><span class="pre">SocClk_Info[2]</span></code> to <em>CLKDIV(1)</em> if CPU is needed to run faster.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="n">SocClk_Info_TypeDef</span><span class="w"> </span><span class="n">SocClk_Info</span><span class="p">[]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="cm">/* PLLM_CLK,   PLLD_CLK,       Vol_Type,               CPU_CKD,                        PSRAMC_CKD*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_0P9</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*0.9V, PSRAM-166M 8720E QFN48*/</span>
<span class="w">   </span><span class="p">{</span><span class="n">PLL_600M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-166M 8720E QFN48*/</span>
<span class="hll"><span class="w">   </span><span class="p">{</span><span class="n">PLL_400M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-200M*/</span>
</span><span class="w">   </span><span class="p">{</span><span class="n">PLL_480M</span><span class="p">,</span><span class="w">             </span><span class="n">PLL_500M</span><span class="p">,</span><span class="w">       </span><span class="n">CORE_VOL_1P0</span><span class="p">,</span><span class="w">   </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLM</span><span class="p">,</span><span class="w">     </span><span class="n">CLKDIV</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">ISPLLD</span><span class="p">},</span><span class="w"> </span><span class="cm">/*1.0V, PSRAM-250M 8726E QFN68*/</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm">* @brif  SocClk_Info select</span>
<span class="cm">* Boot_SocClk_Info_Idx valid value is [0, 3] and 0xFF</span>
<span class="cm">* when Boot_SocClk_Info_Idx is 0xFF, set socclk by chipinfo Automatically</span>
<span class="cm">* when Boot_SocClk_Info_Idx is [0, 3], set socclk by SocClk_Info[Boot_SocClk_Info_Idx]</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_SocClk_Info_Idx</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0xFF</span><span class="p">;</span>
</pre></div>
</div>
</li>
<li><p>Re-build the project and download the new image.</p></li>
</ol>
<p>Now, the clock of KM4/KR4 is 400MHz, PSRAM controller is 400MHz (twice the PSRAM), and core power is 1.0V.
The clocks of left modules in RTL8726EA will be set to a reasonable value by software automatically based on their maximum speeds.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The PLLD can be disabled if you do not need it work.</p>
</div>
</section>
</section>
<section id="boot-log">
<h2>Boot Log<a class="headerlink" href="#boot-log" title="Link to this heading"></a></h2>
<section id="bootloader-log">
<h3>Bootloader Log<a class="headerlink" href="#bootloader-log" title="Link to this heading"></a></h3>
<p>The bootloader log is enabled by default and can be disabled in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  boot log enable or disable.</span>
<span class="cm">*    FALSE: disable</span>
<span class="cm">*    TRUE: enable</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Log_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">TRUE</span><span class="p">;</span>
</pre></div>
</div>
</section>
<section id="loguart-agg">
<h3>Loguart AGG<a class="headerlink" href="#loguart-agg" title="Link to this heading"></a></h3>
<p>The <em>Boot_Agg_En</em> macro is used with Trace Tool to sort out boot logs from different cores. It can be enabled in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_bootcfg.c</span></code>.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="cm">/**</span>
<span class="cm">* @brif  Loguart AGG enable or disable</span>
<span class="cm">*    FALSE: disable</span>
<span class="cm">*    TRUE: enable</span>
<span class="cm">*/</span>
<span class="n">u8</span><span class="w"> </span><span class="n">Boot_Agg_En</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">FALSE</span><span class="p">;</span>
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Refer to Chapter <a class="reference internal" href="../../../ameba/en/software_tools/trace_tool/src/trace_tool.html#trace-tool"><span class="std std-ref">Trace Tool</span></a> for more information.</p>
</div>
</section>
</section>
</section>
<section id="flash">
<h1>Flash<a class="headerlink" href="#flash" title="Link to this heading"></a></h1>
<p>This section introduces the Flash-related configurations including speed, read mode, layout and protect mode, which locate at <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_flashcfg.c</span></code>.</p>
<section id="speed">
<h2>Speed<a class="headerlink" href="#speed" title="Link to this heading"></a></h2>
<p>Check the value of <em>Flash_Speed</em> in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_flashcfg.c</span></code>. The parameters and corresponding speeds are listed below.</p>
<table class="docutils align-default" id="id1" style="width: 100%">
<caption><span class="caption-text">Flash speed configuration</span><a class="headerlink" href="#id1" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_Speed</p></th>
<th class="head"><p>Description</p></th>
<th class="head"><p>Flash baudrate</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Flash baudrate will be 1/20 of PLLM</p></td>
<td><p>PLLM/20</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Flash baudrate will be 1/18 of np core clock</p></td>
<td><p>PLLM/18</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Flash baudrate will be 1/16 of np core clock</p></td>
<td><p>PLLM/16</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Flash baudrate will be 1/14 of np core clock</p></td>
<td><p>PLLM/14</p></td>
</tr>
<tr class="row-even"><td><p>0xFFF</p></td>
<td><p>Flash baudrate will be 1/12 of np core clock</p></td>
<td><p>PLLM/12</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FF</p></td>
<td><p>Flash baudrate will be 1/10 of np core clock</p></td>
<td><p>PLLM/10</p></td>
</tr>
<tr class="row-even"><td><p>0x3FF</p></td>
<td><p>Flash baudrate will be 1/8 of np core clock</p></td>
<td><p>PLLM/8</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FF</p></td>
<td><p>Flash baudrate will be 1/6of np core clock</p></td>
<td><p>PLLM/6</p></td>
</tr>
<tr class="row-even"><td><p>0xFF</p></td>
<td><p>Flash baudrate will be 1/4 of np core clock</p></td>
<td><p>PLLM/4</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<ul class="simple">
<li><p>Refer to <a class="reference internal" href="#user-configuration-soc-clock-switch"><span class="std std-ref">SoC Clock Switch</span></a> for details about PLLM.</p></li>
<li><p>The maximum clock of Flash is 120MHz. The initial flow will check whether the configured speed is higher than the maximun one or not.</p></li>
<li><p>Other value is not supported.</p></li>
</ul>
</div>
</section>
<section id="read-mode">
<h2>Read Mode<a class="headerlink" href="#read-mode" title="Link to this heading"></a></h2>
<p>Check the value of <em>Flash_ReadMode</em> in <code class="docutils literal notranslate"><span class="pre">\component\soc\amebalite\usrcfg\ameba_flashcfg.c</span></code>. The parameters and corresponding modes are listed in the following table.</p>
<table class="docutils align-default" id="id2" style="width: 100%">
<caption><span class="caption-text">Flash read mode configuration</span><a class="headerlink" href="#id2" title="Link to this table"></a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>Value of Flash_ReadMode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0xFFFF</p></td>
<td><p>Address &amp; Data 4-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x7FFF</p></td>
<td><p>Just data 4-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x3FFF</p></td>
<td><p>Address &amp; Data 2-bit mode</p></td>
</tr>
<tr class="row-odd"><td><p>0x1FFF</p></td>
<td><p>Just data 2-bit mode</p></td>
</tr>
<tr class="row-even"><td><p>0x0FFF</p></td>
<td><p>1-bit mode</p></td>
</tr>
</tbody>
</table>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If the configured read mode is not supported, other modes would be searched until finding out the appropriate mode.</p>
</div>
</section>
<section id="layout">
<h2>Layout<a class="headerlink" href="#layout" title="Link to this heading"></a></h2>
<p>The default Flash layout of RTL8726EA in the SDK are illustrated in Chapter <a class="reference internal" href="../../flash_memory_layout/flash_layout/src/flash_layout.html#flash-layout"><span class="std std-ref">Flash Layout</span></a>. If you want to modify the Flash layout, refer to Section <a class="reference internal" href="../../flash_memory_layout/flash_layout/src/flash_layout.html#how-to-modify-flash-layout"><span class="std std-ref">How to Modify Flash Layout</span></a>.</p>
</section>
<section id="flash-protect-enable">
<h2>Flash Protect Enable<a class="headerlink" href="#flash-protect-enable" title="Link to this heading"></a></h2>
<p>For more information about this function, refer to Section <a class="reference internal" href="../../flash_memory_layout/flash_layout/src/flash_layout.html#flash-protect-enable"><span class="std std-ref">Flash Protect Enable</span></a> .</p>
</section>
</section>
<section id="pinmap">
<h1>Pinmap<a class="headerlink" href="#pinmap" title="Link to this heading"></a></h1>
<p>For more information about pinmap configuration, refer to User Manual (Chapter I/O Control).</p>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="User Configuration" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../hardware_ecdsa/src/index.html" class="btn btn-neutral float-right" title="ECDSA Engine" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, Realsil.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>