

================================================================
== Vitis HLS Report for 'ss_sort'
================================================================
* Date:           Sat Oct  4 15:13:04 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   444881|   444881|  4.449 ms|  4.449 ms|  444882|  444882|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_init_1_fu_95             |init_1            |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_hist_1_fu_103            |hist_1            |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
        |grp_local_scan_1_fu_118      |local_scan_1      |     6913|     6913|  69.130 us|  69.130 us|  6913|  6913|       no|
        |grp_sum_scan_1_fu_126        |sum_scan_1        |      391|      391|   3.910 us|   3.910 us|   391|   391|       no|
        |grp_last_step_scan_1_fu_138  |last_step_scan_1  |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
        |grp_update_1_fu_150          |update_1          |     6147|     6147|  61.470 us|  61.470 us|  6147|  6147|       no|
        +-----------------------------+------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- sort_1  |   444880|   444880|     27805|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    2657|   21325|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     798|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2695|   22141|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |grp_hist_1_fu_103            |hist_1            |        0|   0|  271|  2065|    0|
    |grp_init_1_fu_95             |init_1            |        0|   0|   64|  1360|    0|
    |grp_last_step_scan_1_fu_138  |last_step_scan_1  |        0|   0|  458|  3215|    0|
    |grp_local_scan_1_fu_118      |local_scan_1      |        0|   0|  691|  4032|    0|
    |grp_sum_scan_1_fu_126        |sum_scan_1        |        0|   0|  645|  4594|    0|
    |grp_update_1_fu_150          |update_1          |        0|   0|  528|  6059|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |Total                        |                  |        0|   0| 2657| 21325|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |exp_3_fu_193_p2                   |         +|   0|  0|  14|           6|           2|
    |ap_block_state14_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           8|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |a_0_address0                            |  17|          4|    9|         36|
    |a_0_ce0                                 |  17|          4|    1|          4|
    |a_0_ce1                                 |   9|          2|    1|          2|
    |a_0_we0                                 |   9|          2|    1|          2|
    |a_1_address0                            |  17|          4|    9|         36|
    |a_1_ce0                                 |  17|          4|    1|          4|
    |a_1_ce1                                 |   9|          2|    1|          2|
    |a_1_we0                                 |   9|          2|    1|          2|
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_phi_mux_valid_buffer_1_phi_fu_86_p4  |  13|          3|    1|          3|
    |b_0_address0                            |  17|          4|    9|         36|
    |b_0_ce0                                 |  17|          4|    1|          4|
    |b_0_ce1                                 |   9|          2|    1|          2|
    |b_0_we0                                 |   9|          2|    1|          2|
    |b_1_address0                            |  17|          4|    9|         36|
    |b_1_ce0                                 |  17|          4|    1|          4|
    |b_1_ce1                                 |   9|          2|    1|          2|
    |b_1_we0                                 |   9|          2|    1|          2|
    |bucket_0_address0                       |  29|          7|    9|         63|
    |bucket_0_address1                       |  17|          4|    9|         36|
    |bucket_0_ce0                            |  29|          7|    1|          7|
    |bucket_0_ce1                            |  17|          4|    1|          4|
    |bucket_0_d0                             |  25|          6|   64|        384|
    |bucket_0_we0                            |  25|          6|    1|          6|
    |bucket_0_we1                            |   9|          2|    1|          2|
    |bucket_1_address0                       |  29|          7|    9|         63|
    |bucket_1_address1                       |  17|          4|    9|         36|
    |bucket_1_ce0                            |  29|          7|    1|          7|
    |bucket_1_ce1                            |  17|          4|    1|          4|
    |bucket_1_d0                             |  25|          6|   64|        384|
    |bucket_1_we0                            |  25|          6|    1|          6|
    |bucket_1_we1                            |   9|          2|    1|          2|
    |exp_fu_66                               |   9|          2|    6|         12|
    |grp_hist_1_fu_103_b_0_q0                |  13|          3|   64|        192|
    |grp_hist_1_fu_103_b_1_q0                |  13|          3|   64|        192|
    |grp_update_1_fu_150_a_0_q0              |  13|          3|   64|        192|
    |grp_update_1_fu_150_a_1_q0              |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_03_q0             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_03_q1             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_15_q0             |  13|          3|   64|        192|
    |grp_update_1_fu_150_b_15_q1             |  13|          3|   64|        192|
    |sum_0_address0                          |  13|          3|    5|         15|
    |sum_0_ce0                               |  13|          3|    1|          3|
    |sum_0_ce1                               |   9|          2|    1|          2|
    |sum_0_we0                               |   9|          2|    1|          2|
    |sum_1_address0                          |  13|          3|    5|         15|
    |sum_1_ce0                               |  13|          3|    1|          3|
    |sum_1_ce1                               |   9|          2|    1|          2|
    |sum_1_we0                               |   9|          2|    1|          2|
    |valid_buffer_reg_70                     |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 798|        187|  757|       2793|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |exp_fu_66                                 |   6|   0|    6|          0|
    |grp_hist_1_fu_103_ap_start_reg            |   1|   0|    1|          0|
    |grp_init_1_fu_95_ap_start_reg             |   1|   0|    1|          0|
    |grp_last_step_scan_1_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |grp_local_scan_1_fu_118_ap_start_reg      |   1|   0|    1|          0|
    |grp_sum_scan_1_fu_126_ap_start_reg        |   1|   0|    1|          0|
    |grp_update_1_fu_150_ap_start_reg          |   1|   0|    1|          0|
    |trunc_ln84_1_reg_221                      |   5|   0|    5|          0|
    |trunc_ln84_reg_216                        |   5|   0|    5|          0|
    |valid_buffer_reg_70                       |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  38|   0|   38|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       ss_sort|  return value|
|a_0_address0       |  out|    9|   ap_memory|           a_0|         array|
|a_0_ce0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_we0            |  out|    1|   ap_memory|           a_0|         array|
|a_0_d0             |  out|   64|   ap_memory|           a_0|         array|
|a_0_q0             |   in|   64|   ap_memory|           a_0|         array|
|a_0_address1       |  out|    9|   ap_memory|           a_0|         array|
|a_0_ce1            |  out|    1|   ap_memory|           a_0|         array|
|a_0_q1             |   in|   64|   ap_memory|           a_0|         array|
|a_1_address0       |  out|    9|   ap_memory|           a_1|         array|
|a_1_ce0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_we0            |  out|    1|   ap_memory|           a_1|         array|
|a_1_d0             |  out|   64|   ap_memory|           a_1|         array|
|a_1_q0             |   in|   64|   ap_memory|           a_1|         array|
|a_1_address1       |  out|    9|   ap_memory|           a_1|         array|
|a_1_ce1            |  out|    1|   ap_memory|           a_1|         array|
|a_1_q1             |   in|   64|   ap_memory|           a_1|         array|
|b_0_address0       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_we0            |  out|    1|   ap_memory|           b_0|         array|
|b_0_d0             |  out|   64|   ap_memory|           b_0|         array|
|b_0_q0             |   in|   64|   ap_memory|           b_0|         array|
|b_0_address1       |  out|    9|   ap_memory|           b_0|         array|
|b_0_ce1            |  out|    1|   ap_memory|           b_0|         array|
|b_0_q1             |   in|   64|   ap_memory|           b_0|         array|
|b_1_address0       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_we0            |  out|    1|   ap_memory|           b_1|         array|
|b_1_d0             |  out|   64|   ap_memory|           b_1|         array|
|b_1_q0             |   in|   64|   ap_memory|           b_1|         array|
|b_1_address1       |  out|    9|   ap_memory|           b_1|         array|
|b_1_ce1            |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1             |   in|   64|   ap_memory|           b_1|         array|
|bucket_0_address0  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we0       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d0        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q0        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_0_address1  |  out|    9|   ap_memory|      bucket_0|         array|
|bucket_0_ce1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_we1       |  out|    1|   ap_memory|      bucket_0|         array|
|bucket_0_d1        |  out|   64|   ap_memory|      bucket_0|         array|
|bucket_0_q1        |   in|   64|   ap_memory|      bucket_0|         array|
|bucket_1_address0  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we0       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d0        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q0        |   in|   64|   ap_memory|      bucket_1|         array|
|bucket_1_address1  |  out|    9|   ap_memory|      bucket_1|         array|
|bucket_1_ce1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_we1       |  out|    1|   ap_memory|      bucket_1|         array|
|bucket_1_d1        |  out|   64|   ap_memory|      bucket_1|         array|
|bucket_1_q1        |   in|   64|   ap_memory|      bucket_1|         array|
|sum_0_address0     |  out|    5|   ap_memory|         sum_0|         array|
|sum_0_ce0          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_we0          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_d0           |  out|   64|   ap_memory|         sum_0|         array|
|sum_0_q0           |   in|   64|   ap_memory|         sum_0|         array|
|sum_0_address1     |  out|    5|   ap_memory|         sum_0|         array|
|sum_0_ce1          |  out|    1|   ap_memory|         sum_0|         array|
|sum_0_q1           |   in|   64|   ap_memory|         sum_0|         array|
|sum_1_address0     |  out|    5|   ap_memory|         sum_1|         array|
|sum_1_ce0          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_we0          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_d0           |  out|   64|   ap_memory|         sum_1|         array|
|sum_1_q0           |   in|   64|   ap_memory|         sum_1|         array|
|sum_1_address1     |  out|    5|   ap_memory|         sum_1|         array|
|sum_1_ce1          |  out|    1|   ap_memory|         sum_1|         array|
|sum_1_q1           |   in|   64|   ap_memory|         sum_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 7 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 2 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%exp = alloca i32 1"   --->   Operation 16 'alloca' 'exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_0"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %a_1"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %b_1"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bucket_0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bucket_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sum_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln84 = store i6 0, i6 %exp" [sort.c:84]   --->   Operation 34 'store' 'store_ln84' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%br_ln84 = br void %for.body" [sort.c:84]   --->   Operation 35 'br' 'br_ln84' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%valid_buffer = phi i1 0, void %entry, i1 %valid_buffer_1, void %for.inc"   --->   Operation 36 'phi' 'valid_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%exp_2 = load i6 %exp" [sort.c:84]   --->   Operation 37 'load' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %exp_2, i32 5" [sort.c:84]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %tmp, void %for.body.split, void %for.end" [sort.c:84]   --->   Operation 40 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln85 = call void @init.1, i64 %bucket_0, i64 %bucket_1" [sort.c:85]   --->   Operation 41 'call' 'call_ln85' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln105 = ret" [sort.c:105]   --->   Operation 42 'ret' 'ret_ln105' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sort.c:79]   --->   Operation 43 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln85 = call void @init.1, i64 %bucket_0, i64 %bucket_1" [sort.c:85]   --->   Operation 44 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i6 %exp_2" [sort.c:84]   --->   Operation 45 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %valid_buffer, void %if.then, void %if.else" [sort.c:86]   --->   Operation 46 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln87 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84" [sort.c:87]   --->   Operation 47 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln87 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84" [sort.c:87]   --->   Operation 48 'call' 'call_ln87' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln88 = br void %if.end" [sort.c:88]   --->   Operation 49 'br' 'br_ln88' <Predicate = (!valid_buffer)> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln89 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84" [sort.c:89]   --->   Operation 50 'call' 'call_ln89' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 51 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln89 = call void @hist.1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84" [sort.c:89]   --->   Operation 52 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln92 = call void @local_scan.1, i64 %bucket_0, i64 %bucket_1" [sort.c:92]   --->   Operation 53 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln92 = call void @local_scan.1, i64 %bucket_0, i64 %bucket_1" [sort.c:92]   --->   Operation 54 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln93 = call void @sum_scan.1, i64 %sum_0, i64 %sum_1, i64 %bucket_0, i64 %bucket_1" [sort.c:93]   --->   Operation 55 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln93 = call void @sum_scan.1, i64 %sum_0, i64 %sum_1, i64 %bucket_0, i64 %bucket_1" [sort.c:93]   --->   Operation 56 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln94 = call void @last_step_scan.1, i64 %bucket_0, i64 %bucket_1, i64 %sum_0, i64 %sum_1" [sort.c:94]   --->   Operation 57 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln94 = call void @last_step_scan.1, i64 %bucket_0, i64 %bucket_1, i64 %sum_0, i64 %sum_1" [sort.c:94]   --->   Operation 58 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i6 %exp_2" [sort.c:84]   --->   Operation 59 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %valid_buffer, void %if.then3, void %if.else4" [sort.c:96]   --->   Operation 60 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln97 = call void @update.1, i64 %b_0, i64 %b_1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84_1" [sort.c:97]   --->   Operation 61 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 2.02>
ST_14 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln97 = call void @update.1, i64 %b_0, i64 %b_1, i64 %bucket_0, i64 %bucket_1, i64 %a_0, i64 %a_1, i5 %trunc_ln84_1" [sort.c:97]   --->   Operation 62 'call' 'call_ln97' <Predicate = (!valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 63 [1/1] (0.84ns)   --->   "%br_ln99 = br void %for.inc" [sort.c:99]   --->   Operation 63 'br' 'br_ln99' <Predicate = (!valid_buffer)> <Delay = 0.84>
ST_14 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln100 = call void @update.1, i64 %a_0, i64 %a_1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84_1" [sort.c:100]   --->   Operation 64 'call' 'call_ln100' <Predicate = (valid_buffer)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 65 [1/1] (0.84ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 65 'br' 'br_ln0' <Predicate = (valid_buffer)> <Delay = 0.84>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%valid_buffer_1 = phi i1 1, void %if.then3, i1 0, void %if.else4"   --->   Operation 66 'phi' 'valid_buffer_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (1.18ns)   --->   "%exp_3 = add i6 %exp_2, i6 2" [sort.c:84]   --->   Operation 67 'add' 'exp_3' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 68 [1/1] (0.84ns)   --->   "%store_ln84 = store i6 %exp_3, i6 %exp" [sort.c:84]   --->   Operation 68 'store' 'store_ln84' <Predicate = true> <Delay = 0.84>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln84 = br void %for.body" [sort.c:84]   --->   Operation 69 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 0.00>
ST_15 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln100 = call void @update.1, i64 %a_0, i64 %a_1, i64 %bucket_0, i64 %bucket_1, i64 %b_0, i64 %b_1, i5 %trunc_ln84_1" [sort.c:100]   --->   Operation 70 'call' 'call_ln100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ bucket_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ bucket_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ sum_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp               (alloca           ) [ 0111111111111111]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
store_ln84        (store            ) [ 0000000000000000]
br_ln84           (br               ) [ 0111111111111111]
valid_buffer      (phi              ) [ 0011111111111111]
exp_2             (load             ) [ 0001111111111111]
tmp               (bitselect        ) [ 0011111111111111]
empty             (speclooptripcount) [ 0000000000000000]
br_ln84           (br               ) [ 0000000000000000]
ret_ln105         (ret              ) [ 0000000000000000]
specloopname_ln79 (specloopname     ) [ 0000000000000000]
call_ln85         (call             ) [ 0000000000000000]
trunc_ln84        (trunc            ) [ 0000111000000000]
br_ln86           (br               ) [ 0000000000000000]
call_ln87         (call             ) [ 0000000000000000]
br_ln88           (br               ) [ 0000000000000000]
call_ln89         (call             ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000000000000]
call_ln92         (call             ) [ 0000000000000000]
call_ln93         (call             ) [ 0000000000000000]
call_ln94         (call             ) [ 0000000000000000]
trunc_ln84_1      (trunc            ) [ 0000000000000111]
br_ln96           (br               ) [ 0000000000000000]
call_ln97         (call             ) [ 0000000000000000]
br_ln99           (br               ) [ 0000000000000000]
call_ln100        (call             ) [ 0000000000000000]
br_ln0            (br               ) [ 0000000000000000]
valid_buffer_1    (phi              ) [ 0111111111111111]
exp_3             (add              ) [ 0000000000000000]
store_ln84        (store            ) [ 0000000000000000]
br_ln84           (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bucket_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bucket_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bucket_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist.1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_scan.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_scan.1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_step_scan.1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update.1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="exp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="valid_buffer_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_buffer (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="valid_buffer_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_buffer/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="valid_buffer_1_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valid_buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="valid_buffer_1_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="valid_buffer_1/14 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_init_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="0" index="2" bw="64" slack="0"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_hist_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="0" index="3" bw="64" slack="0"/>
<pin id="108" dir="0" index="4" bw="64" slack="0"/>
<pin id="109" dir="0" index="5" bw="5" slack="1"/>
<pin id="110" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/4 call_ln89/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_local_scan_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_sum_scan_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="0"/>
<pin id="131" dir="0" index="4" bw="64" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln93/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_last_step_scan_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="0" index="3" bw="64" slack="0"/>
<pin id="143" dir="0" index="4" bw="64" slack="0"/>
<pin id="144" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_update_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="0" index="3" bw="64" slack="0"/>
<pin id="155" dir="0" index="4" bw="64" slack="0"/>
<pin id="156" dir="0" index="5" bw="64" slack="0"/>
<pin id="157" dir="0" index="6" bw="64" slack="0"/>
<pin id="158" dir="0" index="7" bw="5" slack="1"/>
<pin id="159" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/13 call_ln100/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln84_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exp_2_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_2/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln84_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln84_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/12 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exp_3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="3" slack="0"/>
<pin id="196" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_3/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln84_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="12"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/14 "/>
</bind>
</comp>

<comp id="203" class="1005" name="exp_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="exp "/>
</bind>
</comp>

<comp id="216" class="1005" name="trunc_ln84_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="221" class="1005" name="trunc_ln84_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="1"/>
<pin id="223" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="82" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="92"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="36" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="94"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="103" pin=4"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="197"><net_src comp="64" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="66" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="219"><net_src comp="187" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="103" pin=5"/></net>

<net id="224"><net_src comp="190" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="150" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_0 | {14 15 }
	Port: a_1 | {14 15 }
	Port: b_0 | {13 14 }
	Port: b_1 | {13 14 }
	Port: bucket_0 | {2 3 4 5 6 7 8 11 12 13 14 15 }
	Port: bucket_1 | {2 3 4 5 6 7 8 11 12 13 14 15 }
	Port: sum_0 | {9 10 }
	Port: sum_1 | {9 10 }
 - Input state : 
	Port: ss_sort : a_0 | {4 5 13 14 15 }
	Port: ss_sort : a_1 | {4 5 13 14 15 }
	Port: ss_sort : b_0 | {5 6 13 14 15 }
	Port: ss_sort : b_1 | {5 6 13 14 15 }
	Port: ss_sort : bucket_0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: ss_sort : bucket_1 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
	Port: ss_sort : sum_0 | {9 10 11 12 }
	Port: ss_sort : sum_1 | {9 10 11 12 }
  - Chain level:
	State 1
		store_ln84 : 1
	State 2
		tmp : 1
		br_ln84 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		valid_buffer_1 : 1
		store_ln84 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       grp_init_1_fu_95      |  3.376  |    68   |   927   |
|          |      grp_hist_1_fu_103      |  3.376  |   315   |   1665  |
|   call   |   grp_local_scan_1_fu_118   | 9.39714 |   916   |   3371  |
|          |    grp_sum_scan_1_fu_126    | 11.1134 |   756   |   3709  |
|          | grp_last_step_scan_1_fu_138 | 5.12057 |   600   |   2544  |
|          |     grp_update_1_fu_150     | 10.1846 |   713   |   4603  |
|----------|-----------------------------|---------|---------|---------|
|    add   |         exp_3_fu_193        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_179         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln84_fu_187      |    0    |    0    |    0    |
|          |     trunc_ln84_1_fu_190     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             | 42.5677 |   3368  |  16833  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     exp_reg_203     |    6   |
| trunc_ln84_1_reg_221|    5   |
|  trunc_ln84_reg_216 |    5   |
|valid_buffer_1_reg_82|    1   |
| valid_buffer_reg_70 |    1   |
+---------------------+--------+
|        Total        |   18   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| valid_buffer_reg_70 |  p0  |   2  |   1  |    2   ||    9    |
|  grp_hist_1_fu_103  |  p3  |   2  |  64  |   128  ||    9    |
|  grp_hist_1_fu_103  |  p4  |   2  |  64  |   128  ||    9    |
| grp_update_1_fu_150 |  p1  |   2  |  64  |   128  ||    9    |
| grp_update_1_fu_150 |  p2  |   2  |  64  |   128  ||    9    |
| grp_update_1_fu_150 |  p5  |   2  |  64  |   128  ||    9    |
| grp_update_1_fu_150 |  p6  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   770  ||  5.908  ||    63   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   42   |  3368  |  16833 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   63   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |   48   |  3386  |  16896 |
+-----------+--------+--------+--------+
