#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 11 00:41:31 2025
# Process ID: 17524
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1
# Command line: vivado.exe -log spi_drive.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spi_drive.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1/spi_drive.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source spi_drive.tcl -notrace
Command: synth_design -top spi_drive -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25160 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 701.992 ; gain = 240.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spi_drive' [D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v:1]
	Parameter SYS_CLK_FREQ bound to: 50000000 - type: integer 
	Parameter CLK_DIV_FAC bound to: 50 - type: integer 
	Parameter SCK_CNT_MAX bound to: 1000000 - type: integer 
WARNING: [Synth 8-3848] Net data_rec in module/entity spi_drive does not have driver. [D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v:9]
WARNING: [Synth 8-3848] Net send_done in module/entity spi_drive does not have driver. [D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v:10]
WARNING: [Synth 8-3848] Net rec_done in module/entity spi_drive does not have driver. [D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v:11]
INFO: [Synth 8-6155] done synthesizing module 'spi_drive' (1#1) [D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v:1]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[7]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[6]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[5]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[4]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[3]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[2]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[1]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[0]
WARNING: [Synth 8-3331] design spi_drive has unconnected port send_done
WARNING: [Synth 8-3331] design spi_drive has unconnected port rec_done
WARNING: [Synth 8-3331] design spi_drive has unconnected port spi_miso
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 774.777 ; gain = 313.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 774.777 ; gain = 313.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 774.777 ; gain = 313.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 774.777 ; gain = 313.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module spi_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[7]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[6]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[5]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[4]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[3]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[2]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[1]
WARNING: [Synth 8-3331] design spi_drive has unconnected port data_rec[0]
WARNING: [Synth 8-3331] design spi_drive has unconnected port send_done
WARNING: [Synth 8-3331] design spi_drive has unconnected port rec_done
WARNING: [Synth 8-3331] design spi_drive has unconnected port spi_miso
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[0]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[3]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[4]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[5]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[6]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[7]' (FDRE) to 'send_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'send_cnt_reg[1]' (FDRE) to 'send_cnt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\send_cnt_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 925.074 ; gain = 464.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 927.797 ; gain = 466.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT6   |    18|
|8     |FDRE   |    20|
|9     |FDSE   |     1|
|10    |IBUF   |     5|
|11    |OBUF   |     3|
|12    |OBUFT  |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    72|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 927.980 ; gain = 466.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 940.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1042.055 ; gain = 604.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1/spi_drive.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spi_drive_utilization_synth.rpt -pb spi_drive_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 00:41:45 2025...
