{
    "code": "module TopModule (\n    input wire [31:0] in,  // 32-bit input vector\n    output wire [31:0] out // 32-bit output vector\n);\n\n    assign out = {in[7:0], in[15:8], in[23:16], in[31:24]};\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}