$date
	Fri Jun 27 16:08:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 4 $ in [3:0] $end
$var reg 1 % reset $end
$scope module u_dut $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 & in [3:0] $end
$var wire 1 % reset $end
$var wire 4 ' out [3:0] $end
$scope module counter_inst $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 4 ( in [3:0] $end
$var wire 1 ) n_11 $end
$var wire 1 * n_2 $end
$var wire 1 + n_4 $end
$var wire 1 , n_7 $end
$var wire 1 % reset $end
$var wire 4 - out [3:0] $end
$var wire 1 . n_9 $end
$var wire 1 / n_8 $end
$var wire 1 0 n_6 $end
$var wire 1 1 n_5 $end
$var wire 1 2 n_3 $end
$var wire 1 3 n_10 $end
$var wire 1 4 n_1 $end
$var wire 1 5 n_0 $end
$scope module count_reg_0 $end
$var wire 1 " CK $end
$var wire 1 * D $end
$var wire 1 6 QN $end
$var wire 1 5 RN $end
$var reg 1 7 Q $end
$upscope $end
$scope module count_reg_1 $end
$var wire 1 " CK $end
$var wire 1 + D $end
$var wire 1 8 Q $end
$var wire 1 9 QN $end
$var wire 1 # SE $end
$var wire 1 : SI $end
$var wire 1 5 RN $end
$var reg 1 ; state $end
$upscope $end
$scope module count_reg_2 $end
$var wire 1 " CK $end
$var wire 1 , D $end
$var wire 1 < Q $end
$var wire 1 = QN $end
$var wire 1 # SE $end
$var wire 1 > SI $end
$var wire 1 5 RN $end
$var reg 1 ? state $end
$upscope $end
$scope module count_reg_3 $end
$var wire 1 " CK $end
$var wire 1 ) D $end
$var wire 1 @ Q $end
$var wire 1 A QN $end
$var wire 1 # SE $end
$var wire 1 B SI $end
$var wire 1 5 RN $end
$var reg 1 C state $end
$upscope $end
$scope module g0 $end
$var wire 1 % A $end
$var wire 1 5 Y $end
$upscope $end
$scope module g1 $end
$var wire 1 D A $end
$var wire 1 4 Y $end
$upscope $end
$scope module g2 $end
$var wire 1 E A $end
$var wire 1 F B $end
$var wire 1 2 Y $end
$upscope $end
$scope module g3 $end
$var wire 1 G A $end
$var wire 1 H B $end
$var wire 1 1 Y $end
$upscope $end
$scope module g4 $end
$var wire 1 I A $end
$var wire 1 1 B $end
$var wire 1 0 Y $end
$upscope $end
$scope module g5 $end
$var wire 1 J A $end
$var wire 1 K B $end
$var wire 1 / Y $end
$upscope $end
$scope module g6 $end
$var wire 1 / A $end
$var wire 1 L B $end
$var wire 1 . Y $end
$upscope $end
$scope module g7 $end
$var wire 1 M A $end
$var wire 1 . B $end
$var wire 1 3 Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
1A
0@
0?
0>
1=
0<
0;
0:
19
08
07
16
05
14
03
02
01
00
0/
0.
b0 -
0,
0+
1*
0)
b0 (
b0 '
b0 &
1%
b0 $
0#
1"
b0 !
$end
#5000
0"
#10000
15
0%
1"
#15000
0"
#20000
1+
12
0*
04
06
1L
1H
1F
1D
b1 !
b1 '
b1 -
17
1"
#25000
0"
#30000
1*
14
16
0L
0H
0F
0D
09
1K
1G
1E
07
b10 !
b10 '
b10 -
18
1;
1"
#35000
0"
#40000
1,
10
11
0+
02
0*
04
06
1L
1H
1F
1D
b11 !
b11 '
b11 -
17
1"
#45000
0"
#50000
1*
14
01
1,
10
16
0L
0H
0F
0D
19
0K
0G
0E
0=
1J
1I
07
08
0;
b100 !
b100 '
b100 -
1<
1?
1"
#55000
0"
#60000
1+
12
0*
04
06
1L
1H
1F
1D
b101 !
b101 '
b101 -
17
1"
#65000
0"
#70000
1*
14
1/
16
0L
0H
0F
0D
09
1K
1G
1E
07
b110 !
b110 '
b110 -
18
1;
1"
#75000
0"
#80000
1)
13
0,
00
1.
11
0+
02
0*
04
06
1L
1H
1F
1D
b111 !
b111 '
b111 -
17
1"
#85000
0"
#90000
0.
1*
14
01
0/
0,
00
1)
13
16
0L
0H
0F
0D
19
0K
0G
0E
1=
0J
0I
0A
1M
07
08
0;
0<
0?
b1000 !
b1000 '
b1000 -
1@
1C
1"
#95000
0"
#100000
1+
12
0*
04
06
1L
1H
1F
1D
b1001 !
b1001 '
b1001 -
17
1"
#105000
0"
#110000
1*
14
16
0L
0H
0F
0D
09
1K
1G
1E
07
b1010 !
b1010 '
b1010 -
18
1;
1"
#115000
0"
#120000
1,
10
11
0+
02
0*
04
06
1L
1H
1F
1D
b1011 !
b1011 '
b1011 -
17
1"
#125000
0"
#130000
1*
14
01
1,
10
16
0L
0H
0F
0D
19
0K
0G
0E
0=
1J
1I
07
08
0;
b1100 !
b1100 '
b1100 -
1<
1?
1"
#135000
0"
#140000
1+
12
0*
04
06
1L
1H
1F
1D
b1101 !
b1101 '
b1101 -
17
1"
#145000
0"
#150000
1*
14
1/
16
0L
0H
0F
0D
09
1K
1G
1E
07
b1110 !
b1110 '
b1110 -
18
1;
1"
#155000
0"
#160000
0)
03
0,
00
1.
11
0+
02
0*
04
06
1L
1H
1F
1D
b1111 !
b1111 '
b1111 -
17
1"
#165000
0"
#170000
0.
1*
14
01
0/
0,
00
0)
03
16
0L
0H
0F
0D
19
0K
0G
0E
1=
0J
0I
1A
0M
07
08
0;
0<
0?
b0 !
b0 '
b0 -
0@
0C
1"
#175000
0"
#180000
1+
12
0*
04
06
1L
1H
1F
1D
b1 !
b1 '
b1 -
17
1"
#185000
0"
#190000
1*
14
16
0L
0H
0F
0D
09
1K
1G
1E
07
b10 !
b10 '
b10 -
18
1;
1"
#190001
