0.7
2020.2
Oct 13 2023
20:21:30
/home/johncrespo/FPGA/project_1/project_1.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1744903272,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_7;blk_mem_gen_v8_4_7_mem_module;blk_mem_gen_v8_4_7_output_stage;blk_mem_gen_v8_4_7_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../../RISC_V_SC/src/ALU;../../../../project_1.ip_user_files/ipstatic,,,,,
