// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_HH_
#define _global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s.h"

namespace ap_rtl {

struct global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s : public sc_module {
    // Port declarations 202
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<20> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<20> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<20> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<20> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<20> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<20> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<20> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<20> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<20> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<20> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_in< sc_lv<20> > data_V_data_10_V_dout;
    sc_in< sc_logic > data_V_data_10_V_empty_n;
    sc_out< sc_logic > data_V_data_10_V_read;
    sc_in< sc_lv<20> > data_V_data_11_V_dout;
    sc_in< sc_logic > data_V_data_11_V_empty_n;
    sc_out< sc_logic > data_V_data_11_V_read;
    sc_in< sc_lv<20> > data_V_data_12_V_dout;
    sc_in< sc_logic > data_V_data_12_V_empty_n;
    sc_out< sc_logic > data_V_data_12_V_read;
    sc_in< sc_lv<20> > data_V_data_13_V_dout;
    sc_in< sc_logic > data_V_data_13_V_empty_n;
    sc_out< sc_logic > data_V_data_13_V_read;
    sc_in< sc_lv<20> > data_V_data_14_V_dout;
    sc_in< sc_logic > data_V_data_14_V_empty_n;
    sc_out< sc_logic > data_V_data_14_V_read;
    sc_in< sc_lv<20> > data_V_data_15_V_dout;
    sc_in< sc_logic > data_V_data_15_V_empty_n;
    sc_out< sc_logic > data_V_data_15_V_read;
    sc_in< sc_lv<20> > data_V_data_16_V_dout;
    sc_in< sc_logic > data_V_data_16_V_empty_n;
    sc_out< sc_logic > data_V_data_16_V_read;
    sc_in< sc_lv<20> > data_V_data_17_V_dout;
    sc_in< sc_logic > data_V_data_17_V_empty_n;
    sc_out< sc_logic > data_V_data_17_V_read;
    sc_in< sc_lv<20> > data_V_data_18_V_dout;
    sc_in< sc_logic > data_V_data_18_V_empty_n;
    sc_out< sc_logic > data_V_data_18_V_read;
    sc_in< sc_lv<20> > data_V_data_19_V_dout;
    sc_in< sc_logic > data_V_data_19_V_empty_n;
    sc_out< sc_logic > data_V_data_19_V_read;
    sc_in< sc_lv<20> > data_V_data_20_V_dout;
    sc_in< sc_logic > data_V_data_20_V_empty_n;
    sc_out< sc_logic > data_V_data_20_V_read;
    sc_in< sc_lv<20> > data_V_data_21_V_dout;
    sc_in< sc_logic > data_V_data_21_V_empty_n;
    sc_out< sc_logic > data_V_data_21_V_read;
    sc_in< sc_lv<20> > data_V_data_22_V_dout;
    sc_in< sc_logic > data_V_data_22_V_empty_n;
    sc_out< sc_logic > data_V_data_22_V_read;
    sc_in< sc_lv<20> > data_V_data_23_V_dout;
    sc_in< sc_logic > data_V_data_23_V_empty_n;
    sc_out< sc_logic > data_V_data_23_V_read;
    sc_in< sc_lv<20> > data_V_data_24_V_dout;
    sc_in< sc_logic > data_V_data_24_V_empty_n;
    sc_out< sc_logic > data_V_data_24_V_read;
    sc_in< sc_lv<20> > data_V_data_25_V_dout;
    sc_in< sc_logic > data_V_data_25_V_empty_n;
    sc_out< sc_logic > data_V_data_25_V_read;
    sc_in< sc_lv<20> > data_V_data_26_V_dout;
    sc_in< sc_logic > data_V_data_26_V_empty_n;
    sc_out< sc_logic > data_V_data_26_V_read;
    sc_in< sc_lv<20> > data_V_data_27_V_dout;
    sc_in< sc_logic > data_V_data_27_V_empty_n;
    sc_out< sc_logic > data_V_data_27_V_read;
    sc_in< sc_lv<20> > data_V_data_28_V_dout;
    sc_in< sc_logic > data_V_data_28_V_empty_n;
    sc_out< sc_logic > data_V_data_28_V_read;
    sc_in< sc_lv<20> > data_V_data_29_V_dout;
    sc_in< sc_logic > data_V_data_29_V_empty_n;
    sc_out< sc_logic > data_V_data_29_V_read;
    sc_in< sc_lv<20> > data_V_data_30_V_dout;
    sc_in< sc_logic > data_V_data_30_V_empty_n;
    sc_out< sc_logic > data_V_data_30_V_read;
    sc_in< sc_lv<20> > data_V_data_31_V_dout;
    sc_in< sc_logic > data_V_data_31_V_empty_n;
    sc_out< sc_logic > data_V_data_31_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_out< sc_lv<16> > res_V_data_8_V_din;
    sc_in< sc_logic > res_V_data_8_V_full_n;
    sc_out< sc_logic > res_V_data_8_V_write;
    sc_out< sc_lv<16> > res_V_data_9_V_din;
    sc_in< sc_logic > res_V_data_9_V_full_n;
    sc_out< sc_logic > res_V_data_9_V_write;
    sc_out< sc_lv<16> > res_V_data_10_V_din;
    sc_in< sc_logic > res_V_data_10_V_full_n;
    sc_out< sc_logic > res_V_data_10_V_write;
    sc_out< sc_lv<16> > res_V_data_11_V_din;
    sc_in< sc_logic > res_V_data_11_V_full_n;
    sc_out< sc_logic > res_V_data_11_V_write;
    sc_out< sc_lv<16> > res_V_data_12_V_din;
    sc_in< sc_logic > res_V_data_12_V_full_n;
    sc_out< sc_logic > res_V_data_12_V_write;
    sc_out< sc_lv<16> > res_V_data_13_V_din;
    sc_in< sc_logic > res_V_data_13_V_full_n;
    sc_out< sc_logic > res_V_data_13_V_write;
    sc_out< sc_lv<16> > res_V_data_14_V_din;
    sc_in< sc_logic > res_V_data_14_V_full_n;
    sc_out< sc_logic > res_V_data_14_V_write;
    sc_out< sc_lv<16> > res_V_data_15_V_din;
    sc_in< sc_logic > res_V_data_15_V_full_n;
    sc_out< sc_logic > res_V_data_15_V_write;
    sc_out< sc_lv<16> > res_V_data_16_V_din;
    sc_in< sc_logic > res_V_data_16_V_full_n;
    sc_out< sc_logic > res_V_data_16_V_write;
    sc_out< sc_lv<16> > res_V_data_17_V_din;
    sc_in< sc_logic > res_V_data_17_V_full_n;
    sc_out< sc_logic > res_V_data_17_V_write;
    sc_out< sc_lv<16> > res_V_data_18_V_din;
    sc_in< sc_logic > res_V_data_18_V_full_n;
    sc_out< sc_logic > res_V_data_18_V_write;
    sc_out< sc_lv<16> > res_V_data_19_V_din;
    sc_in< sc_logic > res_V_data_19_V_full_n;
    sc_out< sc_logic > res_V_data_19_V_write;
    sc_out< sc_lv<16> > res_V_data_20_V_din;
    sc_in< sc_logic > res_V_data_20_V_full_n;
    sc_out< sc_logic > res_V_data_20_V_write;
    sc_out< sc_lv<16> > res_V_data_21_V_din;
    sc_in< sc_logic > res_V_data_21_V_full_n;
    sc_out< sc_logic > res_V_data_21_V_write;
    sc_out< sc_lv<16> > res_V_data_22_V_din;
    sc_in< sc_logic > res_V_data_22_V_full_n;
    sc_out< sc_logic > res_V_data_22_V_write;
    sc_out< sc_lv<16> > res_V_data_23_V_din;
    sc_in< sc_logic > res_V_data_23_V_full_n;
    sc_out< sc_logic > res_V_data_23_V_write;
    sc_out< sc_lv<16> > res_V_data_24_V_din;
    sc_in< sc_logic > res_V_data_24_V_full_n;
    sc_out< sc_logic > res_V_data_24_V_write;
    sc_out< sc_lv<16> > res_V_data_25_V_din;
    sc_in< sc_logic > res_V_data_25_V_full_n;
    sc_out< sc_logic > res_V_data_25_V_write;
    sc_out< sc_lv<16> > res_V_data_26_V_din;
    sc_in< sc_logic > res_V_data_26_V_full_n;
    sc_out< sc_logic > res_V_data_26_V_write;
    sc_out< sc_lv<16> > res_V_data_27_V_din;
    sc_in< sc_logic > res_V_data_27_V_full_n;
    sc_out< sc_logic > res_V_data_27_V_write;
    sc_out< sc_lv<16> > res_V_data_28_V_din;
    sc_in< sc_logic > res_V_data_28_V_full_n;
    sc_out< sc_logic > res_V_data_28_V_write;
    sc_out< sc_lv<16> > res_V_data_29_V_din;
    sc_in< sc_logic > res_V_data_29_V_full_n;
    sc_out< sc_logic > res_V_data_29_V_write;
    sc_out< sc_lv<16> > res_V_data_30_V_din;
    sc_in< sc_logic > res_V_data_30_V_full_n;
    sc_out< sc_logic > res_V_data_30_V_write;
    sc_out< sc_lv<16> > res_V_data_31_V_din;
    sc_in< sc_logic > res_V_data_31_V_full_n;
    sc_out< sc_logic > res_V_data_31_V_write;


    // Module declarations
    global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s(sc_module_name name);
    SC_HAS_PROCESS(global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s);

    ~global_pooling1d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config12_s();

    sc_trace_file* mVcdFile;

    compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s* grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_V_data_15_V_blk_n;
    sc_signal< sc_logic > data_V_data_16_V_blk_n;
    sc_signal< sc_logic > data_V_data_17_V_blk_n;
    sc_signal< sc_logic > data_V_data_18_V_blk_n;
    sc_signal< sc_logic > data_V_data_19_V_blk_n;
    sc_signal< sc_logic > data_V_data_20_V_blk_n;
    sc_signal< sc_logic > data_V_data_21_V_blk_n;
    sc_signal< sc_logic > data_V_data_22_V_blk_n;
    sc_signal< sc_logic > data_V_data_23_V_blk_n;
    sc_signal< sc_logic > data_V_data_24_V_blk_n;
    sc_signal< sc_logic > data_V_data_25_V_blk_n;
    sc_signal< sc_logic > data_V_data_26_V_blk_n;
    sc_signal< sc_logic > data_V_data_27_V_blk_n;
    sc_signal< sc_logic > data_V_data_28_V_blk_n;
    sc_signal< sc_logic > data_V_data_29_V_blk_n;
    sc_signal< sc_logic > data_V_data_30_V_blk_n;
    sc_signal< sc_logic > data_V_data_31_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_V_data_29_V_blk_n;
    sc_signal< sc_logic > res_V_data_30_V_blk_n;
    sc_signal< sc_logic > res_V_data_31_V_blk_n;
    sc_signal< sc_lv<16> > reg_1492;
    sc_signal< sc_logic > io_acc_block_signal_op17;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > io_acc_block_signal_op83;
    sc_signal< sc_logic > io_acc_block_signal_op149;
    sc_signal< sc_logic > io_acc_block_signal_op215;
    sc_signal< sc_logic > io_acc_block_signal_op281;
    sc_signal< sc_logic > io_acc_block_signal_op347;
    sc_signal< sc_logic > io_acc_block_signal_op413;
    sc_signal< sc_logic > io_acc_block_signal_op479;
    sc_signal< sc_logic > io_acc_block_signal_op545;
    sc_signal< sc_logic > io_acc_block_signal_op611;
    sc_signal< sc_logic > io_acc_block_signal_op677;
    sc_signal< sc_logic > io_acc_block_signal_op743;
    sc_signal< sc_logic > io_acc_block_signal_op809;
    sc_signal< sc_logic > io_acc_block_signal_op875;
    sc_signal< sc_logic > io_acc_block_signal_op941;
    sc_signal< sc_lv<16> > reg_1497;
    sc_signal< sc_lv<16> > reg_1502;
    sc_signal< sc_lv<16> > reg_1507;
    sc_signal< sc_lv<16> > reg_1512;
    sc_signal< sc_lv<16> > reg_1517;
    sc_signal< sc_lv<16> > reg_1522;
    sc_signal< sc_lv<16> > reg_1527;
    sc_signal< sc_lv<16> > reg_1532;
    sc_signal< sc_lv<16> > reg_1537;
    sc_signal< sc_lv<16> > reg_1542;
    sc_signal< sc_lv<16> > reg_1547;
    sc_signal< sc_lv<16> > reg_1552;
    sc_signal< sc_lv<16> > reg_1557;
    sc_signal< sc_lv<16> > reg_1562;
    sc_signal< sc_lv<16> > reg_1567;
    sc_signal< sc_lv<16> > reg_1572;
    sc_signal< sc_lv<16> > reg_1577;
    sc_signal< sc_lv<16> > reg_1582;
    sc_signal< sc_lv<16> > reg_1587;
    sc_signal< sc_lv<16> > reg_1592;
    sc_signal< sc_lv<16> > reg_1597;
    sc_signal< sc_lv<16> > reg_1602;
    sc_signal< sc_lv<16> > reg_1607;
    sc_signal< sc_lv<16> > reg_1612;
    sc_signal< sc_lv<16> > reg_1617;
    sc_signal< sc_lv<16> > reg_1622;
    sc_signal< sc_lv<16> > reg_1627;
    sc_signal< sc_lv<16> > reg_1632;
    sc_signal< sc_lv<16> > reg_1637;
    sc_signal< sc_lv<16> > reg_1642;
    sc_signal< sc_lv<16> > reg_1647;
    sc_signal< sc_logic > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_ready;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_0;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_1;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_2;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_3;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_4;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_5;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_6;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_7;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_8;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_9;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_10;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_11;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_12;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_13;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_14;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_15;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_16;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_17;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_18;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_19;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_20;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_21;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_22;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_23;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_24;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_25;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_26;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_27;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_28;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_29;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_30;
    sc_signal< sc_lv<16> > grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_ap_return_31;
    sc_signal< sc_logic > io_acc_block_signal_op1071;
    sc_signal< sc_logic > io_acc_block_signal_op1204;
    sc_signal< bool > ap_block_state16;
    sc_signal< sc_lv<12> > trunc_ln_fu_1652_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_1_fu_1667_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_2_fu_1682_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_3_fu_1697_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_4_fu_1712_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_5_fu_1727_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_6_fu_1742_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_7_fu_1757_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_8_fu_1772_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_9_fu_1787_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_s_fu_1802_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_10_fu_1817_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_11_fu_1832_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_12_fu_1847_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_13_fu_1862_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_14_fu_1877_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_15_fu_1892_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_16_fu_1907_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_17_fu_1922_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_18_fu_1937_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_19_fu_1952_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_20_fu_1967_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_21_fu_1982_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_22_fu_1997_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_23_fu_2012_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_24_fu_2027_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_25_fu_2042_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_26_fu_2057_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_27_fu_2072_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_28_fu_2087_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_29_fu_2102_p4;
    sc_signal< sc_lv<12> > trunc_ln1148_30_fu_2117_p4;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state1();
    void thread_ap_block_state16();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_10_V_blk_n();
    void thread_data_V_data_10_V_read();
    void thread_data_V_data_11_V_blk_n();
    void thread_data_V_data_11_V_read();
    void thread_data_V_data_12_V_blk_n();
    void thread_data_V_data_12_V_read();
    void thread_data_V_data_13_V_blk_n();
    void thread_data_V_data_13_V_read();
    void thread_data_V_data_14_V_blk_n();
    void thread_data_V_data_14_V_read();
    void thread_data_V_data_15_V_blk_n();
    void thread_data_V_data_15_V_read();
    void thread_data_V_data_16_V_blk_n();
    void thread_data_V_data_16_V_read();
    void thread_data_V_data_17_V_blk_n();
    void thread_data_V_data_17_V_read();
    void thread_data_V_data_18_V_blk_n();
    void thread_data_V_data_18_V_read();
    void thread_data_V_data_19_V_blk_n();
    void thread_data_V_data_19_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_20_V_blk_n();
    void thread_data_V_data_20_V_read();
    void thread_data_V_data_21_V_blk_n();
    void thread_data_V_data_21_V_read();
    void thread_data_V_data_22_V_blk_n();
    void thread_data_V_data_22_V_read();
    void thread_data_V_data_23_V_blk_n();
    void thread_data_V_data_23_V_read();
    void thread_data_V_data_24_V_blk_n();
    void thread_data_V_data_24_V_read();
    void thread_data_V_data_25_V_blk_n();
    void thread_data_V_data_25_V_read();
    void thread_data_V_data_26_V_blk_n();
    void thread_data_V_data_26_V_read();
    void thread_data_V_data_27_V_blk_n();
    void thread_data_V_data_27_V_read();
    void thread_data_V_data_28_V_blk_n();
    void thread_data_V_data_28_V_read();
    void thread_data_V_data_29_V_blk_n();
    void thread_data_V_data_29_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_30_V_blk_n();
    void thread_data_V_data_30_V_read();
    void thread_data_V_data_31_V_blk_n();
    void thread_data_V_data_31_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_0_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_10_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_11_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_12_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_13_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_14_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_15_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_16_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_17_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_18_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_19_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_1_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_20_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_21_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_22_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_23_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_24_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_25_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_26_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_27_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_28_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_29_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_2_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_30_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_31_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_3_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_4_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_5_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_6_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_7_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_8_V_read();
    void thread_grp_compute_global_pool_array_array_ap_fixed_16_6_5_3_0_32u_config12_s_fu_1104_data_window_9_V_read();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op1071();
    void thread_io_acc_block_signal_op1204();
    void thread_io_acc_block_signal_op149();
    void thread_io_acc_block_signal_op17();
    void thread_io_acc_block_signal_op215();
    void thread_io_acc_block_signal_op281();
    void thread_io_acc_block_signal_op347();
    void thread_io_acc_block_signal_op413();
    void thread_io_acc_block_signal_op479();
    void thread_io_acc_block_signal_op545();
    void thread_io_acc_block_signal_op611();
    void thread_io_acc_block_signal_op677();
    void thread_io_acc_block_signal_op743();
    void thread_io_acc_block_signal_op809();
    void thread_io_acc_block_signal_op83();
    void thread_io_acc_block_signal_op875();
    void thread_io_acc_block_signal_op941();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_10_V_blk_n();
    void thread_res_V_data_10_V_din();
    void thread_res_V_data_10_V_write();
    void thread_res_V_data_11_V_blk_n();
    void thread_res_V_data_11_V_din();
    void thread_res_V_data_11_V_write();
    void thread_res_V_data_12_V_blk_n();
    void thread_res_V_data_12_V_din();
    void thread_res_V_data_12_V_write();
    void thread_res_V_data_13_V_blk_n();
    void thread_res_V_data_13_V_din();
    void thread_res_V_data_13_V_write();
    void thread_res_V_data_14_V_blk_n();
    void thread_res_V_data_14_V_din();
    void thread_res_V_data_14_V_write();
    void thread_res_V_data_15_V_blk_n();
    void thread_res_V_data_15_V_din();
    void thread_res_V_data_15_V_write();
    void thread_res_V_data_16_V_blk_n();
    void thread_res_V_data_16_V_din();
    void thread_res_V_data_16_V_write();
    void thread_res_V_data_17_V_blk_n();
    void thread_res_V_data_17_V_din();
    void thread_res_V_data_17_V_write();
    void thread_res_V_data_18_V_blk_n();
    void thread_res_V_data_18_V_din();
    void thread_res_V_data_18_V_write();
    void thread_res_V_data_19_V_blk_n();
    void thread_res_V_data_19_V_din();
    void thread_res_V_data_19_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_20_V_blk_n();
    void thread_res_V_data_20_V_din();
    void thread_res_V_data_20_V_write();
    void thread_res_V_data_21_V_blk_n();
    void thread_res_V_data_21_V_din();
    void thread_res_V_data_21_V_write();
    void thread_res_V_data_22_V_blk_n();
    void thread_res_V_data_22_V_din();
    void thread_res_V_data_22_V_write();
    void thread_res_V_data_23_V_blk_n();
    void thread_res_V_data_23_V_din();
    void thread_res_V_data_23_V_write();
    void thread_res_V_data_24_V_blk_n();
    void thread_res_V_data_24_V_din();
    void thread_res_V_data_24_V_write();
    void thread_res_V_data_25_V_blk_n();
    void thread_res_V_data_25_V_din();
    void thread_res_V_data_25_V_write();
    void thread_res_V_data_26_V_blk_n();
    void thread_res_V_data_26_V_din();
    void thread_res_V_data_26_V_write();
    void thread_res_V_data_27_V_blk_n();
    void thread_res_V_data_27_V_din();
    void thread_res_V_data_27_V_write();
    void thread_res_V_data_28_V_blk_n();
    void thread_res_V_data_28_V_din();
    void thread_res_V_data_28_V_write();
    void thread_res_V_data_29_V_blk_n();
    void thread_res_V_data_29_V_din();
    void thread_res_V_data_29_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_30_V_blk_n();
    void thread_res_V_data_30_V_din();
    void thread_res_V_data_30_V_write();
    void thread_res_V_data_31_V_blk_n();
    void thread_res_V_data_31_V_din();
    void thread_res_V_data_31_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_res_V_data_8_V_blk_n();
    void thread_res_V_data_8_V_din();
    void thread_res_V_data_8_V_write();
    void thread_res_V_data_9_V_blk_n();
    void thread_res_V_data_9_V_din();
    void thread_res_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_trunc_ln1148_10_fu_1817_p4();
    void thread_trunc_ln1148_11_fu_1832_p4();
    void thread_trunc_ln1148_12_fu_1847_p4();
    void thread_trunc_ln1148_13_fu_1862_p4();
    void thread_trunc_ln1148_14_fu_1877_p4();
    void thread_trunc_ln1148_15_fu_1892_p4();
    void thread_trunc_ln1148_16_fu_1907_p4();
    void thread_trunc_ln1148_17_fu_1922_p4();
    void thread_trunc_ln1148_18_fu_1937_p4();
    void thread_trunc_ln1148_19_fu_1952_p4();
    void thread_trunc_ln1148_1_fu_1667_p4();
    void thread_trunc_ln1148_20_fu_1967_p4();
    void thread_trunc_ln1148_21_fu_1982_p4();
    void thread_trunc_ln1148_22_fu_1997_p4();
    void thread_trunc_ln1148_23_fu_2012_p4();
    void thread_trunc_ln1148_24_fu_2027_p4();
    void thread_trunc_ln1148_25_fu_2042_p4();
    void thread_trunc_ln1148_26_fu_2057_p4();
    void thread_trunc_ln1148_27_fu_2072_p4();
    void thread_trunc_ln1148_28_fu_2087_p4();
    void thread_trunc_ln1148_29_fu_2102_p4();
    void thread_trunc_ln1148_2_fu_1682_p4();
    void thread_trunc_ln1148_30_fu_2117_p4();
    void thread_trunc_ln1148_3_fu_1697_p4();
    void thread_trunc_ln1148_4_fu_1712_p4();
    void thread_trunc_ln1148_5_fu_1727_p4();
    void thread_trunc_ln1148_6_fu_1742_p4();
    void thread_trunc_ln1148_7_fu_1757_p4();
    void thread_trunc_ln1148_8_fu_1772_p4();
    void thread_trunc_ln1148_9_fu_1787_p4();
    void thread_trunc_ln1148_s_fu_1802_p4();
    void thread_trunc_ln_fu_1652_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
