// Seed: 4194326275
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
module module_0;
  logic id_1;
  logic id_2, id_3;
  type_10(
      id_2
  );
  assign id_3 = 1;
  assign id_1 = 1;
  logic id_4 = 1;
  integer id_5 = id_0, id_6;
  assign id_1 = 1'b0 == (1);
  logic id_7;
  assign id_6 = id_2;
endmodule
