
---------- Begin Simulation Statistics ----------
final_tick                                83156817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 361317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687800                       # Number of bytes of host memory used
host_op_rate                                   362026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.77                       # Real time elapsed on the host
host_tick_rate                              300459633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083157                       # Number of seconds simulated
sim_ticks                                 83156817500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616863                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095627                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103687                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728190                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              706                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478319                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.663136                       # CPI: cycles per instruction
system.cpu.discardedOps                        190749                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610594                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403387                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001610                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33785391                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601274                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166313635                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132528244                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106628                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        229822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       665237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1331735                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            307                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72914                       # Transaction distribution
system.membus.trans_dist::CleanEvict            33704                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85183                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       353026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 353026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25103104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25103104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123204                       # Request fanout histogram
system.membus.respLayer1.occupancy         1151990000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           841914500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            398323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       682833                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           89026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268175                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1996851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1998233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    163312256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              163420032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106925                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9332992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           773424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001276                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035700                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 772437     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    987      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             773424                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1886309500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1664897495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  120                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               543170                       # number of demand (read+write) hits
system.l2.demand_hits::total                   543290                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 120                       # number of overall hits
system.l2.overall_hits::.cpu.data              543170                       # number of overall hits
system.l2.overall_hits::total                  543290                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             122789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123209                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data            122789                       # number of overall misses
system.l2.overall_misses::total                123209                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36053500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11212979000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11249032500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36053500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11212979000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11249032500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           665959                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               666499                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          665959                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              666499                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.777778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.184379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184860                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.777778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.184379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184860                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85841.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91319.083957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91300.412308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85841.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91319.083957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91300.412308                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72914                       # number of writebacks
system.l2.writebacks::total                     72914                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        122784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       122784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123204                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9984776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10016629500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9984776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10016629500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.184372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.184372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75841.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81319.846234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81301.171228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75841.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81319.846234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81301.171228                       # average overall mshr miss latency
system.l2.replacements                         106925                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       609919                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           609919                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       609919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       609919                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            182993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                182993                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7935904000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7935904000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        268176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.317638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.317638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93163.002007                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93163.002007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7084074000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7084074000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.317638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.317638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83163.002007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83163.002007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36053500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.777778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85841.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85841.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31853500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31853500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75841.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75841.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        360177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            360177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37606                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3277075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3277075000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.094539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.094539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87142.344307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87142.344307                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2900702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2900702000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.094526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.094526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77144.278078                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77144.278078                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15944.528057                       # Cycle average of tags in use
system.l2.tags.total_refs                     1331051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.794435                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.564006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        50.979571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15856.984480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973177                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          618                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6521                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10771757                       # Number of tag accesses
system.l2.tags.data_accesses                 10771757                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       15716352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15770112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9332992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9332992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          122784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              123204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        72914                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              72914                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            646489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         188996555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             189643044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       646489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           646489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112233636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112233636                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112233636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           646489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        188996555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301876680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    145828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    245536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003483384500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8784                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8784                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              450269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72914                       # Number of write requests accepted
system.mem_ctrls.readBursts                    246408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145828                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9149                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4631252000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1231880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9250802000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18797.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37547.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   203285                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116163                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                246408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145828                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.158857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   220.118127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.955632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3469      4.77%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44551     61.27%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4512      6.21%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1666      2.29%     74.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1345      1.85%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1858      2.56%     78.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          791      1.09%     80.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          906      1.25%     81.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13615     18.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72713                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.046220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.307616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     61.465952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8754     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           26      0.30%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8784                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8784                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.598019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.568469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6357     72.37%     72.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               40      0.46%     72.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2152     24.50%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      0.58%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              170      1.94%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8784                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15768064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9331008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15770112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9332992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       189.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    189.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83156773000                       # Total gap between requests
system.mem_ctrls.avgGap                     424013.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     15714304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9331008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 646489.387355402345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 188971926.444876283407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112209777.628875717521                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       245568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       145828                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27111500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9223690500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1925153426500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32275.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37560.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13201534.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            257175660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136665540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           876991920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377933220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6563740560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17430698040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17253735360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42896940300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        515.855965                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  44658129250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2776540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  35722148250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262080840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139280295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           882132720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          383127120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6563740560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17665760910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17055787680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42951910125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.517003                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  44141829500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2776540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36238448000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050670                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050670                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050670                       # number of overall hits
system.cpu.icache.overall_hits::total         8050670                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38757000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38757000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38757000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38757000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71772.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71772.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71772.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71772.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38217000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38217000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70772.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70772.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70772.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70772.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050670                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050670                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38757000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38757000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71772.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71772.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38217000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70772.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70772.222222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.087780                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.648148                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.087780                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797218                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102960                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51349740                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51349740                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51350324                       # number of overall hits
system.cpu.dcache.overall_hits::total        51350324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       699955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         699955                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       707790                       # number of overall misses
system.cpu.dcache.overall_misses::total        707790                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20834496500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20834496500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20834496500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20834496500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52049695                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52049695                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52058114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52058114                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29765.479924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29765.479924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29435.985956                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29435.985956                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       609919                       # number of writebacks
system.cpu.dcache.writebacks::total            609919                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        37959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        37959                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        37959                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        37959                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       661996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       661996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       665959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       665959                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17693590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17693590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18030723000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18030723000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012719                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012719                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012793                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012793                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26727.638838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26727.638838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27074.824426                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27074.824426                       # average overall mshr miss latency
system.cpu.dcache.replacements                 664934                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40701256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40701256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       398347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        398347                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7983336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7983336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099603                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009692                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20041.160094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20041.160094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       393954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       393954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7392214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7392214000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009585                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18764.155206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18764.155206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10648484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10648484                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       301608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       301608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12851160500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12851160500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027544                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42608.818400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42608.818400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       268042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10301376000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10301376000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024479                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38431.947232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38431.947232                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          584                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           584                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7835                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7835                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.930633                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.930633                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3963                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    337133000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    337133000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.470721                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85070.148877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85070.148877                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.042931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016358                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            665958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.107565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.042931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52724148                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52724148                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83156817500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
