EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# STM32L010K4T6
#
DEF STM32L010K4T6 U 0 40 Y Y 1 L N
F0 "U" -600 1050 50 H V L BNN
F1 "STM32L010K4T6" -600 -1200 50 H V L BNN
F2 "QFP80P900X900X160-32N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "0.45" 0 0 50 H I L BNN "B_MAX"
F5 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F6 "" 0 0 50 H I L BNN "EMAX"
F7 "" 0 0 50 H I L BNN "IPC"
F8 "1.6" 0 0 50 H I L BNN "A_MAX"
F9 "" 0 0 50 H I L BNN "PACKAGE_TYPE"
F10 "9.2" 0 0 50 H I L BNN "D_MAX"
F11 "" 0 0 50 H I L BNN "BALL_COLUMNS"
F12 "9.0" 0 0 50 H I L BNN "D_NOM"
F13 "7.0" 0 0 50 H I L BNN "E1_NOM"
F14 "" 0 0 50 H I L BNN "THERMAL_PAD"
F15 "7.2" 0 0 50 H I L BNN "E1_MAX"
F16 "" 0 0 50 H I L BNN "EMIN"
F17 "8.0" 0 0 50 H I L BNN "PIN_COUNT_E"
F18 "" 0 0 50 H I L BNN "BODY_DIAMETER"
F19 "0.6" 0 0 50 H I L BNN "L_NOM"
F20 "8.0" 0 0 50 H I L BNN "PIN_COUNT_D"
F21 "0.75" 0 0 50 H I L BNN "L_MAX"
F22 "0.45" 0 0 50 H I L BNN "L_MIN"
F23 "" 0 0 50 H I L BNN "BALL_ROWS"
F24 "9.0" 0 0 50 H I L BNN "E_NOM"
F25 "6.8" 0 0 50 H I L BNN "D1_MIN"
F26 "" 0 0 50 H I L BNN "PINS"
F27 "" 0 0 50 H I L BNN "VACANCIES"
F28 "0.0" 0 0 50 H I L BNN "D2_NOM"
F29 "3" 0 0 50 H I L BNN "PARTREV"
F30 "8.8" 0 0 50 H I L BNN "E_MIN"
F31 "STMicroelectronics" 0 0 50 H I L BNN "MANUFACTURER"
F32 "0.0" 0 0 50 H I L BNN "E2_NOM"
F33 "7.0" 0 0 50 H I L BNN "D1_NOM"
F34 "6.8" 0 0 50 H I L BNN "E1_MIN"
F35 "0.8" 0 0 50 H I L BNN "ENOM"
F36 "8.8" 0 0 50 H I L BNN "D_MIN"
F37 "9.2" 0 0 50 H I L BNN "E_MAX"
F38 "0.375" 0 0 50 H I L BNN "B_NOM"
F39 "" 0 0 50 H I L BNN "SNAPEDA_PACKAGE_ID"
F40 "0.3" 0 0 50 H I L BNN "B_MIN"
F41 "7.2" 0 0 50 H I L BNN "D1_MAX"
F42 "" 0 0 50 H I L BNN "PIN_COLUMNS"
F43 "" 0 0 50 H I L BNN "JEDEC"
F44 "0.1" 0 0 50 H I L BNN "A1_MIN"
DRAW
S -600 -1100 600 1000 0 0 6 f
X PA0-CK_IN 6 -800 600 200 R 40 40 0 0 B 
X PA1 7 -800 500 200 R 40 40 0 0 B 
X PA2 8 -800 400 200 R 40 40 0 0 B 
X PA3 9 -800 300 200 R 40 40 0 0 B 
X PA4 10 -800 200 200 R 40 40 0 0 B 
X PA5 11 -800 100 200 R 40 40 0 0 B 
X PA6 12 -800 0 200 R 40 40 0 0 B 
X PA7 13 -800 -100 200 R 40 40 0 0 B 
X PA8 18 -800 -200 200 R 40 40 0 0 B 
X PA9 19 -800 -300 200 R 40 40 0 0 B 
X PA10 20 -800 -400 200 R 40 40 0 0 B 
X PA11 21 -800 -500 200 R 40 40 0 0 B 
X PA12 22 -800 -600 200 R 40 40 0 0 B 
X PA13 23 -800 -700 200 R 40 40 0 0 B 
X PA14 24 -800 -800 200 R 40 40 0 0 B 
X PA15 25 -800 -900 200 R 40 40 0 0 B 
X PB0 14 800 400 200 L 40 40 0 0 B 
X PB1 15 800 300 200 L 40 40 0 0 B 
X PB3 26 800 200 200 L 40 40 0 0 B 
X PB4 27 800 100 200 L 40 40 0 0 B 
X PB5 28 800 0 200 L 40 40 0 0 B 
X PB6 29 800 -100 200 L 40 40 0 0 B 
X PB7 30 800 -200 200 L 40 40 0 0 B 
X PB9-BOOT0 31 800 -300 200 L 40 40 0 0 I 
X PC14-OSC32_IN 2 800 -600 200 L 40 40 0 0 B 
X PC15-OSC32_OUT 3 800 -700 200 L 40 40 0 0 B 
X NRST 4 800 600 200 L 40 40 0 0 B 
X VDD 1 800 900 200 L 40 40 0 0 W 
X VDD 17 800 900 200 L 40 40 0 0 W 
X VSS 16 800 -1000 200 L 40 40 0 0 W 
X VSS 32 800 -1000 200 L 40 40 0 0 W 
X VDDA 5 800 800 200 L 40 40 0 0 W 
ENDDRAW
ENDDEF
#
# End Library