

================================================================
== Synthesis Summary Report of 'LinearContrastStretching'
================================================================
+ General Information: 
    * Date:           Tue Apr  9 20:00:52 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        vitis
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+------------+-----+
    |                        Modules                       | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |        |             |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP  |      FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+------------+-----+
    |+ LinearContrastStretching                            |     -|  0.00|        -|       -|         -|        -|     -|        no|  8 (2%)|  6 (2%)|  11655 (10%)|  8315 (15%)|    -|
    | + LinearContrastStretching_Pipeline_VITIS_LOOP_24_1  |     -|  0.00|        -|       -|         -|        -|     -|        no|       -|  6 (2%)|    9261 (8%)|  5987 (11%)|    -|
    |  o VITIS_LOOP_24_1                                   |     -|  7.30|        -|       -|        48|        1|     -|       yes|       -|       -|            -|           -|    -|
    +------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+--------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface       | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                 | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_image_in  | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_image_out | 32 -> 32   | 32            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | image_out_offset   | 0x10   | 32    | W      | Data signal of image_out_offset   |                                                                      |
| s_axi_control | image_in_offset    | 0x18   | 32    | W      | Data signal of image_in_offset    |                                                                      |
| s_axi_control | image_length       | 0x20   | 32    | W      | Data signal of image_length       |                                                                      |
| s_axi_control | low_threshold      | 0x28   | 32    | W      | Data signal of low_threshold      |                                                                      |
| s_axi_control | high_threshold     | 0x30   | 32    | W      | Data signal of high_threshold     |                                                                      |
| s_axi_control | low_new_threshold  | 0x38   | 32    | W      | Data signal of low_new_threshold  |                                                                      |
| s_axi_control | high_new_threshold | 0x40   | 32    | W      | Data signal of high_new_threshold |                                                                      |
| s_axi_control | max_value          | 0x48   | 32    | W      | Data signal of max_value          |                                                                      |
+---------------+--------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+-----------------------------+
| Argument           | Direction | Datatype                    |
+--------------------+-----------+-----------------------------+
| image_out          | out       | unsigned int* const         |
| image_in           | in        | unsigned int const * const  |
| image_length       | in        | unsigned int const          |
| low_threshold      | in        | unsigned int const          |
| high_threshold     | in        | unsigned int const          |
| low_new_threshold  | in        | unsigned int const          |
| high_new_threshold | in        | unsigned int const          |
| max_value          | in        | unsigned int const          |
+--------------------+-----------+-----------------------------+

* SW-to-HW Mapping
+--------------------+-----------------+-----------+----------+----------------------------------------------+
| Argument           | HW Interface    | HW Type   | HW Usage | HW Info                                      |
+--------------------+-----------------+-----------+----------+----------------------------------------------+
| image_out          | m_axi_image_out | interface |          |                                              |
| image_out          | s_axi_control   | interface | offset   |                                              |
| image_in           | m_axi_image_in  | interface |          |                                              |
| image_in           | s_axi_control   | interface | offset   |                                              |
| image_length       | s_axi_control   | register  |          | name=image_length offset=0x20 range=32       |
| low_threshold      | s_axi_control   | register  |          | name=low_threshold offset=0x28 range=32      |
| high_threshold     | s_axi_control   | register  |          | name=high_threshold offset=0x30 range=32     |
| low_new_threshold  | s_axi_control   | register  |          | name=low_new_threshold offset=0x38 range=32  |
| high_new_threshold | s_axi_control   | register  |          | name=high_new_threshold offset=0x40 range=32 |
| max_value          | s_axi_control   | register  |          | name=max_value offset=0x48 range=32          |
+--------------------+-----------------+-----------+----------+----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+----------------+-----------+----------+-------+-----------------+--------------------------------------------------------+
| HW Interface   | Direction | Length   | Width | Loop            | Loop Location                                          |
+----------------+-----------+----------+-------+-----------------+--------------------------------------------------------+
| m_axi_image_in | read      | variable | 32    | VITIS_LOOP_24_1 | vitis/solution/code/LinearContrastStretching.cpp:24:19 |
+----------------+-----------+----------+-------+-----------------+--------------------------------------------------------+

* All M_AXI Variable Accesses
+-----------------+-----------+--------------------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface    | Variable  | Access Location                                        | Direction | Burst Status | Length   | Loop            | Loop Location                                          | Resolution | Problem                                                                                               |
+-----------------+-----------+--------------------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_image_in  | image_in  | vitis/solution/code/LinearContrastStretching.cpp:26:13 | read      | Widen Fail   |          | VITIS_LOOP_24_1 | vitis/solution/code/LinearContrastStretching.cpp:24:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_image_in  | image_in  | vitis/solution/code/LinearContrastStretching.cpp:26:13 | read      | Inferred     | variable | VITIS_LOOP_24_1 | vitis/solution/code/LinearContrastStretching.cpp:24:19 |            |                                                                                                       |
| m_axi_image_out | image_out | vitis/solution/code/LinearContrastStretching.cpp:28:25 | write     | Fail         |          | VITIS_LOOP_24_1 | vitis/solution/code/LinearContrastStretching.cpp:24:19 | 214-232    | Access store is in the conditional branch                                                             |
+-----------------+-----------+--------------------------------------------------------+-----------+--------------+----------+-----------------+--------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + LinearContrastStretching                           | 6   |        |          |     |        |         |
|   sub12_fu_173_p2                                    | -   |        | sub12    | sub | fabric | 0       |
|   sub14_fu_178_p2                                    | -   |        | sub14    | sub | fabric | 0       |
|   sub22_fu_183_p2                                    | -   |        | sub22    | sub | fabric | 0       |
|   sub24_fu_188_p2                                    | -   |        | sub24    | sub | fabric | 0       |
|  + LinearContrastStretching_Pipeline_VITIS_LOOP_24_1 | 6   |        |          |     |        |         |
|    add_ln24_fu_232_p2                                | -   |        | add_ln24 | add | fabric | 0       |
|    add_ln26_fu_244_p2                                | -   |        | add_ln26 | add | fabric | 0       |
|    sub_ln36_fu_269_p2                                | -   |        | sub_ln36 | sub | fabric | 0       |
|    mul_32s_32s_32_2_1_U2                             | 3   |        | mul_ln36 | mul | auto   | 1       |
|    add_ln36_fu_291_p2                                | -   |        | add_ln36 | add | fabric | 0       |
|    sub_ln32_fu_273_p2                                | -   |        | sub_ln32 | sub | fabric | 0       |
|    mul_32s_32s_32_2_1_U2                             | 3   |        | mul_ln32 | mul | auto   | 1       |
|    add_ln32_fu_296_p2                                | -   |        | add_ln32 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U1                             | 3   |        | mul_ln28 | mul | auto   | 1       |
+------------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------+
| Type      | Options                                                         | Location                                                                        |
+-----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------+
| interface | mode = m_axi port = image_out bundle = image_out offset = slave | vitis/solution/code/LinearContrastStretching.cpp:14 in linearcontraststretching |
| interface | mode = m_axi port = image_in bundle = image_in offset = slave   | vitis/solution/code/LinearContrastStretching.cpp:15 in linearcontraststretching |
| interface | mode = s_axilite port = image_length                            | vitis/solution/code/LinearContrastStretching.cpp:16 in linearcontraststretching |
| interface | mode = s_axilite port = low_threshold                           | vitis/solution/code/LinearContrastStretching.cpp:17 in linearcontraststretching |
| interface | mode = s_axilite port = high_threshold                          | vitis/solution/code/LinearContrastStretching.cpp:18 in linearcontraststretching |
| interface | mode = s_axilite port = low_new_threshold                       | vitis/solution/code/LinearContrastStretching.cpp:19 in linearcontraststretching |
| interface | mode = s_axilite port = high_new_threshold                      | vitis/solution/code/LinearContrastStretching.cpp:20 in linearcontraststretching |
| interface | mode = s_axilite port = max_value                               | vitis/solution/code/LinearContrastStretching.cpp:21 in linearcontraststretching |
| interface | mode = s_axilite port = return                                  | vitis/solution/code/LinearContrastStretching.cpp:22 in linearcontraststretching |
+-----------+-----------------------------------------------------------------+---------------------------------------------------------------------------------+


