(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param13 = (~|(~|(!((8'ha4) >= (8'hac))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h35):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire [(2'h3):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire12;
  wire signed [(3'h7):(1'h0)] wire11;
  wire [(2'h2):(1'h0)] wire10;
  wire signed [(2'h2):(1'h0)] wire9;
  wire signed [(4'h8):(1'h0)] wire8;
  wire signed [(3'h5):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(4'ha):(1'h0)] wire5;
  wire signed [(3'h5):(1'h0)] wire4;
  assign y = {wire12,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 (1'h0)};
  assign wire4 = ((wire3 ?
                         ($unsigned(wire1) ?
                             (wire1 && wire3) : (wire1 * wire0)) : $signed($unsigned(wire0))) ?
                     $unsigned(($unsigned(wire3) ?
                         wire0 : (8'ha8))) : $unsigned(wire0));
  assign wire5 = ({$unsigned((~|(8'ha6)))} ?
                     wire1 : $unsigned(((wire4 <<< wire1) ?
                         wire2[(3'h4):(1'h1)] : (wire0 == wire4))));
  assign wire6 = $signed(wire4);
  assign wire7 = (&wire0[(1'h0):(1'h0)]);
  assign wire8 = $signed(wire5[(4'h8):(3'h5)]);
  assign wire9 = {wire0};
  assign wire10 = ($unsigned((|(|wire6))) >>> wire3);
  assign wire11 = wire0[(2'h3):(2'h2)];
  assign wire12 = (8'h9f);
endmodule