/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2017 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/*!
 * @file    pmu_pmgrgp100.c
 * @brief   Contains all PMGR routines specific to GP100.
 */

/* ------------------------- System Includes -------------------------------- */
#include "pmusw.h"

#include "dev_therm.h"
#include "dev_chiplet_pwr.h"
#include "dev_fbpa.h"
#include "dev_ltc.h"
#include "dev_xbar.h"
#include "dev_graphics_nobundle.h"

/* ------------------------- Application Includes --------------------------- */
#include "pmu_objpmu.h"
#include "pmu_objpmgr.h"

#include "config/g_pmgr_private.h"

/* ------------------------- Type Definitions ------------------------------- */
/* ------------------------- External Definitions --------------------------- */
/* ------------------------- Static Variables ------------------------------- */
/* ------------------------- Macros and Defines ----------------------------- */


/* ------------------------- Prototypes ------------------------------------- */
/* ------------------------- Public Functions  ------------------------------ */

/*!
 * Patch the BA weights. Bug 1969099
 */
FLCN_STATUS
pmgrPwrDeviceBaPatchBug1969099_GP100(void)
{
    REG_WR32(BAR0, LW_THERM_EVT_BA_W0_T1, 0x01000000);
    REG_WR32(BAR0, LW_THERM_EVT_BA_W1_T1, 0x01000000);
    REG_WR32(BAR0, LW_THERM_USE_A, 0x0050006E);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_GPCS_WEIGHT_6, 0x0000007F);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_GPCS_WEIGHT_7, 0x00000010);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_FBPS_WEIGHT_0, 0x00000000);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_FBPS_WEIGHT_1, 0x00000008);
    REG_WR32(BAR0, LW_THERM_WEIGHT_1, 0x00000000);
    REG_WR32(BAR0, LW_PFB_FBPA_FBIOBA_WT0, 0x00000000);
    REG_WR32(BAR0, LW_PFB_FBPA_FBIOBA_WT1, 0x00000000);
    REG_WR32(BAR0, LW_PFB_FBPA_FBIOBA_WT2, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_INDEX, 0x00010000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x0000003D);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000031);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PLTCG_LTCS_LTSS_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_XBAR_MXBAR_CS_PRI_SYS0_HXI_PREG_BA_WT1, 0x00000000);
    REG_WR32(BAR0, LW_XBAR_MXBAR_CS_PRI_SYS0_HXI_PREG_BA_WT2, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_CONTROL, 0x80000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x02E00048);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_QUAD_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_SFE_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_INDEX, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000710);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_TEX_M_BLK_ACT_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_A, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_B, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_C, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_D, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_E, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_CROP_BLK_ACT_F, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_PE_BLK_ACTIVITY_WEIGHTS_A, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_PE_BLK_ACTIVITY_WEIGHTS_B, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_PE_BLK_ACTIVITY_WEIGHTS_C, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_PPCS_PES_BLK_ACTIVITY_WEIGHTS_A, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_PPCS_PES_BLK_ACTIVITY_WEIGHTS_B, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_PPCS_PES_BLK_ACTIVITY_WEIGHTS_C, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_PPCS_PES_BLK_ACTIVITY_WEIGHTS_D, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_PPCS_PES_BLK_ACTIVITY_WEIGHTS_E, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_CONTROL, 0x80000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x07726400);
    REG_WR32(BAR0, LW_PGRAPH_PRI_GPCS_TPCS_SM_MIO_BA_DATA, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_ZROP_BLK_ACTIVITY_B, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_ZROP_BLK_ACTIVITY_C, 0x00000000);
    REG_WR32(BAR0, LW_PGRAPH_PRI_BES_ZROP_BLK_ACTIVITY_D, 0x00000000);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_GPCS_CONFIG_1, 0x00000101);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_FBPS_CONFIG_1, 0x00000101);
    REG_WR32(BAR0, LW_PCHIPLET_PWR_FBPS_CONFIG_2, 0x00000001);

    return FLCN_OK;
}

