============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 16:01:26 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.360850s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (64.3%)

RUN-1004 : used memory is 297 MB, reserved memory is 276 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 4 trigger nets, 4 data nets.
KIT-1004 : Chipwatcher code = 1000101010110011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=46) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=46) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=46)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=46)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=4,BUS_CTRL_NUM=24,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25666/14 useful/useless nets, 15039/12 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-1032 : 25513/8 useful/useless nets, 15282/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25497/16 useful/useless nets, 15270/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 221 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.258153s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (60.9%)

RUN-1004 : used memory is 306 MB, reserved memory is 282 MB, peak memory is 308 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 25671/2 useful/useless nets, 15444/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82250, tnet num: 17223, tinst num: 15443, tnode num: 96027, tedge num: 134354.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17223 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 113 (4.14), #lev = 5 (2.44)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 110 (4.26), #lev = 5 (2.39)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 333 instances into 110 LUTs, name keeping = 80%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 192 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.291571s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (64.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 286 MB, peak memory is 435 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.694199s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (62.6%)

RUN-1004 : used memory is 310 MB, reserved memory is 287 MB, peak memory is 435 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24865/1 useful/useless nets, 14570/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (109 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14570 instances
RUN-0007 : 8720 luts, 2804 seqs, 1939 mslices, 980 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 24865 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 14533 nets have 2 pins
RUN-1001 : 8863 nets have [3 - 5] pins
RUN-1001 : 818 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 214 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1334     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     439     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14568 instances, 8720 luts, 2804 seqs, 2919 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80405, tnet num: 16415, tinst num: 14568, tnode num: 93264, tedge num: 131762.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.222701s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (63.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.34767e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14568.
PHY-3001 : Level 1 #clusters 1933.
PHY-3001 : End clustering;  0.119873s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (65.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14093e+06, overlap = 788.344
PHY-3002 : Step(2): len = 1.02452e+06, overlap = 879.438
PHY-3002 : Step(3): len = 697579, overlap = 1154.78
PHY-3002 : Step(4): len = 601991, overlap = 1247.62
PHY-3002 : Step(5): len = 480302, overlap = 1393.62
PHY-3002 : Step(6): len = 402737, overlap = 1512.56
PHY-3002 : Step(7): len = 329332, overlap = 1618.12
PHY-3002 : Step(8): len = 285006, overlap = 1671.66
PHY-3002 : Step(9): len = 236564, overlap = 1708.28
PHY-3002 : Step(10): len = 212713, overlap = 1757.03
PHY-3002 : Step(11): len = 182202, overlap = 1806.56
PHY-3002 : Step(12): len = 165407, overlap = 1820.12
PHY-3002 : Step(13): len = 146137, overlap = 1817.16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66229e-07
PHY-3002 : Step(14): len = 150506, overlap = 1827.59
PHY-3002 : Step(15): len = 167218, overlap = 1824.19
PHY-3002 : Step(16): len = 157005, overlap = 1807.97
PHY-3002 : Step(17): len = 160279, overlap = 1756.84
PHY-3002 : Step(18): len = 145768, overlap = 1779.62
PHY-3002 : Step(19): len = 146952, overlap = 1777.94
PHY-3002 : Step(20): len = 139514, overlap = 1802.44
PHY-3002 : Step(21): len = 139472, overlap = 1796.75
PHY-3002 : Step(22): len = 131235, overlap = 1803.62
PHY-3002 : Step(23): len = 132206, overlap = 1824.25
PHY-3002 : Step(24): len = 129961, overlap = 1802.75
PHY-3002 : Step(25): len = 131276, overlap = 1781.28
PHY-3002 : Step(26): len = 126874, overlap = 1788.72
PHY-3002 : Step(27): len = 126556, overlap = 1789.72
PHY-3002 : Step(28): len = 123567, overlap = 1789.84
PHY-3002 : Step(29): len = 124526, overlap = 1780.94
PHY-3002 : Step(30): len = 123590, overlap = 1768.41
PHY-3002 : Step(31): len = 124126, overlap = 1734.78
PHY-3002 : Step(32): len = 123631, overlap = 1733.97
PHY-3002 : Step(33): len = 122271, overlap = 1731.53
PHY-3002 : Step(34): len = 121039, overlap = 1747.56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32458e-07
PHY-3002 : Step(35): len = 129589, overlap = 1733.66
PHY-3002 : Step(36): len = 144071, overlap = 1676.41
PHY-3002 : Step(37): len = 147046, overlap = 1625.28
PHY-3002 : Step(38): len = 149769, overlap = 1623.59
PHY-3002 : Step(39): len = 147611, overlap = 1623.62
PHY-3002 : Step(40): len = 148968, overlap = 1619
PHY-3002 : Step(41): len = 146373, overlap = 1609.19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46492e-06
PHY-3002 : Step(42): len = 166766, overlap = 1552.06
PHY-3002 : Step(43): len = 179741, overlap = 1555.62
PHY-3002 : Step(44): len = 182317, overlap = 1511.06
PHY-3002 : Step(45): len = 185831, overlap = 1503.38
PHY-3002 : Step(46): len = 184585, overlap = 1476.22
PHY-3002 : Step(47): len = 186430, overlap = 1491.53
PHY-3002 : Step(48): len = 181784, overlap = 1484.47
PHY-3002 : Step(49): len = 180252, overlap = 1457.84
PHY-3002 : Step(50): len = 179280, overlap = 1409.16
PHY-3002 : Step(51): len = 180380, overlap = 1400.31
PHY-3002 : Step(52): len = 179386, overlap = 1390.16
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.92983e-06
PHY-3002 : Step(53): len = 197559, overlap = 1392.53
PHY-3002 : Step(54): len = 207884, overlap = 1318.84
PHY-3002 : Step(55): len = 211278, overlap = 1307.19
PHY-3002 : Step(56): len = 213884, overlap = 1275.72
PHY-3002 : Step(57): len = 213931, overlap = 1256.03
PHY-3002 : Step(58): len = 214407, overlap = 1291.94
PHY-3002 : Step(59): len = 210112, overlap = 1336.81
PHY-3002 : Step(60): len = 209912, overlap = 1350.06
PHY-3002 : Step(61): len = 208870, overlap = 1305.88
PHY-3002 : Step(62): len = 210021, overlap = 1313.41
PHY-3002 : Step(63): len = 206215, overlap = 1343.12
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.85966e-06
PHY-3002 : Step(64): len = 222206, overlap = 1198.78
PHY-3002 : Step(65): len = 232351, overlap = 1197.59
PHY-3002 : Step(66): len = 234155, overlap = 1251.12
PHY-3002 : Step(67): len = 236859, overlap = 1236.81
PHY-3002 : Step(68): len = 240486, overlap = 1246.78
PHY-3002 : Step(69): len = 242477, overlap = 1257.94
PHY-3002 : Step(70): len = 240163, overlap = 1249.34
PHY-3002 : Step(71): len = 239934, overlap = 1246.31
PHY-3002 : Step(72): len = 239415, overlap = 1234.16
PHY-3002 : Step(73): len = 239958, overlap = 1224.47
PHY-3002 : Step(74): len = 238264, overlap = 1234.66
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.17193e-05
PHY-3002 : Step(75): len = 251270, overlap = 1214.84
PHY-3002 : Step(76): len = 263994, overlap = 1125.31
PHY-3002 : Step(77): len = 268407, overlap = 1098.88
PHY-3002 : Step(78): len = 271485, overlap = 1114.28
PHY-3002 : Step(79): len = 275036, overlap = 1114.78
PHY-3002 : Step(80): len = 277013, overlap = 1116.91
PHY-3002 : Step(81): len = 275838, overlap = 1098.62
PHY-3002 : Step(82): len = 276948, overlap = 1081.25
PHY-3002 : Step(83): len = 277608, overlap = 1088.19
PHY-3002 : Step(84): len = 279461, overlap = 1068
PHY-3002 : Step(85): len = 277963, overlap = 1075.34
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.30714e-05
PHY-3002 : Step(86): len = 291045, overlap = 1062.44
PHY-3002 : Step(87): len = 304395, overlap = 968.438
PHY-3002 : Step(88): len = 310165, overlap = 944.375
PHY-3002 : Step(89): len = 313330, overlap = 883.344
PHY-3002 : Step(90): len = 316231, overlap = 851.562
PHY-3002 : Step(91): len = 318472, overlap = 831.812
PHY-3002 : Step(92): len = 316672, overlap = 844.875
PHY-3002 : Step(93): len = 316641, overlap = 882.469
PHY-3002 : Step(94): len = 317415, overlap = 847.844
PHY-3002 : Step(95): len = 319167, overlap = 874.031
PHY-3002 : Step(96): len = 317973, overlap = 869.75
PHY-3002 : Step(97): len = 318000, overlap = 883.75
PHY-3002 : Step(98): len = 317594, overlap = 885.281
PHY-3002 : Step(99): len = 317679, overlap = 894.031
PHY-3002 : Step(100): len = 316321, overlap = 893.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.61428e-05
PHY-3002 : Step(101): len = 328577, overlap = 849.344
PHY-3002 : Step(102): len = 336940, overlap = 815.062
PHY-3002 : Step(103): len = 338082, overlap = 826.625
PHY-3002 : Step(104): len = 339134, overlap = 799.969
PHY-3002 : Step(105): len = 341384, overlap = 748.375
PHY-3002 : Step(106): len = 343018, overlap = 722.094
PHY-3002 : Step(107): len = 342455, overlap = 708.438
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 9.22855e-05
PHY-3002 : Step(108): len = 352044, overlap = 676.656
PHY-3002 : Step(109): len = 358802, overlap = 655.312
PHY-3002 : Step(110): len = 360950, overlap = 629.75
PHY-3002 : Step(111): len = 361899, overlap = 613.688
PHY-3002 : Step(112): len = 363048, overlap = 595.625
PHY-3002 : Step(113): len = 364295, overlap = 589.281
PHY-3002 : Step(114): len = 364677, overlap = 579.094
PHY-3002 : Step(115): len = 365661, overlap = 587.344
PHY-3002 : Step(116): len = 366256, overlap = 588.625
PHY-3002 : Step(117): len = 366649, overlap = 602.469
PHY-3002 : Step(118): len = 366347, overlap = 617.406
PHY-3002 : Step(119): len = 366903, overlap = 632.938
PHY-3002 : Step(120): len = 367786, overlap = 637.656
PHY-3002 : Step(121): len = 368244, overlap = 636.438
PHY-3002 : Step(122): len = 366975, overlap = 643.438
PHY-3002 : Step(123): len = 366390, overlap = 642
PHY-3002 : Step(124): len = 366068, overlap = 656.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000184571
PHY-3002 : Step(125): len = 373996, overlap = 614.469
PHY-3002 : Step(126): len = 377664, overlap = 596.125
PHY-3002 : Step(127): len = 378500, overlap = 581.938
PHY-3002 : Step(128): len = 379431, overlap = 578.406
PHY-3002 : Step(129): len = 381729, overlap = 580.094
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000338792
PHY-3002 : Step(130): len = 385678, overlap = 566.344
PHY-3002 : Step(131): len = 388974, overlap = 557.625
PHY-3002 : Step(132): len = 391157, overlap = 524.5
PHY-3002 : Step(133): len = 393322, overlap = 520.25
PHY-3002 : Step(134): len = 395651, overlap = 506.281
PHY-3002 : Step(135): len = 396945, overlap = 503.125
PHY-3002 : Step(136): len = 396949, overlap = 500
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000636158
PHY-3002 : Step(137): len = 399142, overlap = 486.062
PHY-3002 : Step(138): len = 401346, overlap = 466.094
PHY-3002 : Step(139): len = 402251, overlap = 460.406
PHY-3002 : Step(140): len = 403337, overlap = 461.938
PHY-3002 : Step(141): len = 404517, overlap = 454.875
PHY-3002 : Step(142): len = 405457, overlap = 448.469
PHY-3002 : Step(143): len = 405701, overlap = 438.469
PHY-3002 : Step(144): len = 406104, overlap = 432.344
PHY-3002 : Step(145): len = 406867, overlap = 436.281
PHY-3002 : Step(146): len = 407412, overlap = 436.812
PHY-3002 : Step(147): len = 407296, overlap = 434.094
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00105699
PHY-3002 : Step(148): len = 408510, overlap = 422.312
PHY-3002 : Step(149): len = 409977, overlap = 420.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016702s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580840, over cnt = 1740(4%), over = 14969, worst = 154
PHY-1001 : End global iterations;  0.386497s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (48.5%)

PHY-1001 : Congestion index: top1 = 122.80, top5 = 89.66, top10 = 73.08, top15 = 62.81.
PHY-3001 : End congestion estimation;  0.627683s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (57.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.380660s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.45281e-05
PHY-3002 : Step(150): len = 450457, overlap = 380.625
PHY-3002 : Step(151): len = 445027, overlap = 354.344
PHY-3002 : Step(152): len = 442641, overlap = 314.125
PHY-3002 : Step(153): len = 432558, overlap = 321.094
PHY-3002 : Step(154): len = 432453, overlap = 309.688
PHY-3002 : Step(155): len = 421959, overlap = 291.844
PHY-3002 : Step(156): len = 421540, overlap = 274
PHY-3002 : Step(157): len = 413247, overlap = 279.688
PHY-3002 : Step(158): len = 413011, overlap = 280.281
PHY-3002 : Step(159): len = 408568, overlap = 276.344
PHY-3002 : Step(160): len = 408260, overlap = 278.188
PHY-3002 : Step(161): len = 408443, overlap = 280.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000109056
PHY-3002 : Step(162): len = 414529, overlap = 273.125
PHY-3002 : Step(163): len = 416114, overlap = 270.938
PHY-3002 : Step(164): len = 424415, overlap = 245.781
PHY-3002 : Step(165): len = 426957, overlap = 243.406
PHY-3002 : Step(166): len = 432746, overlap = 223.781
PHY-3002 : Step(167): len = 435028, overlap = 226.062
PHY-3002 : Step(168): len = 434315, overlap = 239.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000218112
PHY-3002 : Step(169): len = 434357, overlap = 227.312
PHY-3002 : Step(170): len = 434698, overlap = 230.125
PHY-3002 : Step(171): len = 435376, overlap = 243.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000436225
PHY-3002 : Step(172): len = 438401, overlap = 226.219
PHY-3002 : Step(173): len = 443941, overlap = 236.438
PHY-3002 : Step(174): len = 450361, overlap = 242.25
PHY-3002 : Step(175): len = 457109, overlap = 250.188
PHY-3002 : Step(176): len = 458873, overlap = 251.406
PHY-3002 : Step(177): len = 458764, overlap = 250
PHY-3002 : Step(178): len = 457857, overlap = 251.75
PHY-3002 : Step(179): len = 456467, overlap = 258.219
PHY-3002 : Step(180): len = 454985, overlap = 270.312
PHY-3002 : Step(181): len = 453132, overlap = 261.656
PHY-3002 : Step(182): len = 450707, overlap = 264.969
PHY-3002 : Step(183): len = 447906, overlap = 270.062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000759208
PHY-3002 : Step(184): len = 448442, overlap = 266.375
PHY-3002 : Step(185): len = 449108, overlap = 268.219
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588256, over cnt = 2248(6%), over = 15697, worst = 179
PHY-1001 : End global iterations;  0.490330s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.7%)

PHY-1001 : Congestion index: top1 = 128.06, top5 = 84.69, top10 = 69.17, top15 = 60.79.
PHY-3001 : End congestion estimation;  0.735710s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (63.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.378136s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25233e-05
PHY-3002 : Step(186): len = 454370, overlap = 699.781
PHY-3002 : Step(187): len = 459896, overlap = 561.844
PHY-3002 : Step(188): len = 444687, overlap = 502.688
PHY-3002 : Step(189): len = 434568, overlap = 471.75
PHY-3002 : Step(190): len = 428474, overlap = 448.969
PHY-3002 : Step(191): len = 423410, overlap = 459.406
PHY-3002 : Step(192): len = 408465, overlap = 458.969
PHY-3002 : Step(193): len = 403588, overlap = 466.344
PHY-3002 : Step(194): len = 400375, overlap = 465.656
PHY-3002 : Step(195): len = 395870, overlap = 476.125
PHY-3002 : Step(196): len = 394310, overlap = 486.156
PHY-3002 : Step(197): len = 391606, overlap = 495.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50466e-05
PHY-3002 : Step(198): len = 397938, overlap = 458.188
PHY-3002 : Step(199): len = 403185, overlap = 442.531
PHY-3002 : Step(200): len = 409354, overlap = 433.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130093
PHY-3002 : Step(201): len = 410559, overlap = 431.312
PHY-3002 : Step(202): len = 412856, overlap = 413.688
PHY-3002 : Step(203): len = 420494, overlap = 386.031
PHY-3002 : Step(204): len = 424178, overlap = 360.562
PHY-3002 : Step(205): len = 424831, overlap = 359.406
PHY-3002 : Step(206): len = 424901, overlap = 361.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260186
PHY-3002 : Step(207): len = 426632, overlap = 349.969
PHY-3002 : Step(208): len = 427658, overlap = 355.5
PHY-3002 : Step(209): len = 430383, overlap = 343.562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80405, tnet num: 16415, tinst num: 14568, tnode num: 93264, tedge num: 131762.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.008302s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (65.1%)

RUN-1004 : used memory is 536 MB, reserved memory is 519 MB, peak memory is 574 MB
OPT-1001 : Total overflow 915.94 peak overflow 8.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 497/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600808, over cnt = 2910(8%), over = 15247, worst = 70
PHY-1001 : End global iterations;  0.716375s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (78.5%)

PHY-1001 : Congestion index: top1 = 76.85, top5 = 63.97, top10 = 57.14, top15 = 52.73.
PHY-1001 : End incremental global routing;  0.919936s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (74.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.481890s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.691282s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (69.3%)

OPT-1001 : Current memory(MB): used = 555, reserve = 538, peak = 574.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15656/24865.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600808, over cnt = 2910(8%), over = 15247, worst = 70
PHY-1002 : len = 710832, over cnt = 2655(7%), over = 8379, worst = 44
PHY-1002 : len = 826344, over cnt = 1117(3%), over = 1960, worst = 42
PHY-1002 : len = 849000, over cnt = 543(1%), over = 966, worst = 26
PHY-1002 : len = 877056, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  1.455849s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (84.8%)

PHY-1001 : Congestion index: top1 = 64.07, top5 = 56.93, top10 = 53.27, top15 = 50.61.
OPT-1001 : End congestion update;  1.687782s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (79.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16415 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.308307s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (71.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.996288s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (78.3%)

OPT-1001 : Current memory(MB): used = 562, reserve = 545, peak = 574.
OPT-1001 : End physical optimization;  4.837826s wall, 3.453125s user + 0.046875s system = 3.500000s CPU (72.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8720 LUT to BLE ...
SYN-4008 : Packed 8720 LUT and 1241 SEQ to BLE.
SYN-4003 : Packing 1563 remaining SEQ's ...
SYN-4005 : Packed 1324 SEQ with LUT/SLICE
SYN-4006 : 6253 single LUT's are left
SYN-4006 : 239 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8959/12547 primitive instances ...
PHY-3001 : End packing;  0.600918s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (88.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7782 instances
RUN-1001 : 3828 mslices, 3827 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23811 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13231 nets have 2 pins
RUN-1001 : 9020 nets have [3 - 5] pins
RUN-1001 : 885 nets have [6 - 10] pins
RUN-1001 : 346 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7780 instances, 7655 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 439717, Over = 460.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11481/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 823600, over cnt = 2170(6%), over = 3569, worst = 12
PHY-1002 : len = 823888, over cnt = 1610(4%), over = 2245, worst = 5
PHY-1002 : len = 841192, over cnt = 712(2%), over = 877, worst = 5
PHY-1002 : len = 854928, over cnt = 178(0%), over = 188, worst = 2
PHY-1002 : len = 864680, over cnt = 6(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  1.493068s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (55.5%)

PHY-1001 : Congestion index: top1 = 62.52, top5 = 56.38, top10 = 52.66, top15 = 50.05.
PHY-3001 : End congestion estimation;  1.786920s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (57.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77469, tnet num: 15361, tinst num: 7780, tnode num: 88231, tedge num: 129501.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211145s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (63.2%)

RUN-1004 : used memory is 592 MB, reserved memory is 577 MB, peak memory is 592 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.666653s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33389e-05
PHY-3002 : Step(210): len = 428400, overlap = 462.25
PHY-3002 : Step(211): len = 426477, overlap = 473.75
PHY-3002 : Step(212): len = 420574, overlap = 484.5
PHY-3002 : Step(213): len = 419540, overlap = 488.5
PHY-3002 : Step(214): len = 413413, overlap = 512
PHY-3002 : Step(215): len = 408678, overlap = 528.25
PHY-3002 : Step(216): len = 405516, overlap = 543.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66777e-05
PHY-3002 : Step(217): len = 413237, overlap = 525.25
PHY-3002 : Step(218): len = 416898, overlap = 509.75
PHY-3002 : Step(219): len = 421553, overlap = 489
PHY-3002 : Step(220): len = 422752, overlap = 482.25
PHY-3002 : Step(221): len = 423744, overlap = 483.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33555e-05
PHY-3002 : Step(222): len = 438090, overlap = 460.75
PHY-3002 : Step(223): len = 442421, overlap = 451.5
PHY-3002 : Step(224): len = 445584, overlap = 442.25
PHY-3002 : Step(225): len = 446625, overlap = 436.5
PHY-3002 : Step(226): len = 448103, overlap = 433.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000106711
PHY-3002 : Step(227): len = 460804, overlap = 403.5
PHY-3002 : Step(228): len = 469114, overlap = 392.5
PHY-3002 : Step(229): len = 480171, overlap = 370.25
PHY-3002 : Step(230): len = 478487, overlap = 362
PHY-3002 : Step(231): len = 477502, overlap = 362.5
PHY-3002 : Step(232): len = 475721, overlap = 362.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000191326
PHY-3002 : Step(233): len = 485903, overlap = 354.5
PHY-3002 : Step(234): len = 493362, overlap = 353.75
PHY-3002 : Step(235): len = 498893, overlap = 349.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000382651
PHY-3002 : Step(236): len = 504411, overlap = 349.75
PHY-3002 : Step(237): len = 516465, overlap = 340.25
PHY-3002 : Step(238): len = 521877, overlap = 335.5
PHY-3002 : Step(239): len = 524291, overlap = 329
PHY-3002 : Step(240): len = 526995, overlap = 327
PHY-3002 : Step(241): len = 528897, overlap = 313.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.630041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 623696
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 361/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 855856, over cnt = 3390(9%), over = 6138, worst = 7
PHY-1002 : len = 882880, over cnt = 2127(6%), over = 3211, worst = 7
PHY-1002 : len = 902432, over cnt = 1158(3%), over = 1740, worst = 7
PHY-1002 : len = 922576, over cnt = 406(1%), over = 616, worst = 6
PHY-1002 : len = 930952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.415338s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (76.3%)

PHY-1001 : Congestion index: top1 = 60.88, top5 = 54.93, top10 = 51.69, top15 = 49.18.
PHY-3001 : End congestion estimation;  2.760306s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (73.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.453019s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.78372e-05
PHY-3002 : Step(242): len = 551590, overlap = 121.25
PHY-3002 : Step(243): len = 524156, overlap = 173
PHY-3002 : Step(244): len = 516772, overlap = 184
PHY-3002 : Step(245): len = 513784, overlap = 198.75
PHY-3002 : Step(246): len = 509804, overlap = 200.5
PHY-3002 : Step(247): len = 508257, overlap = 205.5
PHY-3002 : Step(248): len = 507495, overlap = 202.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000190893
PHY-3002 : Step(249): len = 516047, overlap = 198.75
PHY-3002 : Step(250): len = 522202, overlap = 195.75
PHY-3002 : Step(251): len = 527105, overlap = 188.25
PHY-3002 : Step(252): len = 529220, overlap = 184.75
PHY-3002 : Step(253): len = 529814, overlap = 185
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000377073
PHY-3002 : Step(254): len = 537311, overlap = 177.5
PHY-3002 : Step(255): len = 547273, overlap = 167.5
PHY-3002 : Step(256): len = 556454, overlap = 158.75
PHY-3002 : Step(257): len = 558053, overlap = 159.25
PHY-3002 : Step(258): len = 558366, overlap = 160
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017465s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 593606, Over = 0
PHY-3001 : Spreading special nets. 58 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047887s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (32.6%)

PHY-3001 : 89 instances has been re-located, deltaX = 37, deltaY = 46, maxDist = 2.
PHY-3001 : Final: Len = 595126, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77469, tnet num: 15361, tinst num: 7780, tnode num: 88231, tedge num: 129501.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.330868s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (57.5%)

RUN-1004 : used memory is 590 MB, reserved memory is 578 MB, peak memory is 620 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3523/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 847056, over cnt = 3232(9%), over = 5561, worst = 7
PHY-1002 : len = 868272, over cnt = 1892(5%), over = 2748, worst = 7
PHY-1002 : len = 887104, over cnt = 853(2%), over = 1186, worst = 7
PHY-1002 : len = 900216, over cnt = 332(0%), over = 477, worst = 6
PHY-1002 : len = 907144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.304429s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 59.20, top5 = 53.98, top10 = 50.56, top15 = 48.11.
PHY-1001 : End incremental global routing;  2.610092s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (61.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458271s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.404829s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (58.3%)

OPT-1001 : Current memory(MB): used = 601, reserve = 588, peak = 620.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14336/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 907144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.125317s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.9%)

PHY-1001 : Congestion index: top1 = 59.20, top5 = 53.98, top10 = 50.56, top15 = 48.11.
OPT-1001 : End congestion update;  0.441791s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331908s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (56.5%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.773819s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (44.4%)

OPT-1001 : Current memory(MB): used = 606, reserve = 594, peak = 620.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.317090s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (73.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14336/23811.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 907144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130351s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.9%)

PHY-1001 : Congestion index: top1 = 59.20, top5 = 53.98, top10 = 50.56, top15 = 48.11.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331116s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.827586
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.740860s wall, 3.843750s user + 0.015625s system = 3.859375s CPU (57.3%)

RUN-1003 : finish command "place" in  31.832925s wall, 16.031250s user + 0.734375s system = 16.765625s CPU (52.7%)

RUN-1004 : used memory is 537 MB, reserved memory is 521 MB, peak memory is 620 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.379068s wall, 1.500000s user + 0.015625s system = 1.515625s CPU (109.9%)

RUN-1004 : used memory is 538 MB, reserved memory is 522 MB, peak memory is 620 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7782 instances
RUN-1001 : 3828 mslices, 3827 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23811 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13231 nets have 2 pins
RUN-1001 : 9020 nets have [3 - 5] pins
RUN-1001 : 885 nets have [6 - 10] pins
RUN-1001 : 346 nets have [11 - 20] pins
RUN-1001 : 221 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77469, tnet num: 15361, tinst num: 7780, tnode num: 88231, tedge num: 129501.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.226350s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (51.0%)

RUN-1004 : used memory is 556 MB, reserved memory is 542 MB, peak memory is 620 MB
PHY-1001 : 3828 mslices, 3827 lslices, 101 pads, 17 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 819800, over cnt = 3358(9%), over = 6058, worst = 7
PHY-1002 : len = 849768, over cnt = 1959(5%), over = 2845, worst = 7
PHY-1002 : len = 866368, over cnt = 1090(3%), over = 1537, worst = 7
PHY-1002 : len = 890368, over cnt = 45(0%), over = 61, worst = 4
PHY-1002 : len = 891360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.218642s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (68.3%)

PHY-1001 : Congestion index: top1 = 58.69, top5 = 53.16, top10 = 49.70, top15 = 47.23.
PHY-1001 : End global routing;  2.550384s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (64.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 613, reserve = 603, peak = 620.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 886, reserve = 878, peak = 886.
PHY-1001 : End build detailed router design. 3.023803s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (43.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.555049s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (47.2%)

PHY-1001 : Current memory(MB): used = 921, reserve = 913, peak = 921.
PHY-1001 : End phase 1; 1.560686s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (47.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.82462e+06, over cnt = 2729(0%), over = 2749, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 935, reserve = 928, peak = 935.
PHY-1001 : End initial routed; 23.308883s wall, 14.843750s user + 0.234375s system = 15.078125s CPU (64.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.062206s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (48.5%)

PHY-1001 : Current memory(MB): used = 954, reserve = 947, peak = 954.
PHY-1001 : End phase 2; 25.371155s wall, 15.828125s user + 0.250000s system = 16.078125s CPU (63.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.82462e+06, over cnt = 2729(0%), over = 2749, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.091252s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.72899e+06, over cnt = 1290(0%), over = 1294, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.396721s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (101.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71191e+06, over cnt = 417(0%), over = 419, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.127226s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (87.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.71387e+06, over cnt = 119(0%), over = 119, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.635721s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (59.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.7165e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.448178s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (66.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.71704e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.340412s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (59.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.71737e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.251338s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.71745e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 7; 0.160139s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14770(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.037543s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (59.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 638 feed throughs used by 361 nets
PHY-1001 : End commit to database; 1.787200s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (65.6%)

PHY-1001 : Current memory(MB): used = 1048, reserve = 1044, peak = 1048.
PHY-1001 : End phase 3; 9.505281s wall, 7.093750s user + 0.015625s system = 7.109375s CPU (74.8%)

PHY-1003 : Routed, final wirelength = 2.71745e+06
PHY-1001 : Current memory(MB): used = 1052, reserve = 1049, peak = 1052.
PHY-1001 : End export database. 0.056808s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.5%)

PHY-1001 : End detail routing;  39.843263s wall, 25.187500s user + 0.265625s system = 25.453125s CPU (63.9%)

RUN-1003 : finish command "route" in  44.219547s wall, 27.718750s user + 0.281250s system = 28.000000s CPU (63.3%)

RUN-1004 : used memory is 987 MB, reserved memory is 986 MB, peak memory is 1052 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14921   out of  19600   76.13%
#reg                     2896   out of  19600   14.78%
#le                     15156
  #lut only             12260   out of  15156   80.89%
  #reg only               235   out of  15156    1.55%
  #lut&reg               2661   out of  15156   17.56%
#dsp                        3   out of     29   10.34%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2134
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    245
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    176
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        config_inst_syn_9                        GCLK               config             config_inst.jtck               64
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15156  |14306   |615     |2912    |17      |3       |
|  ISP                               |AHBISP                                      |8202   |7899    |220     |611     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7632   |7528    |76      |274     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1785   |1779    |6       |25      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1774   |1768    |6       |24      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1776   |1770    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |46     |40      |6       |30      |2       |0       |
|    u_demosaic                      |demosaic                                    |450    |263     |132     |259     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |123    |61      |29      |82      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |74     |35      |27      |46      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |95     |58      |33      |62      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |136    |99      |35      |59      |0       |0       |
|    u_gamma                         |gamma                                       |28     |28      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |8      |8       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |10     |10      |0       |3       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |8      |8       |0       |1       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |12      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |36     |36      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |6      |6       |0       |3       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |24     |24      |0       |24      |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |16     |16      |0       |14      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |583    |466     |102     |276     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |244    |207     |34      |133     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |746    |562     |103     |387     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |383    |246     |60      |258     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |136    |77      |18      |110     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |10     |10      |0       |9       |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |19      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |27      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |152    |98      |18      |122     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |24     |24      |0       |24      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |36     |18      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |22      |0       |31      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |363    |316     |43      |129     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |54     |45      |9       |23      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |95     |95      |0       |23      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |43     |35      |4       |25      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |99     |81      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |72     |60      |12      |28      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5028   |4972    |56      |1338    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |153    |88      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |314    |191     |69      |176     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |314    |191     |69      |176     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |106    |52      |0       |95      |0       |0       |
|        reg_inst                    |register                                    |106    |52      |0       |95      |0       |0       |
|      trigger_inst                  |trigger                                     |208    |139     |69      |81      |0       |0       |
|        bus_inst                    |bus_top                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |122    |85      |37      |51      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13184  
    #2          2       7859   
    #3          3        580   
    #4          4        581   
    #5        5-10       941   
    #6        11-50      482   
    #7       51-100      26    
    #8       101-500     43    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.786347s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (109.3%)

RUN-1004 : used memory is 988 MB, reserved memory is 986 MB, peak memory is 1052 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77469, tnet num: 15361, tinst num: 7780, tnode num: 88231, tedge num: 129501.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.196846s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (65.3%)

RUN-1004 : used memory is 996 MB, reserved memory is 993 MB, peak memory is 1052 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15361 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2ea58944cd835445b13db2e96e82402498a7b80187f2c9c08cf9520fdfb5ea2a -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7780
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23811, pip num: 181004
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 638
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3179 valid insts, and 479357 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110111000101010110011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.604084s wall, 117.015625s user + 1.343750s system = 118.359375s CPU (444.9%)

RUN-1004 : used memory is 1086 MB, reserved memory is 1089 MB, peak memory is 1258 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_160126.log"
