

================================================================
== Vitis HLS Report for 'operator_3'
================================================================
* Date:           Tue Feb  8 11:02:48 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_sum_2_fu_209  |p_sum_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     285|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1006|    1125|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     445|    -|
|Register         |        -|     -|     522|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1528|    1855|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+------+------+-----+
    |       Instance      |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+---------------+---------+----+------+------+-----+
    |mux_32_32_1_1_U1031  |mux_32_32_1_1  |        0|   0|     0|    14|    0|
    |grp_p_sum_2_fu_209   |p_sum_2        |        0|   0|  1006|  1111|    0|
    +---------------------+---------------+---------+----+------+------+-----+
    |Total                |               |        0|   0|  1006|  1125|    0|
    +---------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln133_1_fu_278_p2   |         +|   0|  0|  20|          13|           2|
    |add_ln133_fu_267_p2     |         +|   0|  0|  20|          13|           1|
    |diff_p_fu_381_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln117_fu_425_p2     |         -|   0|  0|   9|           1|           2|
    |sub_ln133_fu_256_p2     |         -|   0|  0|  20|          13|          13|
    |and_ln61_2_fu_375_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_330_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln141_fu_389_p2    |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln144_fu_395_p2    |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln61_10_fu_359_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_11_fu_365_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_7_fu_312_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_8_fu_318_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_9_fu_336_p2   |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln61_fu_289_p2     |      icmp|   0|  0|  20|          32|           1|
    |or_ln61_1_fu_371_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_324_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln117_fu_441_p3  |    select|   0|  0|  32|           1|          32|
    |tmp_87_fu_453_p4        |       xor|   0|  0|   3|           2|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 285|         269|         102|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_192                     |   14|          3|   32|         96|
    |agg_result_112_0_reg_157                    |   26|          5|   32|        160|
    |agg_result_12_0_reg_175                     |   26|          5|   32|        160|
    |agg_result_1_0_reg_140                      |   26|          5|   32|        160|
    |agg_result_num16_0_i_reg_130                |    9|          2|   32|         64|
    |ap_NS_fsm                                   |  106|         21|    1|         21|
    |ap_phi_mux_agg_result_01_0_phi_fu_195_p12   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_112_0_phi_fu_160_p12  |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_12_0_phi_fu_178_p12   |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_0_phi_fu_143_p12    |    9|          2|   32|         64|
    |ap_return_0                                 |    9|          2|   32|         64|
    |ap_return_1                                 |    9|          2|   32|         64|
    |ap_return_2                                 |    9|          2|   32|         64|
    |ap_return_3                                 |    9|          2|   32|         64|
    |b_num_address0                              |   26|          5|   13|         65|
    |b_num_address1                              |   20|          4|   13|         52|
    |b_num_ce0                                   |   14|          3|    1|          3|
    |grp_fu_221_ce                               |    9|          2|    1|          2|
    |grp_fu_221_p0                               |   20|          4|   32|        128|
    |grp_fu_221_p1                               |   20|          4|   32|        128|
    |grp_fu_226_ce                               |    9|          2|    1|          2|
    |grp_fu_226_opcode                           |   14|          3|    5|         15|
    |grp_fu_226_p0                               |   20|          4|   32|        128|
    |grp_fu_226_p1                               |   14|          3|   32|         96|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  445|         91|  579|       1792|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_192          |  32|   0|   32|          0|
    |agg_result_112_0_reg_157         |  32|   0|   32|          0|
    |agg_result_12_0_reg_175          |  32|   0|   32|          0|
    |agg_result_1_0_reg_140           |  32|   0|   32|          0|
    |agg_result_num16_0_i_reg_130     |  32|   0|   32|          0|
    |and_ln61_2_reg_577               |   1|   0|    1|          0|
    |and_ln61_reg_559                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |  20|   0|   20|          0|
    |ap_return_0_preg                 |  32|   0|   32|          0|
    |ap_return_1_preg                 |  32|   0|   32|          0|
    |ap_return_2_preg                 |  32|   0|   32|          0|
    |ap_return_3_preg                 |  32|   0|   32|          0|
    |b_num_addr_1_reg_543             |  13|   0|   13|          0|
    |b_num_addr_2_reg_549             |  13|   0|   13|          0|
    |b_num_addr_reg_537               |  13|   0|   13|          0|
    |b_num_load_4_reg_654             |  32|   0|   32|          0|
    |b_num_load_7_reg_625             |  32|   0|   32|          0|
    |b_num_load_9_reg_634             |  32|   0|   32|          0|
    |b_num_load_reg_669               |  32|   0|   32|          0|
    |grp_p_sum_2_fu_209_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln141_reg_588               |   1|   0|    1|          0|
    |icmp_ln144_reg_592               |   1|   0|    1|          0|
    |icmp_ln61_10_reg_567             |   1|   0|    1|          0|
    |icmp_ln61_11_reg_572             |   1|   0|    1|          0|
    |icmp_ln61_9_reg_563              |   1|   0|    1|          0|
    |icmp_ln61_reg_555                |   1|   0|    1|          0|
    |reg_233                          |  32|   0|   32|          0|
    |sub_ln117_reg_620                |   2|   0|    2|          0|
    |tmp_95_reg_596                   |   1|   0|    1|          0|
    |tmp_96_reg_630                   |   1|   0|    1|          0|
    |trunc_ln138_reg_581              |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 522|   0|  522|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|   operator+.3|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|   operator+.3|  return value|
|this_p_read            |   in|   32|     ap_none|   this_p_read|        scalar|
|p_read3                |   in|   32|     ap_none|       p_read3|        scalar|
|p_read14               |   in|   32|     ap_none|      p_read14|        scalar|
|p_read25               |   in|   32|     ap_none|      p_read25|        scalar|
|b_p_read               |   in|   32|     ap_none|      b_p_read|        scalar|
|b_num_address0         |  out|   13|   ap_memory|         b_num|         array|
|b_num_ce0              |  out|    1|   ap_memory|         b_num|         array|
|b_num_q0               |   in|   32|   ap_memory|         b_num|         array|
|b_num_address1         |  out|   13|   ap_memory|         b_num|         array|
|b_num_ce1              |  out|    1|   ap_memory|         b_num|         array|
|b_num_q1               |   in|   32|   ap_memory|         b_num|         array|
|b_num_offset           |   in|   12|     ap_none|  b_num_offset|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 4 
3 --> 4 
4 --> 14 15 5 7 
5 --> 6 
6 --> 14 
7 --> 8 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 
15 --> 16 
16 --> 17 
17 --> 14 
18 --> 19 
19 --> 20 
20 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_num_offset_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %b_num_offset" [../src/ban.cpp:133]   --->   Operation 21 'read' 'b_num_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban.cpp:133]   --->   Operation 22 'read' 'b_p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25" [../src/ban.cpp:133]   --->   Operation 23 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14" [../src/ban.cpp:133]   --->   Operation 24 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read37 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3" [../src/ban.cpp:133]   --->   Operation 25 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%this_p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read" [../src/ban.cpp:133]   --->   Operation 26 'read' 'this_p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i12 %b_num_offset_read" [../src/ban.cpp:133]   --->   Operation 27 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i12 %b_num_offset_read" [../src/ban.cpp:133]   --->   Operation 28 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_119_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln133, i2 0" [../src/ban.cpp:133]   --->   Operation 29 'bitconcatenate' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%sub_ln133 = sub i13 %tmp_119_cast, i13 %zext_ln133" [../src/ban.cpp:133]   --->   Operation 30 'sub' 'sub_ln133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i13 %sub_ln133" [../src/ban.cpp:133]   --->   Operation 31 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b_num_addr = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_1" [../src/ban.cpp:133]   --->   Operation 32 'getelementptr' 'b_num_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.82ns)   --->   "%add_ln133 = add i13 %sub_ln133, i13 1" [../src/ban.cpp:133]   --->   Operation 33 'add' 'add_ln133' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i13 %add_ln133" [../src/ban.cpp:133]   --->   Operation 34 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_2" [../src/ban.cpp:133]   --->   Operation 35 'getelementptr' 'b_num_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.82ns)   --->   "%add_ln133_1 = add i13 %sub_ln133, i13 2" [../src/ban.cpp:133]   --->   Operation 36 'add' 'add_ln133_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i13 %add_ln133_1" [../src/ban.cpp:133]   --->   Operation 37 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%b_num_addr_2 = getelementptr i32 %b_num, i64 0, i64 %zext_ln133_3" [../src/ban.cpp:133]   --->   Operation 38 'getelementptr' 'b_num_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_3, i32 0" [../src/ban.cpp:61]   --->   Operation 39 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 40 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %p_read37, i32 0" [../src/ban.cpp:61]   --->   Operation 41 'fcmp' 'tmp_83' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %p_read37" [../src/ban.cpp:61]   --->   Operation 42 'bitcast' 'bitcast_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 43 'partselect' 'tmp' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 44 'trunc' 'trunc_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%icmp_ln61_7 = icmp_ne  i8 %tmp, i8 255" [../src/ban.cpp:61]   --->   Operation 45 'icmp' 'icmp_ln61_7' <Predicate = (icmp_ln61)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.05ns)   --->   "%icmp_ln61_8 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 46 'icmp' 'icmp_ln61_8' <Predicate = (icmp_ln61)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_8, i1 %icmp_ln61_7" [../src/ban.cpp:61]   --->   Operation 47 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %p_read37, i32 0" [../src/ban.cpp:61]   --->   Operation 48 'fcmp' 'tmp_83' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_83" [../src/ban.cpp:61]   --->   Operation 49 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 50 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.99ns)   --->   "%icmp_ln61_9 = icmp_eq  i32 %b_p_read_4, i32 0" [../src/ban.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_9' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_9, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 52 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (1.23ns)   --->   "%b_num_load_3 = load i13 %b_num_addr" [../src/ban.cpp:61]   --->   Operation 53 'load' 'b_num_load_3' <Predicate = (!and_ln61 & icmp_ln61_9) | (!icmp_ln61 & icmp_ln61_9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%b_num_load_3 = load i13 %b_num_addr" [../src/ban.cpp:61]   --->   Operation 54 'load' 'b_num_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %b_num_load_3" [../src/ban.cpp:61]   --->   Operation 55 'bitcast' 'bitcast_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_1, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 56 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61_1" [../src/ban.cpp:61]   --->   Operation 57 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.84ns)   --->   "%icmp_ln61_10 = icmp_ne  i8 %tmp_84, i8 255" [../src/ban.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln61_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.05ns)   --->   "%icmp_ln61_11 = icmp_eq  i23 %trunc_ln61_1, i23 0" [../src/ban.cpp:61]   --->   Operation 59 'icmp' 'icmp_ln61_11' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 60 'fcmp' 'tmp_85' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.64>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_2)   --->   "%or_ln61_1 = or i1 %icmp_ln61_11, i1 %icmp_ln61_10" [../src/ban.cpp:61]   --->   Operation 61 'or' 'or_ln61_1' <Predicate = (icmp_ln61_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.78ns)   --->   "%tmp_85 = fcmp_oeq  i32 %b_num_load_3, i32 0" [../src/ban.cpp:61]   --->   Operation 62 'fcmp' 'tmp_85' <Predicate = (icmp_ln61_9)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_2 = and i1 %or_ln61_1, i1 %tmp_85" [../src/ban.cpp:61]   --->   Operation 63 'and' 'and_ln61_2' <Predicate = (icmp_ln61_9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.57ns)   --->   "%br_ln61 = br i1 %and_ln61_2, void %.critedge, void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:61]   --->   Operation 64 'br' 'br_ln61' <Predicate = (icmp_ln61_9)> <Delay = 0.57>
ST_4 : Operation 65 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %this_p_read_3, i32 %b_p_read_4" [../src/ban.cpp:138]   --->   Operation 65 'sub' 'diff_p' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 66 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 67 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.57ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:141]   --->   Operation 68 'br' 'br_ln141' <Predicate = (!and_ln61_2) | (!icmp_ln61_9)> <Delay = 0.57>
ST_4 : Operation 69 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 69 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_2 & !icmp_ln141) | (!icmp_ln61_9 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void" [../src/ban.cpp:144]   --->   Operation 70 'br' 'br_ln144' <Predicate = (!and_ln61_2 & !icmp_ln141) | (!icmp_ln61_9 & !icmp_ln141)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 71 'bitselect' 'tmp_95' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_95, void, void" [../src/ban.cpp:148]   --->   Operation 72 'br' 'br_ln148' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%b_num_load_7 = load i13 %b_num_addr" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 73 'load' 'b_num_load_7' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_4 : Operation 74 [2/2] (1.23ns)   --->   "%b_num_load_8 = load i13 %b_num_addr_1" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 74 'load' 'b_num_load_8' <Predicate = (!and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 5 <SV = 9> <Delay = 2.05>
ST_5 : Operation 75 [2/2] (2.05ns)   --->   "%call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 75 'call' 'call_ret' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 10> <Delay = 0.57>
ST_6 : Operation 76 [1/2] (0.47ns)   --->   "%call_ret = call i128 @_sum.2, i32 %this_p_read_3, i32 %p_read37, i32 %p_read_13, i32 %p_read, i32 %b_num, i12 %b_num_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 76 'call' 'call_ret' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 77 'extractvalue' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%agg_result_1_ret4 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 78 'extractvalue' 'agg_result_1_ret4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%agg_result_11_ret5 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 79 'extractvalue' 'agg_result_11_ret5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%agg_result_12_ret6 = extractvalue i128 %call_ret" [../src/ban.cpp:151]   --->   Operation 80 'extractvalue' 'agg_result_12_ret6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.57ns)   --->   "%br_ln151 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:151]   --->   Operation 81 'br' 'br_ln151' <Predicate = true> <Delay = 0.57>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 82 [1/1] (0.54ns)   --->   "%sub_ln117 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 82 'sub' 'sub_ln117' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/2] (1.23ns)   --->   "%b_num_load_7 = load i13 %b_num_addr" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 83 'load' 'b_num_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 84 [1/2] (1.23ns)   --->   "%b_num_load_8 = load i13 %b_num_addr_1" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 84 'load' 'b_num_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 85 [2/2] (1.23ns)   --->   "%b_num_load_9 = load i13 %b_num_addr_2" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 85 'load' 'b_num_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %sub_ln117, i32 1" [../src/ban.cpp:116->../src/ban.cpp:149]   --->   Operation 86 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 6.88>
ST_8 : Operation 87 [1/2] (1.23ns)   --->   "%b_num_load_9 = load i13 %b_num_addr_2" [../src/ban.cpp:111->../src/ban.cpp:149]   --->   Operation 87 'load' 'b_num_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_8 : Operation 88 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_96, void %_ifconv2.i, void %_sum.3.exit" [../src/ban.cpp:116->../src/ban.cpp:149]   --->   Operation 88 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %sub_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 89 'trunc' 'trunc_ln117' <Predicate = (!tmp_96)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.44ns)   --->   "%select_ln117 = select i1 %trunc_ln117, i32 %p_read37, i32 %p_read_13" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 90 'select' 'select_ln117' <Predicate = (!tmp_96)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [4/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 91 'fadd' 'tmp_86' <Predicate = (!tmp_96)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.43>
ST_9 : Operation 92 [3/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 92 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 93 [2/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 93 'fadd' 'tmp_86' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.20>
ST_11 : Operation 94 [1/4] (6.43ns)   --->   "%tmp_86 = fadd i32 %b_num_load_8, i32 %select_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 94 'fadd' 'tmp_86' <Predicate = (!tmp_96)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln119 = br void %_sum.3.exit" [../src/ban.cpp:119->../src/ban.cpp:149]   --->   Operation 95 'br' 'br_ln119' <Predicate = (!tmp_96)> <Delay = 0.42>
ST_11 : Operation 96 [1/1] (0.28ns)   --->   "%xor_ln117 = xor i2 %trunc_ln138, i2 2" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 96 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.47ns)   --->   "%tmp_87 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_read37, i32 %p_read_13, i32 %p_read, i2 %xor_ln117" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 97 'mux' 'tmp_87' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [4/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 98 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.43>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%agg_result_num16_0_i = phi i32 %tmp_86, void %_ifconv2.i, i32 %b_num_load_8, void"   --->   Operation 99 'phi' 'agg_result_num16_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [3/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 100 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 101 [2/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 101 'fadd' 'tmp_88' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.01>
ST_14 : Operation 102 [1/4] (6.43ns)   --->   "%tmp_88 = fadd i32 %b_num_load_9, i32 %tmp_87" [../src/ban.cpp:117->../src/ban.cpp:149]   --->   Operation 102 'fadd' 'tmp_88' <Predicate = (!and_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!and_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.57ns)   --->   "%br_ln149 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:149]   --->   Operation 103 'br' 'br_ln149' <Predicate = (!and_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!and_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !and_ln61_2 & !icmp_ln141 & !icmp_ln144 & tmp_95) | (!icmp_ln61 & !icmp_ln61_9 & !icmp_ln141 & !icmp_ln144 & tmp_95)> <Delay = 0.57>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %b_num_load_4, void, i32 %b_num_load_7, void %_sum.3.exit, i32 %agg_result_1_ret4, void, i32 %b_num_load, void, i32 %p_read37, void, i32 %p_read37, void %.critedge" [../src/ban.cpp:145]   --->   Operation 104 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_112_0 = phi i32 %b_num_load_5, void, i32 %agg_result_num16_0_i, void %_sum.3.exit, i32 %agg_result_11_ret5, void, i32 %b_num_load_1, void, i32 %p_read_13, void, i32 %p_read_13, void %.critedge" [../src/ban.cpp:145]   --->   Operation 105 'phi' 'agg_result_112_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%agg_result_12_0 = phi i32 %b_num_load_6, void, i32 %tmp_88, void %_sum.3.exit, i32 %agg_result_12_ret6, void, i32 %b_num_load_2, void, i32 %p_read, void, i32 %p_read, void %.critedge"   --->   Operation 106 'phi' 'agg_result_12_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %b_p_read_4, void, i32 %b_p_read_4, void %_sum.3.exit, i32 %tmp_s, void, i32 %b_p_read_4, void, i32 %this_p_read_3, void, i32 %this_p_read_3, void %.critedge" [../src/ban.cpp:133]   --->   Operation 107 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:152]   --->   Operation 108 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0" [../src/ban.cpp:152]   --->   Operation 109 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_0" [../src/ban.cpp:152]   --->   Operation 110 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_0" [../src/ban.cpp:152]   --->   Operation 111 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 112 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 15 <SV = 8> <Delay = 1.23>
ST_15 : Operation 113 [2/2] (1.23ns)   --->   "%b_num_load_4 = load i13 %b_num_addr" [../src/ban.cpp:145]   --->   Operation 113 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 16 <SV = 9> <Delay = 1.23>
ST_16 : Operation 114 [1/2] (1.23ns)   --->   "%b_num_load_4 = load i13 %b_num_addr" [../src/ban.cpp:145]   --->   Operation 114 'load' 'b_num_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_16 : Operation 115 [2/2] (1.23ns)   --->   "%b_num_load_5 = load i13 %b_num_addr_1" [../src/ban.cpp:145]   --->   Operation 115 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_16 : Operation 116 [2/2] (1.23ns)   --->   "%b_num_load_6 = load i13 %b_num_addr_2" [../src/ban.cpp:145]   --->   Operation 116 'load' 'b_num_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 17 <SV = 10> <Delay = 1.23>
ST_17 : Operation 117 [1/2] (1.23ns)   --->   "%b_num_load_5 = load i13 %b_num_addr_1" [../src/ban.cpp:145]   --->   Operation 117 'load' 'b_num_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_17 : Operation 118 [1/2] (1.23ns)   --->   "%b_num_load_6 = load i13 %b_num_addr_2" [../src/ban.cpp:145]   --->   Operation 118 'load' 'b_num_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_17 : Operation 119 [1/1] (0.57ns)   --->   "%br_ln145 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:145]   --->   Operation 119 'br' 'br_ln145' <Predicate = true> <Delay = 0.57>

State 18 <SV = 8> <Delay = 1.23>
ST_18 : Operation 120 [2/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:133]   --->   Operation 120 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 19 <SV = 9> <Delay = 1.23>
ST_19 : Operation 121 [1/2] (1.23ns)   --->   "%b_num_load = load i13 %b_num_addr" [../src/ban.cpp:133]   --->   Operation 121 'load' 'b_num_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_19 : Operation 122 [2/2] (1.23ns)   --->   "%b_num_load_1 = load i13 %b_num_addr_1" [../src/ban.cpp:133]   --->   Operation 122 'load' 'b_num_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_19 : Operation 123 [2/2] (1.23ns)   --->   "%b_num_load_2 = load i13 %b_num_addr_2" [../src/ban.cpp:133]   --->   Operation 123 'load' 'b_num_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>

State 20 <SV = 10> <Delay = 1.23>
ST_20 : Operation 124 [1/2] (1.23ns)   --->   "%b_num_load_1 = load i13 %b_num_addr_1" [../src/ban.cpp:133]   --->   Operation 124 'load' 'b_num_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_20 : Operation 125 [1/2] (1.23ns)   --->   "%b_num_load_2 = load i13 %b_num_addr_2" [../src/ban.cpp:133]   --->   Operation 125 'load' 'b_num_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6393> <RAM>
ST_20 : Operation 126 [1/1] (0.57ns)   --->   "%br_ln133 = br void %_ZNK3BaneqEf.12.exit5" [../src/ban.cpp:133]   --->   Operation 126 'br' 'br_ln133' <Predicate = true> <Delay = 0.57>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_num_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_num_offset_read    (read          ) [ 001111100000000000000]
b_p_read_4           (read          ) [ 001111111111111111111]
p_read               (read          ) [ 001111111111111111111]
p_read_13            (read          ) [ 001111111111111111111]
p_read37             (read          ) [ 001111111111111111111]
this_p_read_3        (read          ) [ 001111111111111111111]
zext_ln133           (zext          ) [ 000000000000000000000]
trunc_ln133          (trunc         ) [ 000000000000000000000]
tmp_119_cast         (bitconcatenate) [ 000000000000000000000]
sub_ln133            (sub           ) [ 000000000000000000000]
zext_ln133_1         (zext          ) [ 000000000000000000000]
b_num_addr           (getelementptr ) [ 001110010000000110110]
add_ln133            (add           ) [ 000000000000000000000]
zext_ln133_2         (zext          ) [ 000000000000000000000]
b_num_addr_1         (getelementptr ) [ 001110010000000111111]
add_ln133_1          (add           ) [ 000000000000000000000]
zext_ln133_3         (zext          ) [ 000000000000000000000]
b_num_addr_2         (getelementptr ) [ 001110011000000111111]
icmp_ln61            (icmp          ) [ 011111111111111111111]
br_ln61              (br            ) [ 000000000000000000000]
bitcast_ln61         (bitcast       ) [ 000000000000000000000]
tmp                  (partselect    ) [ 000000000000000000000]
trunc_ln61           (trunc         ) [ 000000000000000000000]
icmp_ln61_7          (icmp          ) [ 000000000000000000000]
icmp_ln61_8          (icmp          ) [ 000000000000000000000]
or_ln61              (or            ) [ 000000000000000000000]
tmp_83               (fcmp          ) [ 000000000000000000000]
and_ln61             (and           ) [ 001111111111111111111]
br_ln61              (br            ) [ 000000000000000000000]
icmp_ln61_9          (icmp          ) [ 001111111111111111111]
br_ln61              (br            ) [ 000000000000000000000]
b_num_load_3         (load          ) [ 000010000000000000000]
bitcast_ln61_1       (bitcast       ) [ 000000000000000000000]
tmp_84               (partselect    ) [ 000000000000000000000]
trunc_ln61_1         (trunc         ) [ 000000000000000000000]
icmp_ln61_10         (icmp          ) [ 000010000000000000000]
icmp_ln61_11         (icmp          ) [ 000010000000000000000]
or_ln61_1            (or            ) [ 000000000000000000000]
tmp_85               (fcmp          ) [ 000000000000000000000]
and_ln61_2           (and           ) [ 000011111111111111000]
br_ln61              (br            ) [ 000011111111111111001]
diff_p               (sub           ) [ 000000000000000000000]
trunc_ln138          (trunc         ) [ 000001111111000000000]
icmp_ln141           (icmp          ) [ 000011111111111111000]
br_ln141             (br            ) [ 000011111111111111001]
icmp_ln144           (icmp          ) [ 000011111111111111000]
br_ln144             (br            ) [ 000000000000000000000]
tmp_95               (bitselect     ) [ 000011111111111111000]
br_ln148             (br            ) [ 000000000000000000000]
call_ret             (call          ) [ 000000000000000000000]
tmp_s                (extractvalue  ) [ 000010100000001001001]
agg_result_1_ret4    (extractvalue  ) [ 000010100000001001001]
agg_result_11_ret5   (extractvalue  ) [ 000010100000001001001]
agg_result_12_ret6   (extractvalue  ) [ 000010100000001001001]
br_ln151             (br            ) [ 000010100000001001001]
sub_ln117            (sub           ) [ 000000001000000000000]
b_num_load_7         (load          ) [ 000010101111111001001]
b_num_load_8         (load          ) [ 000000001111100000000]
tmp_96               (bitselect     ) [ 000000001111000000000]
b_num_load_9         (load          ) [ 000000000111111000000]
br_ln116             (br            ) [ 000000001111100000000]
trunc_ln117          (trunc         ) [ 000000000000000000000]
select_ln117         (select        ) [ 000000000111000000000]
tmp_86               (fadd          ) [ 000000001001100000000]
br_ln119             (br            ) [ 000000001001100000000]
xor_ln117            (xor           ) [ 000000000000000000000]
tmp_87               (mux           ) [ 000000000000111000000]
agg_result_num16_0_i (phi           ) [ 000010100000111001001]
tmp_88               (fadd          ) [ 000000000000000000000]
br_ln149             (br            ) [ 000000000000000000000]
agg_result_1_0       (phi           ) [ 000000000000001000000]
agg_result_112_0     (phi           ) [ 000000000000001000000]
agg_result_12_0      (phi           ) [ 000000000000001000000]
agg_result_01_0      (phi           ) [ 000000000000001000000]
mrv                  (insertvalue   ) [ 000000000000000000000]
mrv_1                (insertvalue   ) [ 000000000000000000000]
mrv_2                (insertvalue   ) [ 000000000000000000000]
mrv_3                (insertvalue   ) [ 000000000000000000000]
ret_ln152            (ret           ) [ 000000000000000000000]
b_num_load_4         (load          ) [ 000010100000001001001]
b_num_load_5         (load          ) [ 000010100000001001001]
b_num_load_6         (load          ) [ 000010100000001001001]
br_ln145             (br            ) [ 000010100000001001001]
b_num_load           (load          ) [ 000010100000001001001]
b_num_load_1         (load          ) [ 000010100000001001001]
b_num_load_2         (load          ) [ 000010100000001001001]
br_ln133             (br            ) [ 000010100000001001001]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read14">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read25">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_num">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_num_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_num_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="b_num_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_num_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_p_read_4_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_13_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read37_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read37/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="this_p_read_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="b_num_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="13" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="b_num_addr_1_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="13" slack="0"/>
<pin id="111" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_num_addr_2_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="0"/>
<pin id="118" dir="1" index="3" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_num_addr_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="1"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="3"/>
<pin id="126" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_num_load_3/2 b_num_load_7/4 b_num_load_8/4 b_num_load_9/7 b_num_load_4/15 b_num_load_5/16 b_num_load_6/16 b_num_load/18 b_num_load_1/19 b_num_load_2/19 "/>
</bind>
</comp>

<comp id="130" class="1005" name="agg_result_num16_0_i_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2"/>
<pin id="132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="agg_result_num16_0_i (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="agg_result_num16_0_i_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="5"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num16_0_i/12 "/>
</bind>
</comp>

<comp id="140" class="1005" name="agg_result_1_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="agg_result_1_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="32" slack="7"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="32" slack="1"/>
<pin id="149" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="32" slack="2"/>
<pin id="151" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="8" bw="32" slack="11"/>
<pin id="153" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="10" bw="32" slack="11"/>
<pin id="155" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0/14 "/>
</bind>
</comp>

<comp id="157" class="1005" name="agg_result_112_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="agg_result_112_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="2"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="32" slack="1"/>
<pin id="166" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="6" bw="32" slack="1"/>
<pin id="168" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="8" bw="32" slack="11"/>
<pin id="170" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="10" bw="32" slack="11"/>
<pin id="172" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_0/14 "/>
</bind>
</comp>

<comp id="175" class="1005" name="agg_result_12_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="177" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="agg_result_12_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="4" bw="32" slack="1"/>
<pin id="184" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="32" slack="1"/>
<pin id="186" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="8" bw="32" slack="11"/>
<pin id="188" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="10" bw="32" slack="11"/>
<pin id="190" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_0/14 "/>
</bind>
</comp>

<comp id="192" class="1005" name="agg_result_01_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="agg_result_01_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="11"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="32" slack="11"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="4" bw="32" slack="1"/>
<pin id="201" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="6" bw="32" slack="11"/>
<pin id="203" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="8" bw="32" slack="11"/>
<pin id="205" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="10" bw="32" slack="11"/>
<pin id="207" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/14 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_p_sum_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="9"/>
<pin id="212" dir="0" index="2" bw="32" slack="9"/>
<pin id="213" dir="0" index="3" bw="32" slack="9"/>
<pin id="214" dir="0" index="4" bw="32" slack="9"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="12" slack="9"/>
<pin id="217" dir="0" index="7" bw="2" slack="6"/>
<pin id="218" dir="1" index="8" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_86/8 tmp_88/11 tmp_222/3 tmp_223/8 tmp_224/13 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_83/1 tmp_85/3 tmp_225/11 tmp_221/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_3 b_num_load_8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln133_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln133_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln133/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_119_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln133_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="12" slack="0"/>
<pin id="259" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln133_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="13" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln133_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln133_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_2/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln133_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="13" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln133_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="13" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_3/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln61_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="bitcast_ln61_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln61_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln61_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_7/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln61_8_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="23" slack="0"/>
<pin id="320" dir="0" index="1" bw="23" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_8/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln61_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln61_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln61_9_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_9/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="bitcast_ln61_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_84_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="32" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln61_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln61_10_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_10/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln61_11_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="0" index="1" bw="23" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_11/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln61_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="1" slack="1"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="and_ln61_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_2/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="diff_p_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="3"/>
<pin id="383" dir="0" index="1" bw="32" slack="3"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln138_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln141_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln144_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_95_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_95/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_s_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="128" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="agg_result_1_ret4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="128" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_ret4/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="agg_result_11_ret5_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="128" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_11_ret5/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="agg_result_12_ret6_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="128" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_12_ret6/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_ln117_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="2" slack="1"/>
<pin id="428" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln117/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_96_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_96/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln117_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln117/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln117_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="5"/>
<pin id="444" dir="0" index="2" bw="32" slack="5"/>
<pin id="445" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="xor_ln117_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="5"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_87_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="8"/>
<pin id="456" dir="0" index="2" bw="32" slack="8"/>
<pin id="457" dir="0" index="3" bw="32" slack="8"/>
<pin id="458" dir="0" index="4" bw="2" slack="0"/>
<pin id="459" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_87/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="mrv_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="128" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mrv_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="128" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="475" class="1004" name="mrv_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="128" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="mrv_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="487" class="1005" name="b_num_offset_read_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="12" slack="9"/>
<pin id="489" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="b_num_offset_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="b_p_read_4_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_p_read_4 "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="8"/>
<pin id="503" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="509" class="1005" name="p_read_13_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="5"/>
<pin id="511" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_read37_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read37 "/>
</bind>
</comp>

<comp id="529" class="1005" name="this_p_read_3_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="3"/>
<pin id="531" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="this_p_read_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="b_num_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="13" slack="1"/>
<pin id="539" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="b_num_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="b_num_addr_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="13" slack="3"/>
<pin id="545" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="b_num_addr_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="b_num_addr_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="4"/>
<pin id="551" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="b_num_addr_2 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln61_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="559" class="1005" name="and_ln61_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="10"/>
<pin id="561" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="563" class="1005" name="icmp_ln61_9_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="2"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_9 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln61_10_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_10 "/>
</bind>
</comp>

<comp id="572" class="1005" name="icmp_ln61_11_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_11 "/>
</bind>
</comp>

<comp id="577" class="1005" name="and_ln61_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="8"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="trunc_ln138_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="1"/>
<pin id="583" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="588" class="1005" name="icmp_ln141_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="8"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_ln144_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="8"/>
<pin id="594" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_95_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="8"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_s_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="605" class="1005" name="agg_result_1_ret4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_ret4 "/>
</bind>
</comp>

<comp id="610" class="1005" name="agg_result_11_ret5_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_11_ret5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="agg_result_12_ret6_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_12_ret6 "/>
</bind>
</comp>

<comp id="620" class="1005" name="sub_ln117_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="1"/>
<pin id="622" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln117 "/>
</bind>
</comp>

<comp id="625" class="1005" name="b_num_load_7_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="7"/>
<pin id="627" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="b_num_load_7 "/>
</bind>
</comp>

<comp id="630" class="1005" name="tmp_96_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_96 "/>
</bind>
</comp>

<comp id="634" class="1005" name="b_num_load_9_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="3"/>
<pin id="636" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_num_load_9 "/>
</bind>
</comp>

<comp id="639" class="1005" name="select_ln117_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln117 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_86_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_87_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_87 "/>
</bind>
</comp>

<comp id="654" class="1005" name="b_num_load_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="2"/>
<pin id="656" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_num_load_4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="b_num_load_5_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_5 "/>
</bind>
</comp>

<comp id="664" class="1005" name="b_num_load_6_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_6 "/>
</bind>
</comp>

<comp id="669" class="1005" name="b_num_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="2"/>
<pin id="671" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_num_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="b_num_load_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="b_num_load_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_num_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="139"><net_src comp="133" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="174"><net_src comp="130" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="10" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="225"><net_src comp="221" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="230"><net_src comp="88" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="121" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="121" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="243"><net_src comp="64" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="64" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="240" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="271"><net_src comp="256" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="282"><net_src comp="256" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="293"><net_src comp="94" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="295" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="298" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="308" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="42" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="226" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="121" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="358"><net_src comp="341" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="345" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="355" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="42" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="226" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="388"><net_src comp="381" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="381" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="44" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="381" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="381" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="209" pin="8"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="209" pin="8"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="209" pin="8"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="209" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="441" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="452"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="453" pin=4"/></net>

<net id="462"><net_src comp="453" pin="5"/><net_sink comp="221" pin=1"/></net>

<net id="467"><net_src comp="62" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="195" pin="12"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="143" pin="12"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="160" pin="12"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="178" pin="12"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="64" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="209" pin=6"/></net>

<net id="495"><net_src comp="70" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="504"><net_src comp="76" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="178" pin=8"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="178" pin=10"/></net>

<net id="512"><net_src comp="82" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="160" pin=8"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="160" pin=10"/></net>

<net id="521"><net_src comp="88" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="524"><net_src comp="518" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="143" pin=10"/></net>

<net id="532"><net_src comp="94" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="195" pin=8"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="195" pin=10"/></net>

<net id="540"><net_src comp="100" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="546"><net_src comp="107" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="552"><net_src comp="114" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="558"><net_src comp="289" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="330" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="336" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="359" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="575"><net_src comp="365" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="580"><net_src comp="375" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="385" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="209" pin=7"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="591"><net_src comp="389" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="395" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="401" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="409" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="608"><net_src comp="413" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="613"><net_src comp="417" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="618"><net_src comp="421" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="623"><net_src comp="425" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="628"><net_src comp="121" pin="7"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="633"><net_src comp="430" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="121" pin="7"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="642"><net_src comp="441" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="647"><net_src comp="221" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="652"><net_src comp="453" pin="5"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="657"><net_src comp="121" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="662"><net_src comp="121" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="667"><net_src comp="121" pin="7"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="672"><net_src comp="121" pin="7"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="677"><net_src comp="121" pin="7"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="160" pin=6"/></net>

<net id="682"><net_src comp="121" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="178" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.3 : this_p_read | {1 }
	Port: operator+.3 : p_read3 | {1 }
	Port: operator+.3 : p_read14 | {1 }
	Port: operator+.3 : p_read25 | {1 }
	Port: operator+.3 : b_p_read | {1 }
	Port: operator+.3 : b_num | {2 3 4 5 6 7 8 15 16 17 18 19 20 }
	Port: operator+.3 : b_num_offset | {1 }
  - Chain level:
	State 1
		tmp_119_cast : 1
		sub_ln133 : 2
		zext_ln133_1 : 3
		b_num_addr : 4
		add_ln133 : 3
		zext_ln133_2 : 4
		b_num_addr_1 : 5
		add_ln133_1 : 3
		zext_ln133_3 : 4
		b_num_addr_2 : 5
		br_ln61 : 1
	State 2
		tmp : 1
		trunc_ln61 : 1
		icmp_ln61_7 : 2
		icmp_ln61_8 : 2
		or_ln61 : 3
		and_ln61 : 3
		br_ln61 : 3
		br_ln61 : 1
	State 3
		bitcast_ln61_1 : 1
		tmp_84 : 2
		trunc_ln61_1 : 2
		icmp_ln61_10 : 3
		icmp_ln61_11 : 3
		tmp_85 : 1
	State 4
		and_ln61_2 : 1
		br_ln61 : 1
		trunc_ln138 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln144 : 1
		br_ln144 : 2
		tmp_95 : 1
		br_ln148 : 2
	State 5
	State 6
		tmp_s : 1
		agg_result_1_ret4 : 1
		agg_result_11_ret5 : 1
		agg_result_12_ret6 : 1
	State 7
		tmp_96 : 1
	State 8
		select_ln117 : 1
		tmp_86 : 2
	State 9
	State 10
	State 11
		tmp_88 : 1
	State 12
	State 13
	State 14
		agg_result_1_0 : 1
		agg_result_112_0 : 1
		agg_result_12_0 : 1
		agg_result_01_0 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln152 : 6
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   |      grp_p_sum_2_fu_209      |    2    |  3.661  |   1686  |   797   |
|----------|------------------------------|---------|---------|---------|---------|
|   fadd   |          grp_fu_221          |    2    |    0    |   227   |   214   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       icmp_ln61_fu_289       |    0    |    0    |    0    |    20   |
|          |      icmp_ln61_7_fu_312      |    0    |    0    |    0    |    11   |
|          |      icmp_ln61_8_fu_318      |    0    |    0    |    0    |    16   |
|   icmp   |      icmp_ln61_9_fu_336      |    0    |    0    |    0    |    20   |
|          |      icmp_ln61_10_fu_359     |    0    |    0    |    0    |    11   |
|          |      icmp_ln61_11_fu_365     |    0    |    0    |    0    |    16   |
|          |       icmp_ln141_fu_389      |    0    |    0    |    0    |    20   |
|          |       icmp_ln144_fu_395      |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|          |       sub_ln133_fu_256       |    0    |    0    |    0    |    20   |
|    sub   |         diff_p_fu_381        |    0    |    0    |    0    |    39   |
|          |       sub_ln117_fu_425       |    0    |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |       add_ln133_fu_267       |    0    |    0    |    0    |    20   |
|          |      add_ln133_1_fu_278      |    0    |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|---------|
|  select  |      select_ln117_fu_441     |    0    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|    mux   |         tmp_87_fu_453        |    0    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|---------|
|    or    |        or_ln61_fu_324        |    0    |    0    |    0    |    2    |
|          |       or_ln61_1_fu_371       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    and   |        and_ln61_fu_330       |    0    |    0    |    0    |    2    |
|          |       and_ln61_2_fu_375      |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|    xor   |       xor_ln117_fu_448       |    0    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|---------|
|          | b_num_offset_read_read_fu_64 |    0    |    0    |    0    |    0    |
|          |     b_p_read_4_read_fu_70    |    0    |    0    |    0    |    0    |
|   read   |       p_read_read_fu_76      |    0    |    0    |    0    |    0    |
|          |     p_read_13_read_fu_82     |    0    |    0    |    0    |    0    |
|          |      p_read37_read_fu_88     |    0    |    0    |    0    |    0    |
|          |   this_p_read_3_read_fu_94   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   fcmp   |          grp_fu_226          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       zext_ln133_fu_240      |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln133_1_fu_262     |    0    |    0    |    0    |    0    |
|          |      zext_ln133_2_fu_273     |    0    |    0    |    0    |    0    |
|          |      zext_ln133_3_fu_284     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      trunc_ln133_fu_244      |    0    |    0    |    0    |    0    |
|          |       trunc_ln61_fu_308      |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln61_1_fu_355     |    0    |    0    |    0    |    0    |
|          |      trunc_ln138_fu_385      |    0    |    0    |    0    |    0    |
|          |      trunc_ln117_fu_438      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|bitconcatenate|      tmp_119_cast_fu_248     |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|partselect|          tmp_fu_298          |    0    |    0    |    0    |    0    |
|          |         tmp_84_fu_345        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
| bitselect|         tmp_95_fu_401        |    0    |    0    |    0    |    0    |
|          |         tmp_96_fu_430        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_s_fu_409         |    0    |    0    |    0    |    0    |
|extractvalue|   agg_result_1_ret4_fu_413   |    0    |    0    |    0    |    0    |
|          |   agg_result_11_ret5_fu_417  |    0    |    0    |    0    |    0    |
|          |   agg_result_12_ret6_fu_421  |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |          mrv_fu_463          |    0    |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_469         |    0    |    0    |    0    |    0    |
|          |         mrv_2_fu_475         |    0    |    0    |    0    |    0    |
|          |         mrv_3_fu_481         |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    4    |  3.661  |   1913  |   1309  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   agg_result_01_0_reg_192  |   32   |
|  agg_result_112_0_reg_157  |   32   |
| agg_result_11_ret5_reg_610 |   32   |
|   agg_result_12_0_reg_175  |   32   |
| agg_result_12_ret6_reg_615 |   32   |
|   agg_result_1_0_reg_140   |   32   |
|  agg_result_1_ret4_reg_605 |   32   |
|agg_result_num16_0_i_reg_130|   32   |
|     and_ln61_2_reg_577     |    1   |
|      and_ln61_reg_559      |    1   |
|    b_num_addr_1_reg_543    |   13   |
|    b_num_addr_2_reg_549    |   13   |
|     b_num_addr_reg_537     |   13   |
|    b_num_load_1_reg_674    |   32   |
|    b_num_load_2_reg_679    |   32   |
|    b_num_load_4_reg_654    |   32   |
|    b_num_load_5_reg_659    |   32   |
|    b_num_load_6_reg_664    |   32   |
|    b_num_load_7_reg_625    |   32   |
|    b_num_load_9_reg_634    |   32   |
|     b_num_load_reg_669     |   32   |
|  b_num_offset_read_reg_487 |   12   |
|     b_p_read_4_reg_492     |   32   |
|     icmp_ln141_reg_588     |    1   |
|     icmp_ln144_reg_592     |    1   |
|    icmp_ln61_10_reg_567    |    1   |
|    icmp_ln61_11_reg_572    |    1   |
|     icmp_ln61_9_reg_563    |    1   |
|      icmp_ln61_reg_555     |    1   |
|      p_read37_reg_518      |   32   |
|      p_read_13_reg_509     |   32   |
|       p_read_reg_501       |   32   |
|           reg_233          |   32   |
|    select_ln117_reg_639    |   32   |
|      sub_ln117_reg_620     |    2   |
|    this_p_read_3_reg_529   |   32   |
|       tmp_86_reg_644       |   32   |
|       tmp_87_reg_649       |   32   |
|       tmp_95_reg_596       |    1   |
|       tmp_96_reg_630       |    1   |
|        tmp_s_reg_600       |   32   |
|     trunc_ln138_reg_581    |    2   |
+----------------------------+--------+
|            Total           |   897  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   3  |  13  |   39   ||    14   |
| grp_access_fu_121 |  p2  |   3  |   0  |    0   ||    14   |
|     grp_fu_221    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_226    |  p0  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   359  ||  2.429  ||    77   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    3   |  1913  |  1309  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   77   |
|  Register |    -   |    -   |   897  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |  2810  |  1386  |
+-----------+--------+--------+--------+--------+
