Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: counter_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : counter_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/ipcore_dir/DCM.vhd" in Library work.
Architecture behavioral of Entity dcm is up to date.
Compiling vhdl file "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/ipcore_dir/c_counter_binary_v11_0.vhd" in Library work.
Architecture c_counter_binary_v11_0_a of Entity c_counter_binary_v11_0 is up to date.
Compiling vhdl file "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/edge_detect.vhd" in Library work.
Architecture behavioral of Entity edge_detect is up to date.
Compiling vhdl file "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd" in Library work.
Entity <counter_top> compiled.
Entity <counter_top> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <counter_top> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <DCM> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <edge_detect> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <counter_top> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd" line 33: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DCM'.
WARNING:Xst:753 - "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd" line 33: Unconnected output port 'CLK0_OUT' of component 'DCM'.
WARNING:Xst:753 - "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd" line 33: Unconnected output port 'LOCKED_OUT' of component 'DCM'.
WARNING:Xst:2211 - "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd" line 44: Instantiating black box module <c_counter_binary_v11_0>.
Entity <counter_top> analyzed. Unit <counter_top> generated.

Analyzing Entity <DCM> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
Entity <DCM> analyzed. Unit <DCM> generated.

Analyzing Entity <edge_detect> in library <work> (Architecture <Behavioral>).
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <IDDR2_inst> in unit <edge_detect>.
    Set user-defined property "INIT_Q0 =  0" for instance <IDDR2_inst> in unit <edge_detect>.
    Set user-defined property "INIT_Q1 =  0" for instance <IDDR2_inst> in unit <edge_detect>.
    Set user-defined property "SRTYPE =  SYNC" for instance <IDDR2_inst> in unit <edge_detect>.
Entity <edge_detect> analyzed. Unit <edge_detect> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM>.
    Related source file is "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/ipcore_dir/DCM.vhd".
Unit <DCM> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/edge_detect.vhd".
    Found 1-bit register for signal <rising_edge_found>.
    Found 3-bit register for signal <cooked>.
    Found 1-bit register for signal <raw<2>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <counter_top>.
    Related source file is "//opti-serv2/projects/EasyPhi/Modules/Low cost Universal Input/Current Version/github/FPGA/Counter/Counter_top.vhd".
WARNING:Xst:646 - Signal <div> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <toogle>.
    Found 1-bit register for signal <toogle2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <counter_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 4
 3-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'DCM' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'DCM1'
Reading core <c_counter_binary_v11_0.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <c_counter_binary_v11_0> for timing and area information for instance <clock_divisor>.
INFO:Xst:2261 - The FF/Latch <raw_2> in Unit <inst_edge_detect> is equivalent to the following FF/Latch, which will be removed : <cooked_0> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <raw_2> in Unit <edge_detect> is equivalent to the following FF/Latch, which will be removed : <cooked_0> 

Optimizing unit <counter_top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : counter_top.ngr
Top Level Output File Name         : counter_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 5
#      GND                         : 1
#      INV                         : 2
#      LUT3                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 7
#      FD                          : 3
#      FDE                         : 2
#      FDR                         : 1
#      IDDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 10
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                        4  out of   4656     0%  
 Number of Slice Flip Flops:              7  out of   9312     0%  
 Number of 4 input LUTs:                  3  out of   9312     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                   | Load  |
-----------------------------------+-----------------------------------------+-------+
clk_10MHz                          | DCM_clock_generator/DCM_SP_INST:CLKFX   | 33    |
clk_10MHz                          | DCM_clock_generator/DCM_SP_INST:CLKFX180| 1     |
-----------------------------------+-----------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.133ns (Maximum Frequency: 58.369MHz)
   Minimum input arrival time before clock: 3.779ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 4.937ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_10MHz'
  Clock period: 17.133ns (frequency: 58.369MHz)
  Total number of paths / destination ports: 1085 / 59
-------------------------------------------------------------------------
Delay:               6.853ns (Levels of Logic = 27)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk_10MHz rising 2.5X
  Destination Clock: clk_10MHz rising 2.5X

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            2   0.591   0.622  sec_inst (sec_net)
     SEC:in->out           1   0.704   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.464   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           2   0.804   0.622  sec_inst (sec_net)
     SEC:in->out           1   0.704   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.464   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.059   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.331   0.000  sec_inst (sec_net)
     SEC:in                    0.308          sec_inst
    ----------------------------------------
    Total                      6.853ns (5.609ns logic, 1.244ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_10MHz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.779ns (Levels of Logic = 1)
  Source:            input1 (PAD)
  Destination:       inst_edge_detect/IDDR2_inst (FF)
  Destination Clock: clk_10MHz rising 2.5X +180

  Data Path: input1 to inst_edge_detect/IDDR2_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  input1_IBUF (led_2_OBUF)
     IDDR2:D                   2.114          inst_edge_detect/IDDR2_inst
    ----------------------------------------
    Total                      3.779ns (3.332ns logic, 0.447ns route)
                                       (88.2% logic, 11.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_10MHz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            toogle2 (FF)
  Destination:       led<1> (PAD)
  Source Clock:      clk_10MHz rising 2.5X

  Data Path: toogle2 to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  toogle2 (toogle2)
     OBUF:I->O                 3.272          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.937ns (Levels of Logic = 2)
  Source:            input1 (PAD)
  Destination:       led<2> (PAD)

  Data Path: input1 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  input1_IBUF (led_2_OBUF)
     OBUF:I->O                 3.272          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      4.937ns (4.490ns logic, 0.447ns route)
                                       (90.9% logic, 9.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.42 secs
 
--> 

Total memory usage is 286676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

