#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 29 15:16:50 2024
# Process ID: 44940
# Current directory: C:/Users/c/Desktop/kitchen_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23788 C:\Users\c\Desktop\kitchen_timer\kitchen_timer.xpr
# Log file: C:/Users/c/Desktop/kitchen_timer/vivado.log
# Journal file: C:/Users/c/Desktop/kitchen_timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/c/Desktop/kitchen_timer/kitchen_timer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2024.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 715.219 ; gain = 119.672
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: kitchen_timer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 828.578 ; gain = 64.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kitchen_timer_top' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:23]
	Parameter DELAY_TIME bound to: 21'b101101110001101100000 
WARNING: [Synth 8-6014] Unused sequential element key_value_reg was removed.  [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:56]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'FSM' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/FSM.v:23]
	Parameter WORK_INIT0 bound to: 3'b000 
	Parameter COUNT0 bound to: 3'b001 
	Parameter PAUSE0 bound to: 3'b010 
	Parameter WORK_INIT1 bound to: 3'b100 
	Parameter COUNT1 bound to: 3'b101 
	Parameter PAUSE1 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'FSM' (2#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/FSM.v:23]
INFO: [Synth 8-6157] synthesizing module 'sec_pulse' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/sec_pulse.v:24]
	Parameter fequency bound to: 27'b101111101011110000100000000 
	Parameter max_counter bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sec_pulse' (3#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/sec_pulse.v:24]
INFO: [Synth 8-6157] synthesizing module 'Countdown_time_setup' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_time_setup.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Countdown_time_setup' (4#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_time_setup.v:23]
INFO: [Synth 8-6157] synthesizing module 'reversible_cnt' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:51]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:88]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:102]
INFO: [Synth 8-6155] done synthesizing module 'reversible_cnt' (5#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/reversible_cnt.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (1) of module 'reversible_cnt' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:72]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Countdown_LED' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Countdown_LED' (7#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/Countdown_LED.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (1) of module 'Countdown_LED' [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:124]
INFO: [Synth 8-6155] done synthesizing module 'kitchen_timer_top' (8#1) [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/sources_1/new/kitchen_timer_top.v:23]
WARNING: [Synth 8-3331] design Countdown_time_setup has unconnected port load_en
WARNING: [Synth 8-3331] design sec_pulse has unconnected port cnt_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 874.234 ; gain = 109.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 874.234 ; gain = 109.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 874.234 ; gain = 109.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/constrs_1/new/timer.xdc]
Finished Parsing XDC File [C:/Users/c/Desktop/kitchen_timer/kitchen_timer.srcs/constrs_1/new/timer.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1198.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.379 ; gain = 486.832
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1251.379 ; gain = 486.832
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 17:54:17 2024...
