
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011ab8 <.init>:
   11ab8:	push	{r3, lr}
   11abc:	bl	11cf4 <_start@@Base+0x3c>
   11ac0:	pop	{r3, pc}

Disassembly of section .plt:

00011ac4 <raise@plt-0x14>:
   11ac4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ac8:	ldr	lr, [pc, #4]	; 11ad4 <raise@plt-0x4>
   11acc:	add	lr, pc, lr
   11ad0:	ldr	pc, [lr, #8]!
   11ad4:	andeq	r3, r1, ip, lsr #10

00011ad8 <raise@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #77824	; 0x13000
   11ae0:	ldr	pc, [ip, #1324]!	; 0x52c

00011ae4 <strcmp@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #77824	; 0x13000
   11aec:	ldr	pc, [ip, #1316]!	; 0x524

00011af0 <free@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #77824	; 0x13000
   11af8:	ldr	pc, [ip, #1308]!	; 0x51c

00011afc <time@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #77824	; 0x13000
   11b04:	ldr	pc, [ip, #1300]!	; 0x514

00011b08 <realloc@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #77824	; 0x13000
   11b10:	ldr	pc, [ip, #1292]!	; 0x50c

00011b14 <strcpy@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #77824	; 0x13000
   11b1c:	ldr	pc, [ip, #1284]!	; 0x504

00011b20 <malloc@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #77824	; 0x13000
   11b28:	ldr	pc, [ip, #1276]!	; 0x4fc

00011b2c <__libc_start_main@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #77824	; 0x13000
   11b34:	ldr	pc, [ip, #1268]!	; 0x4f4

00011b38 <__gmon_start__@plt>:
   11b38:	add	ip, pc, #0, 12
   11b3c:	add	ip, ip, #77824	; 0x13000
   11b40:	ldr	pc, [ip, #1260]!	; 0x4ec

00011b44 <strlen@plt>:
   11b44:	add	ip, pc, #0, 12
   11b48:	add	ip, ip, #77824	; 0x13000
   11b4c:	ldr	pc, [ip, #1252]!	; 0x4e4

00011b50 <srand@plt>:
   11b50:	add	ip, pc, #0, 12
   11b54:	add	ip, ip, #77824	; 0x13000
   11b58:	ldr	pc, [ip, #1244]!	; 0x4dc

00011b5c <snprintf@plt>:
   11b5c:	add	ip, pc, #0, 12
   11b60:	add	ip, ip, #77824	; 0x13000
   11b64:	ldr	pc, [ip, #1236]!	; 0x4d4

00011b68 <__isoc99_sscanf@plt>:
   11b68:	add	ip, pc, #0, 12
   11b6c:	add	ip, ip, #77824	; 0x13000
   11b70:	ldr	pc, [ip, #1228]!	; 0x4cc

00011b74 <rand@plt>:
   11b74:	add	ip, pc, #0, 12
   11b78:	add	ip, ip, #77824	; 0x13000
   11b7c:	ldr	pc, [ip, #1220]!	; 0x4c4

00011b80 <abort@plt>:
   11b80:	add	ip, pc, #0, 12
   11b84:	add	ip, ip, #77824	; 0x13000
   11b88:	ldr	pc, [ip, #1212]!	; 0x4bc

Disassembly of section .text:

00011b8c <main@@Base>:
   11b8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b90:	sub	sp, sp, #28
   11b94:	mov	r4, #0
   11b98:	str	r4, [sp, #16]
   11b9c:	bl	11e3c <table_new@@Base>
   11ba0:	mov	r7, r4
   11ba4:	add	r6, sp, #12
   11ba8:	mov	r5, r0
   11bac:	add	r0, sp, #20
   11bb0:	bl	11afc <time@plt>
   11bb4:	bl	11b50 <srand@plt>
   11bb8:	ldr	r1, [pc, #244]	; 11cb4 <main@@Base+0x128>
   11bbc:	mov	r0, r5
   11bc0:	mvn	r3, #0
   11bc4:	add	r2, sp, #16
   11bc8:	add	r1, pc, r1
   11bcc:	bl	12448 <table_register_callback@@Base>
   11bd0:	strh	r7, [sp, #12]
   11bd4:	mov	r2, r4
   11bd8:	strb	r4, [sp, #12]
   11bdc:	mov	r1, r6
   11be0:	add	r4, r4, #1
   11be4:	mov	r0, r5
   11be8:	bl	12770 <table_add_column@@Base>
   11bec:	cmp	r4, #24
   11bf0:	bne	11bd0 <main@@Base+0x44>
   11bf4:	mov	r0, r5
   11bf8:	bl	12710 <table_get_column_length@@Base>
   11bfc:	mov	r7, #0
   11c00:	mov	sl, r7
   11c04:	mov	r9, #64	; 0x40
   11c08:	mov	r8, r0
   11c0c:	mov	r0, r9
   11c10:	bl	11b20 <malloc@plt>
   11c14:	mov	r6, r0
   11c18:	sub	fp, r0, #1
   11c1c:	add	r4, r0, #62	; 0x3e
   11c20:	bl	11b74 <rand@plt>
   11c24:	asr	r3, r0, #31
   11c28:	lsr	r3, r3, #25
   11c2c:	add	r0, r0, r3
   11c30:	and	r0, r0, #127	; 0x7f
   11c34:	sub	r0, r0, r3
   11c38:	strb	r0, [fp, #1]!
   11c3c:	cmp	fp, r4
   11c40:	bne	11c20 <main@@Base+0x94>
   11c44:	mov	r0, r5
   11c48:	strb	sl, [r6, #63]	; 0x3f
   11c4c:	bl	13240 <table_add_row@@Base>
   11c50:	cmp	r8, #0
   11c54:	movgt	r4, #0
   11c58:	ble	11c8c <main@@Base+0x100>
   11c5c:	mov	r1, r4
   11c60:	mov	r0, r5
   11c64:	bl	12a2c <table_get_column_data_type@@Base>
   11c68:	mov	r2, r4
   11c6c:	mov	r3, r6
   11c70:	mov	r1, r7
   11c74:	add	r4, r4, #1
   11c78:	str	r0, [sp]
   11c7c:	mov	r0, r5
   11c80:	bl	13480 <table_set@@Base>
   11c84:	cmp	r8, r4
   11c88:	bne	11c5c <main@@Base+0xd0>
   11c8c:	mov	r0, r6
   11c90:	add	r7, r7, #1
   11c94:	bl	11af0 <free@plt>
   11c98:	cmp	r7, #500	; 0x1f4
   11c9c:	bne	11c0c <main@@Base+0x80>
   11ca0:	mov	r0, r5
   11ca4:	bl	11f20 <table_delete@@Base>
   11ca8:	mov	r0, #0
   11cac:	add	sp, sp, #28
   11cb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11cb4:	andeq	r0, r0, r0, lsl r2

00011cb8 <_start@@Base>:
   11cb8:	mov	fp, #0
   11cbc:	mov	lr, #0
   11cc0:	pop	{r1}		; (ldr r1, [sp], #4)
   11cc4:	mov	r2, sp
   11cc8:	push	{r2}		; (str r2, [sp, #-4]!)
   11ccc:	push	{r0}		; (str r0, [sp, #-4]!)
   11cd0:	ldr	ip, [pc, #16]	; 11ce8 <_start@@Base+0x30>
   11cd4:	push	{ip}		; (str ip, [sp, #-4]!)
   11cd8:	ldr	r0, [pc, #12]	; 11cec <_start@@Base+0x34>
   11cdc:	ldr	r3, [pc, #12]	; 11cf0 <_start@@Base+0x38>
   11ce0:	bl	11b2c <__libc_start_main@plt>
   11ce4:	bl	11b80 <abort@plt>
   11ce8:	andeq	r4, r1, r8, lsl sl
   11cec:	andeq	r1, r1, ip, lsl #23
   11cf0:			; <UNDEFINED> instruction: 0x000149b8
   11cf4:	ldr	r3, [pc, #20]	; 11d10 <_start@@Base+0x58>
   11cf8:	ldr	r2, [pc, #20]	; 11d14 <_start@@Base+0x5c>
   11cfc:	add	r3, pc, r3
   11d00:	ldr	r2, [r3, r2]
   11d04:	cmp	r2, #0
   11d08:	bxeq	lr
   11d0c:	b	11b38 <__gmon_start__@plt>
   11d10:	strdeq	r3, [r1], -ip
   11d14:	andeq	r0, r0, ip, rrx
   11d18:	ldr	r3, [pc, #28]	; 11d3c <_start@@Base+0x84>
   11d1c:	ldr	r0, [pc, #28]	; 11d40 <_start@@Base+0x88>
   11d20:	sub	r3, r3, r0
   11d24:	cmp	r3, #6
   11d28:	bxls	lr
   11d2c:	ldr	r3, [pc, #16]	; 11d44 <_start@@Base+0x8c>
   11d30:	cmp	r3, #0
   11d34:	bxeq	lr
   11d38:	bx	r3
   11d3c:	strheq	r5, [r2], -r7
   11d40:	strheq	r5, [r2], -r4
   11d44:	andeq	r0, r0, r0
   11d48:	ldr	r1, [pc, #36]	; 11d74 <_start@@Base+0xbc>
   11d4c:	ldr	r0, [pc, #36]	; 11d78 <_start@@Base+0xc0>
   11d50:	sub	r1, r1, r0
   11d54:	asr	r1, r1, #2
   11d58:	add	r1, r1, r1, lsr #31
   11d5c:	asrs	r1, r1, #1
   11d60:	bxeq	lr
   11d64:	ldr	r3, [pc, #16]	; 11d7c <_start@@Base+0xc4>
   11d68:	cmp	r3, #0
   11d6c:	bxeq	lr
   11d70:	bx	r3
   11d74:	strheq	r5, [r2], -r4
   11d78:	strheq	r5, [r2], -r4
   11d7c:	andeq	r0, r0, r0
   11d80:	push	{r4, lr}
   11d84:	ldr	r4, [pc, #24]	; 11da4 <_start@@Base+0xec>
   11d88:	ldrb	r3, [r4]
   11d8c:	cmp	r3, #0
   11d90:	popne	{r4, pc}
   11d94:	bl	11d18 <_start@@Base+0x60>
   11d98:	mov	r3, #1
   11d9c:	strb	r3, [r4]
   11da0:	pop	{r4, pc}
   11da4:	strheq	r5, [r2], -r4
   11da8:	ldr	r0, [pc, #40]	; 11dd8 <_start@@Base+0x120>
   11dac:	ldr	r3, [r0]
   11db0:	cmp	r3, #0
   11db4:	bne	11dbc <_start@@Base+0x104>
   11db8:	b	11d48 <_start@@Base+0x90>
   11dbc:	ldr	r3, [pc, #24]	; 11ddc <_start@@Base+0x124>
   11dc0:	cmp	r3, #0
   11dc4:	beq	11db8 <_start@@Base+0x100>
   11dc8:	push	{r4, lr}
   11dcc:	blx	r3
   11dd0:	pop	{r4, lr}
   11dd4:	b	11d48 <_start@@Base+0x90>
   11dd8:	andeq	r4, r2, r4, lsl pc
   11ddc:	andeq	r0, r0, r0
   11de0:	ldr	r1, [sp]
   11de4:	ldr	r2, [r1]
   11de8:	orr	r3, r2, r3
   11dec:	str	r3, [r1]
   11df0:	bx	lr

00011df4 <table_init@@Base>:
   11df4:	mov	r3, #0
   11df8:	mov	r2, #10
   11dfc:	mov	r1, #20
   11e00:	str	r1, [r0, #24]
   11e04:	str	r3, [r0]
   11e08:	str	r3, [r0, #4]
   11e0c:	str	r3, [r0, #12]
   11e10:	str	r3, [r0, #16]
   11e14:	str	r3, [r0, #20]
   11e18:	str	r3, [r0, #28]
   11e1c:	str	r3, [r0, #36]	; 0x24
   11e20:	str	r3, [r0, #40]	; 0x28
   11e24:	str	r3, [r0, #44]	; 0x2c
   11e28:	str	r3, [r0, #32]
   11e2c:	str	r3, [r0, #52]	; 0x34
   11e30:	str	r2, [r0, #8]
   11e34:	str	r2, [r0, #48]	; 0x30
   11e38:	bx	lr

00011e3c <table_new@@Base>:
   11e3c:	push	{r4, lr}
   11e40:	mov	r0, #56	; 0x38
   11e44:	bl	11b20 <malloc@plt>
   11e48:	mov	r4, r0
   11e4c:	bl	11df4 <table_init@@Base>
   11e50:	mov	r0, r4
   11e54:	pop	{r4, pc}

00011e58 <table_destroy@@Base>:
   11e58:	push	{r4, r5, r6, lr}
   11e5c:	subs	r5, r0, #0
   11e60:	popeq	{r4, r5, r6, pc}
   11e64:	mvn	r2, #0
   11e68:	mov	r1, r2
   11e6c:	mov	r3, #64	; 0x40
   11e70:	bl	12688 <table_notify@@Base>
   11e74:	mov	r0, r5
   11e78:	bl	13208 <table_get_row_length@@Base>
   11e7c:	subs	r6, r0, #0
   11e80:	movgt	r4, #0
   11e84:	ble	11ea0 <table_destroy@@Base+0x48>
   11e88:	mov	r1, r4
   11e8c:	mov	r0, r5
   11e90:	add	r4, r4, #1
   11e94:	bl	132f4 <table_row_destroy@@Base>
   11e98:	cmp	r6, r4
   11e9c:	bne	11e88 <table_destroy@@Base+0x30>
   11ea0:	ldr	r0, [r5, #16]
   11ea4:	cmp	r0, #0
   11ea8:	beq	11eb0 <table_destroy@@Base+0x58>
   11eac:	bl	11af0 <free@plt>
   11eb0:	mov	r0, r5
   11eb4:	bl	12710 <table_get_column_length@@Base>
   11eb8:	subs	r6, r0, #0
   11ebc:	movgt	r4, #0
   11ec0:	ble	11edc <table_destroy@@Base+0x84>
   11ec4:	mov	r1, r4
   11ec8:	mov	r0, r5
   11ecc:	add	r4, r4, #1
   11ed0:	bl	12890 <table_column_destroy@@Base>
   11ed4:	cmp	r6, r4
   11ed8:	bne	11ec4 <table_destroy@@Base+0x6c>
   11edc:	ldr	r0, [r5]
   11ee0:	cmp	r0, #0
   11ee4:	beq	11eec <table_destroy@@Base+0x94>
   11ee8:	bl	11af0 <free@plt>
   11eec:	ldr	r0, [r5, #36]	; 0x24
   11ef0:	cmp	r0, #0
   11ef4:	beq	11efc <table_destroy@@Base+0xa4>
   11ef8:	bl	11af0 <free@plt>
   11efc:	ldr	r0, [r5, #40]	; 0x28
   11f00:	cmp	r0, #0
   11f04:	beq	11f0c <table_destroy@@Base+0xb4>
   11f08:	bl	11af0 <free@plt>
   11f0c:	ldr	r0, [r5, #44]	; 0x2c
   11f10:	cmp	r0, #0
   11f14:	popeq	{r4, r5, r6, pc}
   11f18:	pop	{r4, r5, r6, lr}
   11f1c:	b	11af0 <free@plt>

00011f20 <table_delete@@Base>:
   11f20:	push	{r4, lr}
   11f24:	mov	r4, r0
   11f28:	bl	11e58 <table_destroy@@Base>
   11f2c:	mov	r0, r4
   11f30:	pop	{r4, lr}
   11f34:	b	11af0 <free@plt>

00011f38 <table_dupe@@Base>:
   11f38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11f3c:	sub	sp, sp, #16
   11f40:	mov	r6, r0
   11f44:	bl	13208 <table_get_row_length@@Base>
   11f48:	mov	r9, r0
   11f4c:	mov	r0, r6
   11f50:	bl	12710 <table_get_column_length@@Base>
   11f54:	mov	r7, r0
   11f58:	bl	11e3c <table_new@@Base>
   11f5c:	cmp	r7, #0
   11f60:	movgt	r4, #0
   11f64:	mov	r8, r0
   11f68:	ble	11fa4 <table_dupe@@Base+0x6c>
   11f6c:	mov	r1, r4
   11f70:	mov	r0, r6
   11f74:	bl	12a3c <table_get_column_name@@Base>
   11f78:	mov	r1, r4
   11f7c:	add	r4, r4, #1
   11f80:	mov	r5, r0
   11f84:	mov	r0, r6
   11f88:	bl	12a2c <table_get_column_data_type@@Base>
   11f8c:	mov	r1, r5
   11f90:	mov	r2, r0
   11f94:	mov	r0, r8
   11f98:	bl	12770 <table_add_column@@Base>
   11f9c:	cmp	r7, r4
   11fa0:	bne	11f6c <table_dupe@@Base+0x34>
   11fa4:	cmp	r9, #0
   11fa8:	movgt	r5, #0
   11fac:	addgt	sl, sp, #12
   11fb0:	ble	12080 <table_dupe@@Base+0x148>
   11fb4:	mov	r0, r8
   11fb8:	bl	13240 <table_add_row@@Base>
   11fbc:	cmp	r7, #0
   11fc0:	movgt	r4, #0
   11fc4:	ble	12074 <table_dupe@@Base+0x13c>
   11fc8:	mov	r1, r4
   11fcc:	mov	r0, r6
   11fd0:	bl	12a2c <table_get_column_data_type@@Base>
   11fd4:	cmp	r0, #23
   11fd8:	addls	pc, pc, r0, lsl #2
   11fdc:	b	12068 <table_dupe@@Base+0x130>
   11fe0:	b	120dc <table_dupe@@Base+0x1a4>
   11fe4:	b	12350 <table_dupe@@Base+0x418>
   11fe8:	b	12328 <table_dupe@@Base+0x3f0>
   11fec:	b	12300 <table_dupe@@Base+0x3c8>
   11ff0:	b	122d8 <table_dupe@@Base+0x3a0>
   11ff4:	b	123f0 <table_dupe@@Base+0x4b8>
   11ff8:	b	123c8 <table_dupe@@Base+0x490>
   11ffc:	b	123a0 <table_dupe@@Base+0x468>
   12000:	b	12378 <table_dupe@@Base+0x440>
   12004:	b	122b0 <table_dupe@@Base+0x378>
   12008:	b	12288 <table_dupe@@Base+0x350>
   1200c:	b	12260 <table_dupe@@Base+0x328>
   12010:	b	12238 <table_dupe@@Base+0x300>
   12014:	b	12210 <table_dupe@@Base+0x2d8>
   12018:	b	121e8 <table_dupe@@Base+0x2b0>
   1201c:	b	121c0 <table_dupe@@Base+0x288>
   12020:	b	1219c <table_dupe@@Base+0x264>
   12024:	b	12178 <table_dupe@@Base+0x240>
   12028:	b	12154 <table_dupe@@Base+0x21c>
   1202c:	b	1212c <table_dupe@@Base+0x1f4>
   12030:	b	12104 <table_dupe@@Base+0x1cc>
   12034:	b	120b4 <table_dupe@@Base+0x17c>
   12038:	b	1208c <table_dupe@@Base+0x154>
   1203c:	b	12040 <table_dupe@@Base+0x108>
   12040:	mov	r2, r4
   12044:	mov	r1, r5
   12048:	mov	r0, r6
   1204c:	bl	13204 <table_get_ptr@@Base>
   12050:	mov	r3, sl
   12054:	mov	r2, r4
   12058:	mov	r1, r5
   1205c:	str	r0, [sp, #12]
   12060:	mov	r0, r8
   12064:	bl	13b2c <table_set_ptr@@Base>
   12068:	add	r4, r4, #1
   1206c:	cmp	r7, r4
   12070:	bne	11fc8 <table_dupe@@Base+0x90>
   12074:	add	r5, r5, #1
   12078:	cmp	r9, r5
   1207c:	bne	11fb4 <table_dupe@@Base+0x7c>
   12080:	mov	r0, r8
   12084:	add	sp, sp, #16
   12088:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1208c:	mov	r2, r4
   12090:	mov	r1, r5
   12094:	mov	r0, r6
   12098:	bl	13100 <table_get_bool@@Base>
   1209c:	mov	r2, r4
   120a0:	mov	r1, r5
   120a4:	mov	r3, r0
   120a8:	mov	r0, r8
   120ac:	bl	137cc <table_set_bool@@Base>
   120b0:	b	12068 <table_dupe@@Base+0x130>
   120b4:	mov	r2, r4
   120b8:	mov	r1, r5
   120bc:	mov	r0, r6
   120c0:	bl	13200 <table_get_string@@Base>
   120c4:	mov	r2, r4
   120c8:	mov	r1, r5
   120cc:	mov	r3, r0
   120d0:	mov	r0, r8
   120d4:	bl	13ac0 <table_set_string@@Base>
   120d8:	b	12068 <table_dupe@@Base+0x130>
   120dc:	mov	r2, r4
   120e0:	mov	r1, r5
   120e4:	mov	r0, r6
   120e8:	bl	13130 <table_get_int@@Base>
   120ec:	mov	r2, r4
   120f0:	mov	r1, r5
   120f4:	mov	r3, r0
   120f8:	mov	r0, r8
   120fc:	bl	137f4 <table_set_int@@Base>
   12100:	b	12068 <table_dupe@@Base+0x130>
   12104:	mov	r2, r4
   12108:	mov	r1, r5
   1210c:	mov	r0, r6
   12110:	bl	131e8 <table_get_uchar@@Base>
   12114:	mov	r2, r4
   12118:	mov	r1, r5
   1211c:	mov	r3, r0
   12120:	mov	r0, r8
   12124:	bl	13b04 <table_set_uchar@@Base>
   12128:	b	12068 <table_dupe@@Base+0x130>
   1212c:	mov	r2, r4
   12130:	mov	r1, r5
   12134:	mov	r0, r6
   12138:	bl	131f8 <table_get_char@@Base>
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r3, r0
   12148:	mov	r0, r8
   1214c:	bl	13adc <table_set_char@@Base>
   12150:	b	12068 <table_dupe@@Base+0x130>
   12154:	mov	r2, r4
   12158:	mov	r1, r5
   1215c:	mov	r0, r6
   12160:	bl	131d8 <table_get_ldouble@@Base>
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r8
   12170:	bl	13a9c <table_set_ldouble@@Base>
   12174:	b	12068 <table_dupe@@Base+0x130>
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r6
   12184:	bl	131c8 <table_get_double@@Base>
   12188:	mov	r2, r4
   1218c:	mov	r1, r5
   12190:	mov	r0, r8
   12194:	bl	13a78 <table_set_double@@Base>
   12198:	b	12068 <table_dupe@@Base+0x130>
   1219c:	mov	r2, r4
   121a0:	mov	r1, r5
   121a4:	mov	r0, r6
   121a8:	bl	131b8 <table_get_float@@Base>
   121ac:	mov	r2, r4
   121b0:	mov	r1, r5
   121b4:	mov	r0, r8
   121b8:	bl	13a54 <table_set_float@@Base>
   121bc:	b	12068 <table_dupe@@Base+0x130>
   121c0:	mov	r2, r4
   121c4:	mov	r1, r5
   121c8:	mov	r0, r6
   121cc:	bl	131a4 <table_get_ullong@@Base>
   121d0:	mov	r2, r4
   121d4:	strd	r0, [sp]
   121d8:	mov	r1, r5
   121dc:	mov	r0, r8
   121e0:	bl	13a34 <table_set_ullong@@Base>
   121e4:	b	12068 <table_dupe@@Base+0x130>
   121e8:	mov	r2, r4
   121ec:	mov	r1, r5
   121f0:	mov	r0, r6
   121f4:	bl	13190 <table_get_llong@@Base>
   121f8:	mov	r2, r4
   121fc:	strd	r0, [sp]
   12200:	mov	r1, r5
   12204:	mov	r0, r8
   12208:	bl	13a14 <table_set_llong@@Base>
   1220c:	b	12068 <table_dupe@@Base+0x130>
   12210:	mov	r2, r4
   12214:	mov	r1, r5
   12218:	mov	r0, r6
   1221c:	bl	13180 <table_get_ulong@@Base>
   12220:	mov	r2, r4
   12224:	mov	r1, r5
   12228:	mov	r3, r0
   1222c:	mov	r0, r8
   12230:	bl	139ec <table_set_ulong@@Base>
   12234:	b	12068 <table_dupe@@Base+0x130>
   12238:	mov	r2, r4
   1223c:	mov	r1, r5
   12240:	mov	r0, r6
   12244:	bl	13170 <table_get_long@@Base>
   12248:	mov	r2, r4
   1224c:	mov	r1, r5
   12250:	mov	r3, r0
   12254:	mov	r0, r8
   12258:	bl	139c4 <table_set_long@@Base>
   1225c:	b	12068 <table_dupe@@Base+0x130>
   12260:	mov	r2, r4
   12264:	mov	r1, r5
   12268:	mov	r0, r6
   1226c:	bl	1315c <table_get_ushort@@Base>
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r3, r0
   1227c:	mov	r0, r8
   12280:	bl	1399c <table_set_ushort@@Base>
   12284:	b	12068 <table_dupe@@Base+0x130>
   12288:	mov	r2, r4
   1228c:	mov	r1, r5
   12290:	mov	r0, r6
   12294:	bl	13148 <table_get_short@@Base>
   12298:	mov	r2, r4
   1229c:	mov	r1, r5
   122a0:	mov	r3, r0
   122a4:	mov	r0, r8
   122a8:	bl	13974 <table_set_short@@Base>
   122ac:	b	12068 <table_dupe@@Base+0x130>
   122b0:	mov	r2, r4
   122b4:	mov	r1, r5
   122b8:	mov	r0, r6
   122bc:	bl	131b4 <table_get_uint64@@Base>
   122c0:	mov	r2, r4
   122c4:	strd	r0, [sp]
   122c8:	mov	r1, r5
   122cc:	mov	r0, r8
   122d0:	bl	13954 <table_set_uint64@@Base>
   122d4:	b	12068 <table_dupe@@Base+0x130>
   122d8:	mov	r2, r4
   122dc:	mov	r1, r5
   122e0:	mov	r0, r6
   122e4:	bl	13158 <table_get_int16@@Base>
   122e8:	mov	r2, r4
   122ec:	mov	r1, r5
   122f0:	mov	r3, r0
   122f4:	mov	r0, r8
   122f8:	bl	13894 <table_set_int16@@Base>
   122fc:	b	12068 <table_dupe@@Base+0x130>
   12300:	mov	r2, r4
   12304:	mov	r1, r5
   12308:	mov	r0, r6
   1230c:	bl	131fc <table_get_uint8@@Base>
   12310:	mov	r2, r4
   12314:	mov	r1, r5
   12318:	mov	r3, r0
   1231c:	mov	r0, r8
   12320:	bl	1386c <table_set_uint8@@Base>
   12324:	b	12068 <table_dupe@@Base+0x130>
   12328:	mov	r2, r4
   1232c:	mov	r1, r5
   12330:	mov	r0, r6
   12334:	bl	13110 <table_get_int8@@Base>
   12338:	mov	r2, r4
   1233c:	mov	r1, r5
   12340:	mov	r3, r0
   12344:	mov	r0, r8
   12348:	bl	13844 <table_set_int8@@Base>
   1234c:	b	12068 <table_dupe@@Base+0x130>
   12350:	mov	r2, r4
   12354:	mov	r1, r5
   12358:	mov	r0, r6
   1235c:	bl	13144 <table_get_uint@@Base>
   12360:	mov	r2, r4
   12364:	mov	r1, r5
   12368:	mov	r3, r0
   1236c:	mov	r0, r8
   12370:	bl	1381c <table_set_uint@@Base>
   12374:	b	12068 <table_dupe@@Base+0x130>
   12378:	mov	r2, r4
   1237c:	mov	r1, r5
   12380:	mov	r0, r6
   12384:	bl	131a0 <table_get_int64@@Base>
   12388:	mov	r2, r4
   1238c:	strd	r0, [sp]
   12390:	mov	r1, r5
   12394:	mov	r0, r8
   12398:	bl	13934 <table_set_int64@@Base>
   1239c:	b	12068 <table_dupe@@Base+0x130>
   123a0:	mov	r2, r4
   123a4:	mov	r1, r5
   123a8:	mov	r0, r6
   123ac:	bl	13134 <table_get_uint32@@Base>
   123b0:	mov	r2, r4
   123b4:	mov	r1, r5
   123b8:	mov	r3, r0
   123bc:	mov	r0, r8
   123c0:	bl	1390c <table_set_uint32@@Base>
   123c4:	b	12068 <table_dupe@@Base+0x130>
   123c8:	mov	r2, r4
   123cc:	mov	r1, r5
   123d0:	mov	r0, r6
   123d4:	bl	13120 <table_get_int32@@Base>
   123d8:	mov	r2, r4
   123dc:	mov	r1, r5
   123e0:	mov	r3, r0
   123e4:	mov	r0, r8
   123e8:	bl	138e4 <table_set_int32@@Base>
   123ec:	b	12068 <table_dupe@@Base+0x130>
   123f0:	mov	r2, r4
   123f4:	mov	r1, r5
   123f8:	mov	r0, r6
   123fc:	bl	1316c <table_get_uint16@@Base>
   12400:	mov	r2, r4
   12404:	mov	r1, r5
   12408:	mov	r3, r0
   1240c:	mov	r0, r8
   12410:	bl	138bc <table_set_uint16@@Base>
   12414:	b	12068 <table_dupe@@Base+0x130>

00012418 <table_get_major_version@@Base>:
   12418:	mov	r0, #0
   1241c:	bx	lr

00012420 <table_get_minor_version@@Base>:
   12420:	mov	r0, #0
   12424:	bx	lr

00012428 <table_get_patch_version@@Base>:
   12428:	mov	r0, #0
   1242c:	bx	lr

00012430 <table_get_version@@Base>:
   12430:	ldr	r0, [pc, #4]	; 1243c <table_get_version@@Base+0xc>
   12434:	add	r0, pc, r0
   12438:	bx	lr
   1243c:	andeq	r2, r0, r0, lsr r6

00012440 <table_get_callback_length@@Base>:
   12440:	ldr	r0, [r0, #32]
   12444:	bx	lr

00012448 <table_register_callback@@Base>:
   12448:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1244c:	ldr	r5, [r0, #32]
   12450:	cmp	r5, #0
   12454:	ble	124b0 <table_register_callback@@Base+0x68>
   12458:	ldr	lr, [r0, #36]	; 0x24
   1245c:	mov	ip, #0
   12460:	sub	lr, lr, #4
   12464:	b	12474 <table_register_callback@@Base+0x2c>
   12468:	add	ip, ip, #1
   1246c:	cmp	ip, r5
   12470:	beq	124b0 <table_register_callback@@Base+0x68>
   12474:	ldr	r4, [lr, #4]!
   12478:	lsl	r6, ip, #2
   1247c:	cmp	r1, r4
   12480:	bne	12468 <table_register_callback@@Base+0x20>
   12484:	ldr	r4, [r0, #40]	; 0x28
   12488:	ldr	r4, [r4, ip, lsl #2]
   1248c:	cmp	r2, r4
   12490:	bne	12468 <table_register_callback@@Base+0x20>
   12494:	cmp	ip, #0
   12498:	beq	124b0 <table_register_callback@@Base+0x68>
   1249c:	ldr	r1, [r0, #44]	; 0x2c
   124a0:	ldr	r2, [r1, r6]
   124a4:	orr	r3, r2, r3
   124a8:	str	r3, [r1, r6]
   124ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   124b0:	ldr	r8, [r0, #48]	; 0x30
   124b4:	mov	r9, r1
   124b8:	mov	r6, r0
   124bc:	mov	r1, r8
   124c0:	mov	r0, r5
   124c4:	mov	r7, r3
   124c8:	mov	r4, r2
   124cc:	bl	14988 <table_cell_nullify@@Base+0x218>
   124d0:	cmp	r1, #0
   124d4:	beq	12508 <table_register_callback@@Base+0xc0>
   124d8:	mov	r0, r6
   124dc:	bl	12440 <table_get_callback_length@@Base>
   124e0:	ldr	r3, [r6, #36]	; 0x24
   124e4:	str	r9, [r3, r0, lsl #2]
   124e8:	ldr	r3, [r6, #40]	; 0x28
   124ec:	str	r4, [r3, r0, lsl #2]
   124f0:	ldr	r3, [r6, #44]	; 0x2c
   124f4:	str	r7, [r3, r0, lsl #2]
   124f8:	ldr	r3, [r6, #32]
   124fc:	add	r3, r3, #1
   12500:	str	r3, [r6, #32]
   12504:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12508:	ldr	r1, [r6, #52]	; 0x34
   1250c:	ldr	r0, [r6, #36]	; 0x24
   12510:	add	r1, r8, r1
   12514:	str	r1, [r6, #52]	; 0x34
   12518:	lsl	r1, r1, #2
   1251c:	bl	11b08 <realloc@plt>
   12520:	ldr	r1, [r6, #52]	; 0x34
   12524:	lsl	r1, r1, #2
   12528:	str	r0, [r6, #36]	; 0x24
   1252c:	ldr	r0, [r6, #40]	; 0x28
   12530:	bl	11b08 <realloc@plt>
   12534:	ldr	r1, [r6, #52]	; 0x34
   12538:	lsl	r1, r1, #2
   1253c:	str	r0, [r6, #40]	; 0x28
   12540:	ldr	r0, [r6, #44]	; 0x2c
   12544:	bl	11b08 <realloc@plt>
   12548:	str	r0, [r6, #44]	; 0x2c
   1254c:	b	124d8 <table_register_callback@@Base+0x90>

00012550 <table_unregister_callback@@Base>:
   12550:	push	{r4, r5, r6, lr}
   12554:	ldr	lr, [r0, #32]
   12558:	cmp	lr, #0
   1255c:	pople	{r4, r5, r6, pc}
   12560:	ldr	r6, [r0, #36]	; 0x24
   12564:	mov	r3, #0
   12568:	sub	r4, r6, #4
   1256c:	b	1257c <table_unregister_callback@@Base+0x2c>
   12570:	add	r3, r3, #1
   12574:	cmp	r3, lr
   12578:	beq	12648 <table_unregister_callback@@Base+0xf8>
   1257c:	ldr	r5, [r4, #4]!
   12580:	lsl	ip, r3, #2
   12584:	cmp	r1, r5
   12588:	bne	12570 <table_unregister_callback@@Base+0x20>
   1258c:	ldr	r5, [r0, #40]	; 0x28
   12590:	ldr	r5, [r5, r3, lsl #2]
   12594:	cmp	r2, r5
   12598:	bne	12570 <table_unregister_callback@@Base+0x20>
   1259c:	sub	lr, lr, #1
   125a0:	cmp	lr, r3
   125a4:	bgt	125b0 <table_unregister_callback@@Base+0x60>
   125a8:	b	125ec <table_unregister_callback@@Base+0x9c>
   125ac:	ldr	r6, [r0, #36]	; 0x24
   125b0:	add	r2, ip, #4
   125b4:	add	r3, r3, #1
   125b8:	ldr	r1, [r6, r2]
   125bc:	str	r1, [r6, ip]
   125c0:	ldr	r1, [r0, #40]	; 0x28
   125c4:	ldr	lr, [r1, r2]
   125c8:	str	lr, [r1, ip]
   125cc:	ldr	r1, [r0, #44]	; 0x2c
   125d0:	ldr	lr, [r1, r2]
   125d4:	str	lr, [r1, ip]
   125d8:	ldr	lr, [r0, #32]
   125dc:	mov	ip, r2
   125e0:	sub	lr, lr, #1
   125e4:	cmp	lr, r3
   125e8:	bgt	125ac <table_unregister_callback@@Base+0x5c>
   125ec:	ldr	r6, [r0, #48]	; 0x30
   125f0:	str	lr, [r0, #32]
   125f4:	mov	r4, r0
   125f8:	mov	r1, r6
   125fc:	mov	r0, lr
   12600:	bl	14988 <table_cell_nullify@@Base+0x218>
   12604:	cmp	r1, #0
   12608:	popne	{r4, r5, r6, pc}
   1260c:	ldr	r5, [r4, #52]	; 0x34
   12610:	sub	r5, r5, r6
   12614:	cmp	r5, #0
   12618:	str	r5, [r4, #52]	; 0x34
   1261c:	bne	1264c <table_unregister_callback@@Base+0xfc>
   12620:	ldr	r0, [r4, #36]	; 0x24
   12624:	bl	11af0 <free@plt>
   12628:	ldr	r0, [r4, #40]	; 0x28
   1262c:	bl	11af0 <free@plt>
   12630:	ldr	r0, [r4, #44]	; 0x2c
   12634:	bl	11af0 <free@plt>
   12638:	str	r5, [r4, #36]	; 0x24
   1263c:	str	r5, [r4, #40]	; 0x28
   12640:	str	r5, [r4, #44]	; 0x2c
   12644:	pop	{r4, r5, r6, pc}
   12648:	pop	{r4, r5, r6, pc}
   1264c:	lsl	r1, r5, #2
   12650:	ldr	r0, [r4, #36]	; 0x24
   12654:	bl	11b08 <realloc@plt>
   12658:	ldr	r1, [r4, #52]	; 0x34
   1265c:	lsl	r1, r1, #2
   12660:	str	r0, [r4, #36]	; 0x24
   12664:	ldr	r0, [r4, #40]	; 0x28
   12668:	bl	11b08 <realloc@plt>
   1266c:	ldr	r1, [r4, #52]	; 0x34
   12670:	lsl	r1, r1, #2
   12674:	str	r0, [r4, #40]	; 0x28
   12678:	ldr	r0, [r4, #44]	; 0x2c
   1267c:	bl	11b08 <realloc@plt>
   12680:	str	r0, [r4, #44]	; 0x2c
   12684:	pop	{r4, r5, r6, pc}

00012688 <table_notify@@Base>:
   12688:	ldr	ip, [r0, #32]
   1268c:	cmp	ip, #0
   12690:	bxle	lr
   12694:	push	{r4, r5, r6, r7, r8, r9, lr}
   12698:	mov	r6, r3
   1269c:	sub	sp, sp, #12
   126a0:	mov	r8, r2
   126a4:	mov	r7, r1
   126a8:	mov	r5, r0
   126ac:	mov	r4, #0
   126b0:	b	126c0 <table_notify@@Base+0x38>
   126b4:	add	r4, r4, #1
   126b8:	cmp	ip, r4
   126bc:	ble	12708 <table_notify@@Base+0x80>
   126c0:	ldr	r0, [r5, #44]	; 0x2c
   126c4:	ldr	r0, [r0, r4, lsl #2]
   126c8:	tst	r6, r0
   126cc:	beq	126b4 <table_notify@@Base+0x2c>
   126d0:	ldr	r2, [r5, #40]	; 0x28
   126d4:	ldr	r0, [r5, #36]	; 0x24
   126d8:	mov	r3, r6
   126dc:	ldr	r1, [r2, r4, lsl #2]
   126e0:	mov	r2, r8
   126e4:	str	r1, [sp]
   126e8:	mov	r1, r7
   126ec:	ldr	r9, [r0, r4, lsl #2]
   126f0:	mov	r0, r5
   126f4:	blx	r9
   126f8:	ldr	ip, [r5, #32]
   126fc:	add	r4, r4, #1
   12700:	cmp	ip, r4
   12704:	bgt	126c0 <table_notify@@Base+0x38>
   12708:	add	sp, sp, #12
   1270c:	pop	{r4, r5, r6, r7, r8, r9, pc}

00012710 <table_get_column_length@@Base>:
   12710:	ldr	r0, [r0, #4]
   12714:	bx	lr

00012718 <table_get_col_ptr@@Base>:
   12718:	add	r1, r1, r1, lsl #1
   1271c:	ldr	r0, [r0]
   12720:	add	r0, r0, r1, lsl #2
   12724:	bx	lr

00012728 <table_column_init@@Base>:
   12728:	push	{r4, r5, r6, r7, r8, lr}
   1272c:	mov	r5, r2
   12730:	mov	r7, r3
   12734:	ldr	r6, [sp, #24]
   12738:	bl	12718 <table_get_col_ptr@@Base>
   1273c:	mov	r4, r0
   12740:	mov	r0, r5
   12744:	bl	11b44 <strlen@plt>
   12748:	add	r0, r0, #1
   1274c:	bl	11b20 <malloc@plt>
   12750:	subs	r3, r0, #0
   12754:	str	r0, [r4]
   12758:	beq	12764 <table_column_init@@Base+0x3c>
   1275c:	mov	r1, r5
   12760:	bl	11b14 <strcpy@plt>
   12764:	str	r7, [r4, #4]
   12768:	str	r6, [r4, #8]
   1276c:	pop	{r4, r5, r6, r7, r8, pc}

00012770 <table_add_column@@Base>:
   12770:	push	{r4, r5, r6, r7, r8, r9, lr}
   12774:	mov	r5, r0
   12778:	sub	sp, sp, #12
   1277c:	mov	r9, r1
   12780:	mov	r8, r2
   12784:	bl	12710 <table_get_column_length@@Base>
   12788:	ldr	r6, [r5, #8]
   1278c:	mov	r1, r6
   12790:	bl	14988 <table_cell_nullify@@Base+0x218>
   12794:	subs	r4, r1, #0
   12798:	beq	1282c <table_add_column@@Base+0xbc>
   1279c:	mov	r0, r5
   127a0:	bl	13208 <table_get_row_length@@Base>
   127a4:	mov	r6, r0
   127a8:	mov	r0, r5
   127ac:	bl	12710 <table_get_column_length@@Base>
   127b0:	mov	r7, r0
   127b4:	mov	r0, r8
   127b8:	bl	12ef0 <table_get_default_compare_function_for_data_type@@Base>
   127bc:	mov	r3, r8
   127c0:	mov	r2, r9
   127c4:	mov	r1, r7
   127c8:	str	r0, [sp]
   127cc:	mov	r0, r5
   127d0:	bl	12728 <table_column_init@@Base>
   127d4:	cmp	r6, #0
   127d8:	movgt	r4, #0
   127dc:	ble	127fc <table_add_column@@Base+0x8c>
   127e0:	mov	r1, r4
   127e4:	mov	r2, r7
   127e8:	mov	r0, r5
   127ec:	add	r4, r4, #1
   127f0:	bl	14718 <table_cell_init@@Base>
   127f4:	cmp	r6, r4
   127f8:	bne	127e0 <table_add_column@@Base+0x70>
   127fc:	mov	r0, r5
   12800:	bl	12710 <table_get_column_length@@Base>
   12804:	mov	r3, #8
   12808:	mvn	r1, #0
   1280c:	mov	r2, r0
   12810:	mov	r0, r5
   12814:	bl	12688 <table_notify@@Base>
   12818:	ldr	r0, [r5, #4]
   1281c:	add	r3, r0, #1
   12820:	str	r3, [r5, #4]
   12824:	add	sp, sp, #12
   12828:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1282c:	ldr	r1, [r5, #12]
   12830:	ldr	r0, [r5]
   12834:	add	r6, r6, r1
   12838:	str	r6, [r5, #12]
   1283c:	add	r6, r6, r6, lsl #1
   12840:	lsl	r1, r6, #2
   12844:	bl	11b08 <realloc@plt>
   12848:	str	r0, [r5]
   1284c:	mov	r0, r5
   12850:	bl	13208 <table_get_row_length@@Base>
   12854:	subs	r7, r0, #0
   12858:	ble	1279c <table_add_column@@Base+0x2c>
   1285c:	mov	r1, r4
   12860:	mov	r0, r5
   12864:	bl	13210 <table_get_row_ptr@@Base>
   12868:	ldr	r1, [r5, #12]
   1286c:	add	r4, r4, #1
   12870:	lsl	r1, r1, #2
   12874:	mov	r6, r0
   12878:	ldr	r0, [r0]
   1287c:	bl	11b08 <realloc@plt>
   12880:	cmp	r7, r4
   12884:	str	r0, [r6]
   12888:	bne	1285c <table_add_column@@Base+0xec>
   1288c:	b	1279c <table_add_column@@Base+0x2c>

00012890 <table_column_destroy@@Base>:
   12890:	push	{r4, lr}
   12894:	bl	12718 <table_get_col_ptr@@Base>
   12898:	ldr	r0, [r0]
   1289c:	cmp	r0, #0
   128a0:	popeq	{r4, pc}
   128a4:	pop	{r4, lr}
   128a8:	b	11af0 <free@plt>

000128ac <table_remove_column@@Base>:
   128ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   128b0:	mov	r6, r0
   128b4:	mov	r9, r1
   128b8:	bl	12890 <table_column_destroy@@Base>
   128bc:	mov	r0, r6
   128c0:	bl	12710 <table_get_column_length@@Base>
   128c4:	sub	r4, r0, #1
   128c8:	cmp	r9, r4
   128cc:	addlt	r3, r9, r9, lsl #1
   128d0:	movlt	r0, r9
   128d4:	lsllt	r3, r3, #2
   128d8:	bge	12914 <table_remove_column@@Base+0x68>
   128dc:	ldr	r2, [r6]
   128e0:	add	ip, r3, #12
   128e4:	add	r1, r2, ip
   128e8:	add	r0, r0, #1
   128ec:	ldr	r5, [r1, #4]
   128f0:	ldr	lr, [r1, #8]
   128f4:	ldr	r7, [r1]
   128f8:	add	r1, r2, r3
   128fc:	cmp	r0, r4
   12900:	str	r7, [r2, r3]
   12904:	str	r5, [r1, #4]
   12908:	str	lr, [r1, #8]
   1290c:	mov	r3, ip
   12910:	bne	128dc <table_remove_column@@Base+0x30>
   12914:	mov	r0, r6
   12918:	bl	13208 <table_get_row_length@@Base>
   1291c:	subs	r7, r0, #0
   12920:	lslgt	r8, r9, #2
   12924:	movgt	r5, #0
   12928:	ble	12984 <table_remove_column@@Base+0xd8>
   1292c:	mov	r2, r9
   12930:	mov	r1, r5
   12934:	mov	r0, r6
   12938:	bl	1472c <table_cell_destroy@@Base>
   1293c:	mov	r1, r5
   12940:	mov	r0, r6
   12944:	bl	13210 <table_get_row_ptr@@Base>
   12948:	cmp	r9, r4
   1294c:	movlt	r2, r8
   12950:	movlt	r3, r9
   12954:	bge	12978 <table_remove_column@@Base+0xcc>
   12958:	ldr	ip, [r0]
   1295c:	add	r1, r2, #4
   12960:	add	r3, r3, #1
   12964:	ldr	lr, [ip, r1]
   12968:	cmp	r3, r4
   1296c:	str	lr, [ip, r2]
   12970:	mov	r2, r1
   12974:	bne	12958 <table_remove_column@@Base+0xac>
   12978:	add	r5, r5, #1
   1297c:	cmp	r7, r5
   12980:	bne	1292c <table_remove_column@@Base+0x80>
   12984:	ldr	r3, [r6, #4]
   12988:	mov	r0, r6
   1298c:	sub	r3, r3, #1
   12990:	str	r3, [r6, #4]
   12994:	bl	12710 <table_get_column_length@@Base>
   12998:	ldr	r5, [r6, #8]
   1299c:	mov	r1, r5
   129a0:	bl	14988 <table_cell_nullify@@Base+0x218>
   129a4:	subs	r4, r1, #0
   129a8:	beq	129c8 <table_remove_column@@Base+0x11c>
   129ac:	mov	r0, r6
   129b0:	mov	r2, r9
   129b4:	mov	r3, #16
   129b8:	mvn	r1, #0
   129bc:	bl	12688 <table_notify@@Base>
   129c0:	mov	r0, #0
   129c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   129c8:	ldr	r1, [r6, #12]
   129cc:	ldr	r0, [r6]
   129d0:	sub	r1, r1, r5
   129d4:	str	r1, [r6, #12]
   129d8:	add	r1, r1, r1, lsl #1
   129dc:	lsl	r1, r1, #2
   129e0:	bl	11b08 <realloc@plt>
   129e4:	str	r0, [r6]
   129e8:	mov	r0, r6
   129ec:	bl	13208 <table_get_row_length@@Base>
   129f0:	subs	r7, r0, #0
   129f4:	ble	129ac <table_remove_column@@Base+0x100>
   129f8:	mov	r1, r4
   129fc:	mov	r0, r6
   12a00:	bl	13210 <table_get_row_ptr@@Base>
   12a04:	ldr	r1, [r6, #12]
   12a08:	add	r4, r4, #1
   12a0c:	lsl	r1, r1, #2
   12a10:	mov	r5, r0
   12a14:	ldr	r0, [r0]
   12a18:	bl	11b08 <realloc@plt>
   12a1c:	cmp	r7, r4
   12a20:	str	r0, [r5]
   12a24:	bne	129f8 <table_remove_column@@Base+0x14c>
   12a28:	b	129ac <table_remove_column@@Base+0x100>

00012a2c <table_get_column_data_type@@Base>:
   12a2c:	push	{r4, lr}
   12a30:	bl	12718 <table_get_col_ptr@@Base>
   12a34:	ldr	r0, [r0, #4]
   12a38:	pop	{r4, pc}

00012a3c <table_get_column_name@@Base>:
   12a3c:	push	{r4, lr}
   12a40:	bl	12718 <table_get_col_ptr@@Base>
   12a44:	ldr	r0, [r0]
   12a48:	pop	{r4, pc}

00012a4c <table_get_column@@Base>:
   12a4c:	push	{r4, r5, r6, r7, r8, lr}
   12a50:	mov	r6, r1
   12a54:	mov	r5, r0
   12a58:	bl	12710 <table_get_column_length@@Base>
   12a5c:	subs	r7, r0, #0
   12a60:	ble	12aa8 <table_get_column@@Base+0x5c>
   12a64:	mov	r4, #0
   12a68:	b	12a78 <table_get_column@@Base+0x2c>
   12a6c:	add	r4, r4, #1
   12a70:	cmp	r7, r4
   12a74:	beq	12a9c <table_get_column@@Base+0x50>
   12a78:	mov	r1, r4
   12a7c:	mov	r0, r5
   12a80:	bl	12a3c <table_get_column_name@@Base>
   12a84:	mov	r1, r6
   12a88:	bl	11ae4 <strcmp@plt>
   12a8c:	cmp	r0, #0
   12a90:	bne	12a6c <table_get_column@@Base+0x20>
   12a94:	mov	r0, r4
   12a98:	pop	{r4, r5, r6, r7, r8, pc}
   12a9c:	mvn	r4, #0
   12aa0:	mov	r0, r4
   12aa4:	pop	{r4, r5, r6, r7, r8, pc}
   12aa8:	mvneq	r4, #0
   12aac:	movne	r4, #0
   12ab0:	b	12a94 <table_get_column@@Base+0x48>

00012ab4 <table_get_column_compare_function@@Base>:
   12ab4:	push	{r4, lr}
   12ab8:	bl	12718 <table_get_col_ptr@@Base>
   12abc:	ldr	r0, [r0, #8]
   12ac0:	pop	{r4, pc}

00012ac4 <table_set_column_compare_function@@Base>:
   12ac4:	push	{r4, lr}
   12ac8:	mov	r4, r2
   12acc:	bl	12718 <table_get_col_ptr@@Base>
   12ad0:	str	r4, [r0, #8]
   12ad4:	pop	{r4, pc}

00012ad8 <table_compare_bool@@Base>:
   12ad8:	cmp	r0, #0
   12adc:	beq	12b0c <table_compare_bool@@Base+0x34>
   12ae0:	cmp	r1, #0
   12ae4:	beq	12b04 <table_compare_bool@@Base+0x2c>
   12ae8:	ldrb	r2, [r0]
   12aec:	ldrb	r3, [r1]
   12af0:	cmp	r2, r3
   12af4:	bgt	12b04 <table_compare_bool@@Base+0x2c>
   12af8:	mvnlt	r0, #0
   12afc:	movge	r0, #0
   12b00:	bx	lr
   12b04:	mov	r0, #1
   12b08:	bx	lr
   12b0c:	adds	r0, r1, #0
   12b10:	mvnne	r0, #0
   12b14:	bx	lr

00012b18 <table_compare_int8@@Base>:
   12b18:	cmp	r0, #0
   12b1c:	beq	12b4c <table_compare_int8@@Base+0x34>
   12b20:	cmp	r1, #0
   12b24:	beq	12b44 <table_compare_int8@@Base+0x2c>
   12b28:	ldrsb	r2, [r0]
   12b2c:	ldrsb	r3, [r1]
   12b30:	cmp	r2, r3
   12b34:	bgt	12b44 <table_compare_int8@@Base+0x2c>
   12b38:	mvnlt	r0, #0
   12b3c:	movge	r0, #0
   12b40:	bx	lr
   12b44:	mov	r0, #1
   12b48:	bx	lr
   12b4c:	adds	r0, r1, #0
   12b50:	mvnne	r0, #0
   12b54:	bx	lr

00012b58 <table_compare_int32@@Base>:
   12b58:	cmp	r0, #0
   12b5c:	beq	12b8c <table_compare_int32@@Base+0x34>
   12b60:	cmp	r1, #0
   12b64:	beq	12b84 <table_compare_int32@@Base+0x2c>
   12b68:	ldr	r2, [r0]
   12b6c:	ldr	r3, [r1]
   12b70:	cmp	r2, r3
   12b74:	bgt	12b84 <table_compare_int32@@Base+0x2c>
   12b78:	mvnlt	r0, #0
   12b7c:	movge	r0, #0
   12b80:	bx	lr
   12b84:	mov	r0, #1
   12b88:	bx	lr
   12b8c:	adds	r0, r1, #0
   12b90:	mvnne	r0, #0
   12b94:	bx	lr

00012b98 <table_compare_uint32@@Base>:
   12b98:	cmp	r0, #0
   12b9c:	beq	12bcc <table_compare_uint32@@Base+0x34>
   12ba0:	cmp	r1, #0
   12ba4:	beq	12bc4 <table_compare_uint32@@Base+0x2c>
   12ba8:	ldr	r2, [r0]
   12bac:	ldr	r3, [r1]
   12bb0:	cmp	r2, r3
   12bb4:	bhi	12bc4 <table_compare_uint32@@Base+0x2c>
   12bb8:	mvncc	r0, #0
   12bbc:	movcs	r0, #0
   12bc0:	bx	lr
   12bc4:	mov	r0, #1
   12bc8:	bx	lr
   12bcc:	adds	r0, r1, #0
   12bd0:	mvnne	r0, #0
   12bd4:	bx	lr

00012bd8 <table_compare_uint64@@Base>:
   12bd8:	cmp	r0, #0
   12bdc:	beq	12c14 <table_compare_uint64@@Base+0x3c>
   12be0:	cmp	r1, #0
   12be4:	beq	12c20 <table_compare_uint64@@Base+0x48>
   12be8:	ldrd	r2, [r1]
   12bec:	push	{r4, r5}
   12bf0:	ldrd	r4, [r0]
   12bf4:	cmp	r5, r3
   12bf8:	cmpeq	r4, r2
   12bfc:	movhi	r0, #1
   12c00:	bhi	12c0c <table_compare_uint64@@Base+0x34>
   12c04:	mvncc	r0, #0
   12c08:	movcs	r0, #0
   12c0c:	pop	{r4, r5}
   12c10:	bx	lr
   12c14:	adds	r0, r1, #0
   12c18:	mvnne	r0, #0
   12c1c:	bx	lr
   12c20:	mov	r0, #1
   12c24:	bx	lr

00012c28 <table_compare_short@@Base>:
   12c28:	cmp	r0, #0
   12c2c:	beq	12c5c <table_compare_short@@Base+0x34>
   12c30:	cmp	r1, #0
   12c34:	beq	12c54 <table_compare_short@@Base+0x2c>
   12c38:	ldrsh	r2, [r0]
   12c3c:	ldrsh	r3, [r1]
   12c40:	cmp	r2, r3
   12c44:	bgt	12c54 <table_compare_short@@Base+0x2c>
   12c48:	mvnlt	r0, #0
   12c4c:	movge	r0, #0
   12c50:	bx	lr
   12c54:	mov	r0, #1
   12c58:	bx	lr
   12c5c:	adds	r0, r1, #0
   12c60:	mvnne	r0, #0
   12c64:	bx	lr

00012c68 <table_compare_ushort@@Base>:
   12c68:	cmp	r0, #0
   12c6c:	beq	12c9c <table_compare_ushort@@Base+0x34>
   12c70:	cmp	r1, #0
   12c74:	beq	12c94 <table_compare_ushort@@Base+0x2c>
   12c78:	ldrh	r2, [r0]
   12c7c:	ldrh	r3, [r1]
   12c80:	cmp	r2, r3
   12c84:	bhi	12c94 <table_compare_ushort@@Base+0x2c>
   12c88:	mvncc	r0, #0
   12c8c:	movcs	r0, #0
   12c90:	bx	lr
   12c94:	mov	r0, #1
   12c98:	bx	lr
   12c9c:	adds	r0, r1, #0
   12ca0:	mvnne	r0, #0
   12ca4:	bx	lr

00012ca8 <table_compare_long@@Base>:
   12ca8:	cmp	r0, #0
   12cac:	beq	12cdc <table_compare_long@@Base+0x34>
   12cb0:	cmp	r1, #0
   12cb4:	beq	12cd4 <table_compare_long@@Base+0x2c>
   12cb8:	ldr	r2, [r0]
   12cbc:	ldr	r3, [r1]
   12cc0:	cmp	r2, r3
   12cc4:	bgt	12cd4 <table_compare_long@@Base+0x2c>
   12cc8:	mvnlt	r0, #0
   12ccc:	movge	r0, #0
   12cd0:	bx	lr
   12cd4:	mov	r0, #1
   12cd8:	bx	lr
   12cdc:	adds	r0, r1, #0
   12ce0:	mvnne	r0, #0
   12ce4:	bx	lr

00012ce8 <table_compare_llong@@Base>:
   12ce8:	cmp	r0, #0
   12cec:	beq	12d2c <table_compare_llong@@Base+0x44>
   12cf0:	cmp	r1, #0
   12cf4:	beq	12d38 <table_compare_llong@@Base+0x50>
   12cf8:	ldrd	r2, [r1]
   12cfc:	push	{r4, r5}
   12d00:	ldrd	r4, [r0]
   12d04:	cmp	r2, r4
   12d08:	sbcs	r1, r3, r5
   12d0c:	movlt	r0, #1
   12d10:	blt	12d24 <table_compare_llong@@Base+0x3c>
   12d14:	cmp	r4, r2
   12d18:	sbcs	r3, r5, r3
   12d1c:	mvnlt	r0, #0
   12d20:	movge	r0, #0
   12d24:	pop	{r4, r5}
   12d28:	bx	lr
   12d2c:	adds	r0, r1, #0
   12d30:	mvnne	r0, #0
   12d34:	bx	lr
   12d38:	mov	r0, #1
   12d3c:	bx	lr

00012d40 <table_compare_ullong@@Base>:
   12d40:	cmp	r0, #0
   12d44:	beq	12d74 <table_compare_ullong@@Base+0x34>
   12d48:	cmp	r1, #0
   12d4c:	beq	12d6c <table_compare_ullong@@Base+0x2c>
   12d50:	ldr	r2, [r0]
   12d54:	ldr	r3, [r1]
   12d58:	cmp	r2, r3
   12d5c:	bhi	12d6c <table_compare_ullong@@Base+0x2c>
   12d60:	mvncc	r0, #0
   12d64:	movcs	r0, #0
   12d68:	bx	lr
   12d6c:	mov	r0, #1
   12d70:	bx	lr
   12d74:	adds	r0, r1, #0
   12d78:	mvnne	r0, #0
   12d7c:	bx	lr

00012d80 <table_compare_float@@Base>:
   12d80:	cmp	r0, #0
   12d84:	beq	12db8 <table_compare_float@@Base+0x38>
   12d88:	cmp	r1, #0
   12d8c:	beq	12db0 <table_compare_float@@Base+0x30>
   12d90:	vldr	s14, [r0]
   12d94:	vldr	s15, [r1]
   12d98:	vcmpe.f32	s14, s15
   12d9c:	vmrs	APSR_nzcv, fpscr
   12da0:	bgt	12db0 <table_compare_float@@Base+0x30>
   12da4:	mvnmi	r0, #0
   12da8:	movpl	r0, #0
   12dac:	bx	lr
   12db0:	mov	r0, #1
   12db4:	bx	lr
   12db8:	adds	r0, r1, #0
   12dbc:	mvnne	r0, #0
   12dc0:	bx	lr

00012dc4 <table_compare_double@@Base>:
   12dc4:	cmp	r0, #0
   12dc8:	beq	12dfc <table_compare_double@@Base+0x38>
   12dcc:	cmp	r1, #0
   12dd0:	beq	12df4 <table_compare_double@@Base+0x30>
   12dd4:	vldr	d6, [r0]
   12dd8:	vldr	d7, [r1]
   12ddc:	vcmpe.f64	d6, d7
   12de0:	vmrs	APSR_nzcv, fpscr
   12de4:	bgt	12df4 <table_compare_double@@Base+0x30>
   12de8:	mvnmi	r0, #0
   12dec:	movpl	r0, #0
   12df0:	bx	lr
   12df4:	mov	r0, #1
   12df8:	bx	lr
   12dfc:	adds	r0, r1, #0
   12e00:	mvnne	r0, #0
   12e04:	bx	lr

00012e08 <table_compare_ldouble@@Base>:
   12e08:	cmp	r0, #0
   12e0c:	beq	12e40 <table_compare_ldouble@@Base+0x38>
   12e10:	cmp	r1, #0
   12e14:	beq	12e38 <table_compare_ldouble@@Base+0x30>
   12e18:	vldr	d6, [r0]
   12e1c:	vldr	d7, [r1]
   12e20:	vcmpe.f64	d6, d7
   12e24:	vmrs	APSR_nzcv, fpscr
   12e28:	bgt	12e38 <table_compare_ldouble@@Base+0x30>
   12e2c:	mvnmi	r0, #0
   12e30:	movpl	r0, #0
   12e34:	bx	lr
   12e38:	mov	r0, #1
   12e3c:	bx	lr
   12e40:	adds	r0, r1, #0
   12e44:	mvnne	r0, #0
   12e48:	bx	lr

00012e4c <table_compare_uchar@@Base>:
   12e4c:	cmp	r0, #0
   12e50:	beq	12e80 <table_compare_uchar@@Base+0x34>
   12e54:	cmp	r1, #0
   12e58:	beq	12e78 <table_compare_uchar@@Base+0x2c>
   12e5c:	ldrb	r2, [r0]
   12e60:	ldrb	r3, [r1]
   12e64:	cmp	r2, r3
   12e68:	bhi	12e78 <table_compare_uchar@@Base+0x2c>
   12e6c:	mvncc	r0, #0
   12e70:	movcs	r0, #0
   12e74:	bx	lr
   12e78:	mov	r0, #1
   12e7c:	bx	lr
   12e80:	adds	r0, r1, #0
   12e84:	mvnne	r0, #0
   12e88:	bx	lr

00012e8c <table_compare_ptr@@Base>:
   12e8c:	cmp	r0, r1
   12e90:	bhi	12ea0 <table_compare_ptr@@Base+0x14>
   12e94:	mvncc	r0, #0
   12e98:	movcs	r0, #0
   12e9c:	bx	lr
   12ea0:	mov	r0, #1
   12ea4:	bx	lr

00012ea8 <table_compare_string@@Base>:
   12ea8:	cmp	r0, #0
   12eac:	beq	12ebc <table_compare_string@@Base+0x14>
   12eb0:	cmp	r1, #0
   12eb4:	beq	12ec8 <table_compare_string@@Base+0x20>
   12eb8:	b	11ae4 <strcmp@plt>
   12ebc:	adds	r0, r1, #0
   12ec0:	mvnne	r0, #0
   12ec4:	bx	lr
   12ec8:	mov	r0, #1
   12ecc:	bx	lr

00012ed0 <table_compare_uint16@@Base>:
   12ed0:	b	12c68 <table_compare_ushort@@Base>

00012ed4 <table_compare_int16@@Base>:
   12ed4:	b	12c28 <table_compare_short@@Base>

00012ed8 <table_compare_int64@@Base>:
   12ed8:	b	12ce8 <table_compare_llong@@Base>

00012edc <table_compare_char@@Base>:
   12edc:	b	12e4c <table_compare_uchar@@Base>

00012ee0 <table_compare_uint8@@Base>:
   12ee0:	b	12e4c <table_compare_uchar@@Base>

00012ee4 <table_compare_ulong@@Base>:
   12ee4:	b	12d40 <table_compare_ullong@@Base>

00012ee8 <table_compare_uint@@Base>:
   12ee8:	b	12b98 <table_compare_uint32@@Base>

00012eec <table_compare_int@@Base>:
   12eec:	b	12b58 <table_compare_int32@@Base>

00012ef0 <table_get_default_compare_function_for_data_type@@Base>:
   12ef0:	ldr	r3, [pc, #404]	; 1308c <table_get_default_compare_function_for_data_type@@Base+0x19c>
   12ef4:	add	r3, pc, r3
   12ef8:	cmp	r0, #23
   12efc:	addls	pc, pc, r0, lsl #2
   12f00:	b	13084 <table_get_default_compare_function_for_data_type@@Base+0x194>
   12f04:	b	13078 <table_get_default_compare_function_for_data_type@@Base+0x188>
   12f08:	b	1306c <table_get_default_compare_function_for_data_type@@Base+0x17c>
   12f0c:	b	13060 <table_get_default_compare_function_for_data_type@@Base+0x170>
   12f10:	b	13054 <table_get_default_compare_function_for_data_type@@Base+0x164>
   12f14:	b	13048 <table_get_default_compare_function_for_data_type@@Base+0x158>
   12f18:	b	1303c <table_get_default_compare_function_for_data_type@@Base+0x14c>
   12f1c:	b	13030 <table_get_default_compare_function_for_data_type@@Base+0x140>
   12f20:	b	13024 <table_get_default_compare_function_for_data_type@@Base+0x134>
   12f24:	b	13018 <table_get_default_compare_function_for_data_type@@Base+0x128>
   12f28:	b	1300c <table_get_default_compare_function_for_data_type@@Base+0x11c>
   12f2c:	b	13000 <table_get_default_compare_function_for_data_type@@Base+0x110>
   12f30:	b	12ff4 <table_get_default_compare_function_for_data_type@@Base+0x104>
   12f34:	b	12fe8 <table_get_default_compare_function_for_data_type@@Base+0xf8>
   12f38:	b	12fdc <table_get_default_compare_function_for_data_type@@Base+0xec>
   12f3c:	b	12fd0 <table_get_default_compare_function_for_data_type@@Base+0xe0>
   12f40:	b	12fc4 <table_get_default_compare_function_for_data_type@@Base+0xd4>
   12f44:	b	12fb8 <table_get_default_compare_function_for_data_type@@Base+0xc8>
   12f48:	b	12fac <table_get_default_compare_function_for_data_type@@Base+0xbc>
   12f4c:	b	12fa0 <table_get_default_compare_function_for_data_type@@Base+0xb0>
   12f50:	b	12f94 <table_get_default_compare_function_for_data_type@@Base+0xa4>
   12f54:	b	12f88 <table_get_default_compare_function_for_data_type@@Base+0x98>
   12f58:	b	12f7c <table_get_default_compare_function_for_data_type@@Base+0x8c>
   12f5c:	b	12f70 <table_get_default_compare_function_for_data_type@@Base+0x80>
   12f60:	b	12f64 <table_get_default_compare_function_for_data_type@@Base+0x74>
   12f64:	ldr	r2, [pc, #292]	; 13090 <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   12f68:	ldr	r0, [r3, r2]
   12f6c:	bx	lr
   12f70:	ldr	r2, [pc, #284]	; 13094 <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   12f74:	ldr	r0, [r3, r2]
   12f78:	bx	lr
   12f7c:	ldr	r2, [pc, #276]	; 13098 <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   12f80:	ldr	r0, [r3, r2]
   12f84:	bx	lr
   12f88:	ldr	r2, [pc, #268]	; 1309c <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   12f8c:	ldr	r0, [r3, r2]
   12f90:	bx	lr
   12f94:	ldr	r2, [pc, #260]	; 130a0 <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   12f98:	ldr	r0, [r3, r2]
   12f9c:	bx	lr
   12fa0:	ldr	r2, [pc, #252]	; 130a4 <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   12fa4:	ldr	r0, [r3, r2]
   12fa8:	bx	lr
   12fac:	ldr	r2, [pc, #244]	; 130a8 <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   12fb0:	ldr	r0, [r3, r2]
   12fb4:	bx	lr
   12fb8:	ldr	r2, [pc, #236]	; 130ac <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   12fbc:	ldr	r0, [r3, r2]
   12fc0:	bx	lr
   12fc4:	ldr	r2, [pc, #228]	; 130b0 <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   12fc8:	ldr	r0, [r3, r2]
   12fcc:	bx	lr
   12fd0:	ldr	r2, [pc, #220]	; 130b4 <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   12fd4:	ldr	r0, [r3, r2]
   12fd8:	bx	lr
   12fdc:	ldr	r2, [pc, #212]	; 130b8 <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   12fe0:	ldr	r0, [r3, r2]
   12fe4:	bx	lr
   12fe8:	ldr	r2, [pc, #204]	; 130bc <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   12fec:	ldr	r0, [r3, r2]
   12ff0:	bx	lr
   12ff4:	ldr	r2, [pc, #196]	; 130c0 <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   12ff8:	ldr	r0, [r3, r2]
   12ffc:	bx	lr
   13000:	ldr	r2, [pc, #188]	; 130c4 <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   13004:	ldr	r0, [r3, r2]
   13008:	bx	lr
   1300c:	ldr	r2, [pc, #180]	; 130c8 <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   13010:	ldr	r0, [r3, r2]
   13014:	bx	lr
   13018:	ldr	r2, [pc, #172]	; 130cc <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   1301c:	ldr	r0, [r3, r2]
   13020:	bx	lr
   13024:	ldr	r2, [pc, #164]	; 130d0 <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   13028:	ldr	r0, [r3, r2]
   1302c:	bx	lr
   13030:	ldr	r2, [pc, #156]	; 130d4 <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   13034:	ldr	r0, [r3, r2]
   13038:	bx	lr
   1303c:	ldr	r2, [pc, #148]	; 130d8 <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   13040:	ldr	r0, [r3, r2]
   13044:	bx	lr
   13048:	ldr	r2, [pc, #140]	; 130dc <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   1304c:	ldr	r0, [r3, r2]
   13050:	bx	lr
   13054:	ldr	r2, [pc, #132]	; 130e0 <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   13058:	ldr	r0, [r3, r2]
   1305c:	bx	lr
   13060:	ldr	r2, [pc, #124]	; 130e4 <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   13064:	ldr	r0, [r3, r2]
   13068:	bx	lr
   1306c:	ldr	r2, [pc, #116]	; 130e8 <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   13070:	ldr	r0, [r3, r2]
   13074:	bx	lr
   13078:	ldr	r2, [pc, #108]	; 130ec <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   1307c:	ldr	r0, [r3, r2]
   13080:	bx	lr
   13084:	mov	r0, #0
   13088:	bx	lr
   1308c:	andeq	r2, r1, r4, lsl #2
   13090:	andeq	r0, r0, r4, ror r0
   13094:	andeq	r0, r0, r0, asr r0
   13098:	muleq	r0, ip, r0
   1309c:	andeq	r0, r0, r4, lsr #1
   130a0:	andeq	r0, r0, r4, asr r0
   130a4:	andeq	r0, r0, ip, asr #32
   130a8:	andeq	r0, r0, r8, asr r0
   130ac:	andeq	r0, r0, ip, asr r0
   130b0:	andeq	r0, r0, ip, lsl #1
   130b4:	andeq	r0, r0, r4, lsl #1
   130b8:	andeq	r0, r0, r8, lsl #1
   130bc:	andeq	r0, r0, r0, lsl #1
   130c0:	andeq	r0, r0, r0, rrx
   130c4:	andeq	r0, r0, r8, rrx
   130c8:	andeq	r0, r0, r8, ror r0
   130cc:	andeq	r0, r0, r0, lsr #1
   130d0:	muleq	r0, r4, r0
   130d4:	andeq	r0, r0, ip, ror r0
   130d8:	andeq	r0, r0, r4, rrx
   130dc:	muleq	r0, r8, r0
   130e0:	muleq	r0, r0, r0
   130e4:	andeq	r0, r0, r8, asr #32
   130e8:	andeq	r0, r0, r8, lsr #1
   130ec:	andeq	r0, r0, r0, ror r0

000130f0 <table_get@@Base>:
   130f0:	push	{r4, lr}
   130f4:	bl	14700 <table_get_cell_ptr@@Base>
   130f8:	ldr	r0, [r0]
   130fc:	pop	{r4, pc}

00013100 <table_get_bool@@Base>:
   13100:	push	{r4, lr}
   13104:	bl	130f0 <table_get@@Base>
   13108:	ldrb	r0, [r0]
   1310c:	pop	{r4, pc}

00013110 <table_get_int8@@Base>:
   13110:	push	{r4, lr}
   13114:	bl	130f0 <table_get@@Base>
   13118:	ldrsb	r0, [r0]
   1311c:	pop	{r4, pc}

00013120 <table_get_int32@@Base>:
   13120:	push	{r4, lr}
   13124:	bl	130f0 <table_get@@Base>
   13128:	ldr	r0, [r0]
   1312c:	pop	{r4, pc}

00013130 <table_get_int@@Base>:
   13130:	b	13120 <table_get_int32@@Base>

00013134 <table_get_uint32@@Base>:
   13134:	push	{r4, lr}
   13138:	bl	130f0 <table_get@@Base>
   1313c:	ldr	r0, [r0]
   13140:	pop	{r4, pc}

00013144 <table_get_uint@@Base>:
   13144:	b	13134 <table_get_uint32@@Base>

00013148 <table_get_short@@Base>:
   13148:	push	{r4, lr}
   1314c:	bl	130f0 <table_get@@Base>
   13150:	ldrsh	r0, [r0]
   13154:	pop	{r4, pc}

00013158 <table_get_int16@@Base>:
   13158:	b	13148 <table_get_short@@Base>

0001315c <table_get_ushort@@Base>:
   1315c:	push	{r4, lr}
   13160:	bl	130f0 <table_get@@Base>
   13164:	ldrh	r0, [r0]
   13168:	pop	{r4, pc}

0001316c <table_get_uint16@@Base>:
   1316c:	b	1315c <table_get_ushort@@Base>

00013170 <table_get_long@@Base>:
   13170:	push	{r4, lr}
   13174:	bl	130f0 <table_get@@Base>
   13178:	ldr	r0, [r0]
   1317c:	pop	{r4, pc}

00013180 <table_get_ulong@@Base>:
   13180:	push	{r4, lr}
   13184:	bl	130f0 <table_get@@Base>
   13188:	ldr	r0, [r0]
   1318c:	pop	{r4, pc}

00013190 <table_get_llong@@Base>:
   13190:	push	{r4, lr}
   13194:	bl	130f0 <table_get@@Base>
   13198:	ldrd	r0, [r0]
   1319c:	pop	{r4, pc}

000131a0 <table_get_int64@@Base>:
   131a0:	b	13190 <table_get_llong@@Base>

000131a4 <table_get_ullong@@Base>:
   131a4:	push	{r4, lr}
   131a8:	bl	130f0 <table_get@@Base>
   131ac:	ldrd	r0, [r0]
   131b0:	pop	{r4, pc}

000131b4 <table_get_uint64@@Base>:
   131b4:	b	131a4 <table_get_ullong@@Base>

000131b8 <table_get_float@@Base>:
   131b8:	push	{r4, lr}
   131bc:	bl	130f0 <table_get@@Base>
   131c0:	vldr	s0, [r0]
   131c4:	pop	{r4, pc}

000131c8 <table_get_double@@Base>:
   131c8:	push	{r4, lr}
   131cc:	bl	130f0 <table_get@@Base>
   131d0:	vldr	d0, [r0]
   131d4:	pop	{r4, pc}

000131d8 <table_get_ldouble@@Base>:
   131d8:	push	{r4, lr}
   131dc:	bl	130f0 <table_get@@Base>
   131e0:	vldr	d0, [r0]
   131e4:	pop	{r4, pc}

000131e8 <table_get_uchar@@Base>:
   131e8:	push	{r4, lr}
   131ec:	bl	130f0 <table_get@@Base>
   131f0:	ldrb	r0, [r0]
   131f4:	pop	{r4, pc}

000131f8 <table_get_char@@Base>:
   131f8:	b	131e8 <table_get_uchar@@Base>

000131fc <table_get_uint8@@Base>:
   131fc:	b	131e8 <table_get_uchar@@Base>

00013200 <table_get_string@@Base>:
   13200:	b	130f0 <table_get@@Base>

00013204 <table_get_ptr@@Base>:
   13204:	b	130f0 <table_get@@Base>

00013208 <table_get_row_length@@Base>:
   13208:	ldr	r0, [r0, #20]
   1320c:	bx	lr

00013210 <table_get_row_ptr@@Base>:
   13210:	ldr	r0, [r0, #16]
   13214:	add	r0, r0, r1, lsl #2
   13218:	bx	lr

0001321c <table_row_init@@Base>:
   1321c:	push	{r4, r5, r6, lr}
   13220:	mov	r5, r0
   13224:	bl	13210 <table_get_row_ptr@@Base>
   13228:	mov	r4, r0
   1322c:	ldr	r0, [r5, #12]
   13230:	lsl	r0, r0, #2
   13234:	bl	11b20 <malloc@plt>
   13238:	str	r0, [r4]
   1323c:	pop	{r4, r5, r6, pc}

00013240 <table_add_row@@Base>:
   13240:	push	{r4, r5, r6, r7, r8, lr}
   13244:	mov	r5, r0
   13248:	bl	13208 <table_get_row_length@@Base>
   1324c:	ldr	r4, [r5, #24]
   13250:	mov	r1, r4
   13254:	bl	14988 <table_cell_nullify@@Base+0x218>
   13258:	cmp	r1, #0
   1325c:	bne	1327c <table_add_row@@Base+0x3c>
   13260:	ldr	r1, [r5, #28]
   13264:	ldr	r0, [r5, #16]
   13268:	add	r1, r4, r1
   1326c:	str	r1, [r5, #28]
   13270:	lsl	r1, r1, #2
   13274:	bl	11b08 <realloc@plt>
   13278:	str	r0, [r5, #16]
   1327c:	mov	r0, r5
   13280:	bl	13208 <table_get_row_length@@Base>
   13284:	mov	r6, r0
   13288:	mov	r0, r5
   1328c:	bl	12710 <table_get_column_length@@Base>
   13290:	mov	r1, r6
   13294:	mov	r7, r0
   13298:	mov	r0, r5
   1329c:	bl	1321c <table_row_init@@Base>
   132a0:	cmp	r7, #0
   132a4:	ble	132c8 <table_add_row@@Base+0x88>
   132a8:	mov	r4, #0
   132ac:	mov	r2, r4
   132b0:	mov	r1, r6
   132b4:	add	r4, r4, #1
   132b8:	mov	r0, r5
   132bc:	bl	14718 <table_cell_init@@Base>
   132c0:	cmp	r7, r4
   132c4:	bne	132ac <table_add_row@@Base+0x6c>
   132c8:	mov	r0, r5
   132cc:	bl	13208 <table_get_row_length@@Base>
   132d0:	mov	r3, #2
   132d4:	mvn	r2, #0
   132d8:	mov	r1, r0
   132dc:	mov	r0, r5
   132e0:	bl	12688 <table_notify@@Base>
   132e4:	ldr	r0, [r5, #20]
   132e8:	add	r3, r0, #1
   132ec:	str	r3, [r5, #20]
   132f0:	pop	{r4, r5, r6, r7, r8, pc}

000132f4 <table_row_destroy@@Base>:
   132f4:	push	{r4, r5, r6, r7, r8, lr}
   132f8:	mov	r7, r1
   132fc:	mov	r6, r0
   13300:	bl	12710 <table_get_column_length@@Base>
   13304:	mov	r1, r7
   13308:	mov	r5, r0
   1330c:	mov	r0, r6
   13310:	bl	13210 <table_get_row_ptr@@Base>
   13314:	cmp	r5, #0
   13318:	movgt	r4, #0
   1331c:	mov	r8, r0
   13320:	ble	13340 <table_row_destroy@@Base+0x4c>
   13324:	mov	r2, r4
   13328:	mov	r1, r7
   1332c:	add	r4, r4, #1
   13330:	mov	r0, r6
   13334:	bl	1472c <table_cell_destroy@@Base>
   13338:	cmp	r5, r4
   1333c:	bne	13324 <table_row_destroy@@Base+0x30>
   13340:	ldr	r0, [r8]
   13344:	cmp	r0, #0
   13348:	beq	13354 <table_row_destroy@@Base+0x60>
   1334c:	pop	{r4, r5, r6, r7, r8, lr}
   13350:	b	11af0 <free@plt>
   13354:	pop	{r4, r5, r6, r7, r8, pc}

00013358 <table_remove_row@@Base>:
   13358:	push	{r4, r5, r6, r7, r8, lr}
   1335c:	mov	r5, r0
   13360:	mov	r6, r1
   13364:	bl	13208 <table_get_row_length@@Base>
   13368:	mov	r7, r0
   1336c:	mov	r0, r5
   13370:	bl	12710 <table_get_column_length@@Base>
   13374:	subs	r8, r0, #0
   13378:	movgt	r4, #0
   1337c:	ble	133c0 <table_remove_row@@Base+0x68>
   13380:	mov	r1, r4
   13384:	mov	r0, r5
   13388:	bl	12a2c <table_get_column_data_type@@Base>
   1338c:	mov	r2, r4
   13390:	mov	r1, r6
   13394:	add	r4, r4, #1
   13398:	cmp	r0, #23
   1339c:	mov	r0, r5
   133a0:	beq	133b8 <table_remove_row@@Base+0x60>
   133a4:	bl	14700 <table_get_cell_ptr@@Base>
   133a8:	ldr	r3, [r0]
   133ac:	subs	r0, r3, #0
   133b0:	beq	133b8 <table_remove_row@@Base+0x60>
   133b4:	bl	11af0 <free@plt>
   133b8:	cmp	r8, r4
   133bc:	bne	13380 <table_remove_row@@Base+0x28>
   133c0:	mov	r1, r6
   133c4:	mov	r0, r5
   133c8:	bl	13210 <table_get_row_ptr@@Base>
   133cc:	ldr	r0, [r0]
   133d0:	cmp	r0, #0
   133d4:	beq	133dc <table_remove_row@@Base+0x84>
   133d8:	bl	11af0 <free@plt>
   133dc:	sub	r0, r7, #1
   133e0:	cmp	r6, r0
   133e4:	lsllt	r2, r6, #2
   133e8:	movlt	r3, r6
   133ec:	bge	13410 <table_remove_row@@Base+0xb8>
   133f0:	ldr	ip, [r5, #16]
   133f4:	add	r1, r2, #4
   133f8:	add	r3, r3, #1
   133fc:	ldr	lr, [ip, r1]
   13400:	cmp	r3, r0
   13404:	str	lr, [ip, r2]
   13408:	mov	r2, r1
   1340c:	bne	133f0 <table_remove_row@@Base+0x98>
   13410:	ldr	r3, [r5, #20]
   13414:	mov	r0, r5
   13418:	sub	r3, r3, #1
   1341c:	str	r3, [r5, #20]
   13420:	bl	13208 <table_get_row_length@@Base>
   13424:	ldr	r4, [r5, #24]
   13428:	mov	r1, r4
   1342c:	bl	14988 <table_cell_nullify@@Base+0x218>
   13430:	cmp	r1, #0
   13434:	bne	13454 <table_remove_row@@Base+0xfc>
   13438:	ldr	r1, [r5, #28]
   1343c:	ldr	r0, [r5, #16]
   13440:	sub	r1, r1, r4
   13444:	str	r1, [r5, #28]
   13448:	lsl	r1, r1, #2
   1344c:	bl	11b08 <realloc@plt>
   13450:	str	r0, [r5, #16]
   13454:	mov	r0, r5
   13458:	mov	r1, r6
   1345c:	mov	r3, #4
   13460:	mvn	r2, #0
   13464:	bl	12688 <table_notify@@Base>
   13468:	mov	r0, #0
   1346c:	pop	{r4, r5, r6, r7, r8, pc}

00013470 <table_set_row_ptr@@Base>:
   13470:	ldr	r3, [r0, #16]
   13474:	ldr	r2, [r2]
   13478:	str	r2, [r3, r1, lsl #2]
   1347c:	bx	lr

00013480 <table_set@@Base>:
   13480:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13484:	mov	r5, r0
   13488:	mov	r6, r2
   1348c:	ldr	r4, [sp, #32]
   13490:	mov	r9, r1
   13494:	mov	r7, r3
   13498:	bl	14700 <table_get_cell_ptr@@Base>
   1349c:	mov	r1, r6
   134a0:	mov	r8, r0
   134a4:	mov	r0, r5
   134a8:	bl	12718 <table_get_col_ptr@@Base>
   134ac:	cmp	r4, #23
   134b0:	addls	pc, pc, r4, lsl #2
   134b4:	b	1352c <table_set@@Base+0xac>
   134b8:	b	136d0 <table_set@@Base+0x250>
   134bc:	b	136c0 <table_set@@Base+0x240>
   134c0:	b	136b0 <table_set@@Base+0x230>
   134c4:	b	136a0 <table_set@@Base+0x220>
   134c8:	b	13690 <table_set@@Base+0x210>
   134cc:	b	1366c <table_set@@Base+0x1ec>
   134d0:	b	1365c <table_set@@Base+0x1dc>
   134d4:	b	1364c <table_set@@Base+0x1cc>
   134d8:	b	13710 <table_set@@Base+0x290>
   134dc:	b	13700 <table_set@@Base+0x280>
   134e0:	b	136f0 <table_set@@Base+0x270>
   134e4:	b	136e0 <table_set@@Base+0x260>
   134e8:	b	1375c <table_set@@Base+0x2dc>
   134ec:	b	1373c <table_set@@Base+0x2bc>
   134f0:	b	1374c <table_set@@Base+0x2cc>
   134f4:	b	1363c <table_set@@Base+0x1bc>
   134f8:	b	13618 <table_set@@Base+0x198>
   134fc:	b	13608 <table_set@@Base+0x188>
   13500:	b	135dc <table_set@@Base+0x15c>
   13504:	b	135cc <table_set@@Base+0x14c>
   13508:	b	135bc <table_set@@Base+0x13c>
   1350c:	b	13584 <table_set@@Base+0x104>
   13510:	b	13560 <table_set@@Base+0xe0>
   13514:	b	13534 <table_set@@Base+0xb4>
   13518:	bl	11b20 <malloc@plt>
   1351c:	cmp	r0, #0
   13520:	mov	r3, r0
   13524:	str	r0, [r8]
   13528:	bne	13728 <table_set@@Base+0x2a8>
   1352c:	mvn	r0, #0
   13530:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13534:	ldr	r3, [r0, #4]
   13538:	cmp	r3, #23
   1353c:	bne	1352c <table_set@@Base+0xac>
   13540:	str	r7, [r8]
   13544:	mov	r0, r5
   13548:	mov	r2, r6
   1354c:	mov	r1, r9
   13550:	mov	r3, #1
   13554:	bl	12688 <table_notify@@Base>
   13558:	mov	r0, #0
   1355c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13560:	ldr	r3, [r0, #4]
   13564:	cmp	r3, #22
   13568:	bne	1352c <table_set@@Base+0xac>
   1356c:	ldr	r0, [r8]
   13570:	cmp	r0, #0
   13574:	beq	13784 <table_set@@Base+0x304>
   13578:	ldrb	r3, [r7]
   1357c:	strb	r3, [r0]
   13580:	b	13544 <table_set@@Base+0xc4>
   13584:	ldr	r3, [r0, #4]
   13588:	cmp	r3, #21
   1358c:	bne	1352c <table_set@@Base+0xac>
   13590:	mov	r0, r7
   13594:	bl	11b44 <strlen@plt>
   13598:	add	r1, r0, #1
   1359c:	ldr	r0, [r8]
   135a0:	bl	11b08 <realloc@plt>
   135a4:	cmp	r0, #0
   135a8:	str	r0, [r8]
   135ac:	beq	1352c <table_set@@Base+0xac>
   135b0:	mov	r1, r7
   135b4:	bl	11b14 <strcpy@plt>
   135b8:	b	13544 <table_set@@Base+0xc4>
   135bc:	ldr	r3, [r0, #4]
   135c0:	cmp	r3, #20
   135c4:	beq	1356c <table_set@@Base+0xec>
   135c8:	b	1352c <table_set@@Base+0xac>
   135cc:	ldr	r3, [r0, #4]
   135d0:	cmp	r3, #19
   135d4:	beq	1356c <table_set@@Base+0xec>
   135d8:	b	1352c <table_set@@Base+0xac>
   135dc:	ldr	r3, [r0, #4]
   135e0:	cmp	r3, #18
   135e4:	bne	1352c <table_set@@Base+0xac>
   135e8:	ldr	r0, [r8]
   135ec:	cmp	r0, #0
   135f0:	beq	1379c <table_set@@Base+0x31c>
   135f4:	ldr	r2, [r7]
   135f8:	ldr	r3, [r7, #4]
   135fc:	str	r2, [r0]
   13600:	str	r3, [r0, #4]
   13604:	b	13544 <table_set@@Base+0xc4>
   13608:	ldr	r3, [r0, #4]
   1360c:	cmp	r3, #17
   13610:	beq	135e8 <table_set@@Base+0x168>
   13614:	b	1352c <table_set@@Base+0xac>
   13618:	ldr	r3, [r0, #4]
   1361c:	cmp	r3, #16
   13620:	bne	1352c <table_set@@Base+0xac>
   13624:	ldr	r0, [r8]
   13628:	cmp	r0, #0
   1362c:	beq	1376c <table_set@@Base+0x2ec>
   13630:	ldr	r3, [r7]
   13634:	str	r3, [r0]
   13638:	b	13544 <table_set@@Base+0xc4>
   1363c:	ldr	r3, [r0, #4]
   13640:	cmp	r3, #15
   13644:	beq	135e8 <table_set@@Base+0x168>
   13648:	b	1352c <table_set@@Base+0xac>
   1364c:	ldr	r3, [r0, #4]
   13650:	cmp	r3, #7
   13654:	beq	13624 <table_set@@Base+0x1a4>
   13658:	b	1352c <table_set@@Base+0xac>
   1365c:	ldr	r3, [r0, #4]
   13660:	cmp	r3, #6
   13664:	beq	13624 <table_set@@Base+0x1a4>
   13668:	b	1352c <table_set@@Base+0xac>
   1366c:	ldr	r3, [r0, #4]
   13670:	cmp	r3, #5
   13674:	bne	1352c <table_set@@Base+0xac>
   13678:	ldr	r0, [r8]
   1367c:	cmp	r0, #0
   13680:	beq	137b4 <table_set@@Base+0x334>
   13684:	ldrh	r3, [r7]
   13688:	strh	r3, [r0]
   1368c:	b	13544 <table_set@@Base+0xc4>
   13690:	ldr	r3, [r0, #4]
   13694:	cmp	r3, #4
   13698:	beq	13678 <table_set@@Base+0x1f8>
   1369c:	b	1352c <table_set@@Base+0xac>
   136a0:	ldr	r3, [r0, #4]
   136a4:	cmp	r3, #3
   136a8:	beq	1356c <table_set@@Base+0xec>
   136ac:	b	1352c <table_set@@Base+0xac>
   136b0:	ldr	r3, [r0, #4]
   136b4:	cmp	r3, #2
   136b8:	beq	1356c <table_set@@Base+0xec>
   136bc:	b	1352c <table_set@@Base+0xac>
   136c0:	ldr	r3, [r0, #4]
   136c4:	cmp	r3, #1
   136c8:	beq	13624 <table_set@@Base+0x1a4>
   136cc:	b	1352c <table_set@@Base+0xac>
   136d0:	ldr	r3, [r0, #4]
   136d4:	cmp	r3, #0
   136d8:	beq	13624 <table_set@@Base+0x1a4>
   136dc:	b	1352c <table_set@@Base+0xac>
   136e0:	ldr	r3, [r0, #4]
   136e4:	cmp	r3, #11
   136e8:	beq	13678 <table_set@@Base+0x1f8>
   136ec:	b	1352c <table_set@@Base+0xac>
   136f0:	ldr	r3, [r0, #4]
   136f4:	cmp	r3, #10
   136f8:	beq	13678 <table_set@@Base+0x1f8>
   136fc:	b	1352c <table_set@@Base+0xac>
   13700:	ldr	r3, [r0, #4]
   13704:	cmp	r3, #9
   13708:	beq	135e8 <table_set@@Base+0x168>
   1370c:	b	1352c <table_set@@Base+0xac>
   13710:	ldr	r0, [r0, #4]
   13714:	cmp	r0, #8
   13718:	bne	1352c <table_set@@Base+0xac>
   1371c:	ldr	r3, [r8]
   13720:	cmp	r3, #0
   13724:	beq	13518 <table_set@@Base+0x98>
   13728:	ldr	r1, [r7]
   1372c:	ldr	r2, [r7, #4]
   13730:	str	r1, [r3]
   13734:	str	r2, [r3, #4]
   13738:	b	13544 <table_set@@Base+0xc4>
   1373c:	ldr	r3, [r0, #4]
   13740:	cmp	r3, #13
   13744:	beq	13624 <table_set@@Base+0x1a4>
   13748:	b	1352c <table_set@@Base+0xac>
   1374c:	ldr	r3, [r0, #4]
   13750:	cmp	r3, #14
   13754:	beq	135e8 <table_set@@Base+0x168>
   13758:	b	1352c <table_set@@Base+0xac>
   1375c:	ldr	r3, [r0, #4]
   13760:	cmp	r3, #12
   13764:	beq	13624 <table_set@@Base+0x1a4>
   13768:	b	1352c <table_set@@Base+0xac>
   1376c:	mov	r0, #4
   13770:	bl	11b20 <malloc@plt>
   13774:	cmp	r0, #0
   13778:	str	r0, [r8]
   1377c:	bne	13630 <table_set@@Base+0x1b0>
   13780:	b	1352c <table_set@@Base+0xac>
   13784:	mov	r0, #1
   13788:	bl	11b20 <malloc@plt>
   1378c:	cmp	r0, #0
   13790:	str	r0, [r8]
   13794:	bne	13578 <table_set@@Base+0xf8>
   13798:	b	1352c <table_set@@Base+0xac>
   1379c:	mov	r0, #8
   137a0:	bl	11b20 <malloc@plt>
   137a4:	cmp	r0, #0
   137a8:	str	r0, [r8]
   137ac:	bne	135f4 <table_set@@Base+0x174>
   137b0:	b	1352c <table_set@@Base+0xac>
   137b4:	mov	r0, #2
   137b8:	bl	11b20 <malloc@plt>
   137bc:	cmp	r0, #0
   137c0:	str	r0, [r8]
   137c4:	bne	13684 <table_set@@Base+0x204>
   137c8:	b	1352c <table_set@@Base+0xac>

000137cc <table_set_bool@@Base>:
   137cc:	push	{lr}		; (str lr, [sp, #-4]!)
   137d0:	sub	sp, sp, #20
   137d4:	add	ip, sp, #16
   137d8:	mov	lr, #22
   137dc:	strb	r3, [ip, #-1]!
   137e0:	str	lr, [sp]
   137e4:	mov	r3, ip
   137e8:	bl	13480 <table_set@@Base>
   137ec:	add	sp, sp, #20
   137f0:	pop	{pc}		; (ldr pc, [sp], #4)

000137f4 <table_set_int@@Base>:
   137f4:	push	{lr}		; (str lr, [sp, #-4]!)
   137f8:	sub	sp, sp, #20
   137fc:	add	ip, sp, #16
   13800:	mov	lr, #0
   13804:	str	r3, [ip, #-4]!
   13808:	str	lr, [sp]
   1380c:	mov	r3, ip
   13810:	bl	13480 <table_set@@Base>
   13814:	add	sp, sp, #20
   13818:	pop	{pc}		; (ldr pc, [sp], #4)

0001381c <table_set_uint@@Base>:
   1381c:	push	{lr}		; (str lr, [sp, #-4]!)
   13820:	sub	sp, sp, #20
   13824:	add	ip, sp, #16
   13828:	mov	lr, #1
   1382c:	str	r3, [ip, #-4]!
   13830:	str	lr, [sp]
   13834:	mov	r3, ip
   13838:	bl	13480 <table_set@@Base>
   1383c:	add	sp, sp, #20
   13840:	pop	{pc}		; (ldr pc, [sp], #4)

00013844 <table_set_int8@@Base>:
   13844:	push	{lr}		; (str lr, [sp, #-4]!)
   13848:	sub	sp, sp, #20
   1384c:	add	ip, sp, #16
   13850:	mov	lr, #2
   13854:	strb	r3, [ip, #-1]!
   13858:	str	lr, [sp]
   1385c:	mov	r3, ip
   13860:	bl	13480 <table_set@@Base>
   13864:	add	sp, sp, #20
   13868:	pop	{pc}		; (ldr pc, [sp], #4)

0001386c <table_set_uint8@@Base>:
   1386c:	push	{lr}		; (str lr, [sp, #-4]!)
   13870:	sub	sp, sp, #20
   13874:	add	ip, sp, #16
   13878:	mov	lr, #3
   1387c:	strb	r3, [ip, #-1]!
   13880:	str	lr, [sp]
   13884:	mov	r3, ip
   13888:	bl	13480 <table_set@@Base>
   1388c:	add	sp, sp, #20
   13890:	pop	{pc}		; (ldr pc, [sp], #4)

00013894 <table_set_int16@@Base>:
   13894:	push	{lr}		; (str lr, [sp, #-4]!)
   13898:	sub	sp, sp, #20
   1389c:	add	ip, sp, #16
   138a0:	mov	lr, #4
   138a4:	strh	r3, [ip, #-2]!
   138a8:	str	lr, [sp]
   138ac:	mov	r3, ip
   138b0:	bl	13480 <table_set@@Base>
   138b4:	add	sp, sp, #20
   138b8:	pop	{pc}		; (ldr pc, [sp], #4)

000138bc <table_set_uint16@@Base>:
   138bc:	push	{lr}		; (str lr, [sp, #-4]!)
   138c0:	sub	sp, sp, #20
   138c4:	add	ip, sp, #16
   138c8:	mov	lr, #5
   138cc:	strh	r3, [ip, #-2]!
   138d0:	str	lr, [sp]
   138d4:	mov	r3, ip
   138d8:	bl	13480 <table_set@@Base>
   138dc:	add	sp, sp, #20
   138e0:	pop	{pc}		; (ldr pc, [sp], #4)

000138e4 <table_set_int32@@Base>:
   138e4:	push	{lr}		; (str lr, [sp, #-4]!)
   138e8:	sub	sp, sp, #20
   138ec:	add	ip, sp, #16
   138f0:	mov	lr, #6
   138f4:	str	r3, [ip, #-4]!
   138f8:	str	lr, [sp]
   138fc:	mov	r3, ip
   13900:	bl	13480 <table_set@@Base>
   13904:	add	sp, sp, #20
   13908:	pop	{pc}		; (ldr pc, [sp], #4)

0001390c <table_set_uint32@@Base>:
   1390c:	push	{lr}		; (str lr, [sp, #-4]!)
   13910:	sub	sp, sp, #20
   13914:	add	ip, sp, #16
   13918:	mov	lr, #7
   1391c:	str	r3, [ip, #-4]!
   13920:	str	lr, [sp]
   13924:	mov	r3, ip
   13928:	bl	13480 <table_set@@Base>
   1392c:	add	sp, sp, #20
   13930:	pop	{pc}		; (ldr pc, [sp], #4)

00013934 <table_set_int64@@Base>:
   13934:	push	{lr}		; (str lr, [sp, #-4]!)
   13938:	sub	sp, sp, #12
   1393c:	mov	r3, #8
   13940:	str	r3, [sp]
   13944:	add	r3, sp, #16
   13948:	bl	13480 <table_set@@Base>
   1394c:	add	sp, sp, #12
   13950:	pop	{pc}		; (ldr pc, [sp], #4)

00013954 <table_set_uint64@@Base>:
   13954:	push	{lr}		; (str lr, [sp, #-4]!)
   13958:	sub	sp, sp, #12
   1395c:	mov	r3, #9
   13960:	str	r3, [sp]
   13964:	add	r3, sp, #16
   13968:	bl	13480 <table_set@@Base>
   1396c:	add	sp, sp, #12
   13970:	pop	{pc}		; (ldr pc, [sp], #4)

00013974 <table_set_short@@Base>:
   13974:	push	{lr}		; (str lr, [sp, #-4]!)
   13978:	sub	sp, sp, #20
   1397c:	add	ip, sp, #16
   13980:	mov	lr, #10
   13984:	strh	r3, [ip, #-2]!
   13988:	str	lr, [sp]
   1398c:	mov	r3, ip
   13990:	bl	13480 <table_set@@Base>
   13994:	add	sp, sp, #20
   13998:	pop	{pc}		; (ldr pc, [sp], #4)

0001399c <table_set_ushort@@Base>:
   1399c:	push	{lr}		; (str lr, [sp, #-4]!)
   139a0:	sub	sp, sp, #20
   139a4:	add	ip, sp, #16
   139a8:	mov	lr, #11
   139ac:	strh	r3, [ip, #-2]!
   139b0:	str	lr, [sp]
   139b4:	mov	r3, ip
   139b8:	bl	13480 <table_set@@Base>
   139bc:	add	sp, sp, #20
   139c0:	pop	{pc}		; (ldr pc, [sp], #4)

000139c4 <table_set_long@@Base>:
   139c4:	push	{lr}		; (str lr, [sp, #-4]!)
   139c8:	sub	sp, sp, #20
   139cc:	add	ip, sp, #16
   139d0:	mov	lr, #12
   139d4:	str	r3, [ip, #-4]!
   139d8:	str	lr, [sp]
   139dc:	mov	r3, ip
   139e0:	bl	13480 <table_set@@Base>
   139e4:	add	sp, sp, #20
   139e8:	pop	{pc}		; (ldr pc, [sp], #4)

000139ec <table_set_ulong@@Base>:
   139ec:	push	{lr}		; (str lr, [sp, #-4]!)
   139f0:	sub	sp, sp, #20
   139f4:	add	ip, sp, #16
   139f8:	mov	lr, #13
   139fc:	str	r3, [ip, #-4]!
   13a00:	str	lr, [sp]
   13a04:	mov	r3, ip
   13a08:	bl	13480 <table_set@@Base>
   13a0c:	add	sp, sp, #20
   13a10:	pop	{pc}		; (ldr pc, [sp], #4)

00013a14 <table_set_llong@@Base>:
   13a14:	push	{lr}		; (str lr, [sp, #-4]!)
   13a18:	sub	sp, sp, #12
   13a1c:	mov	r3, #14
   13a20:	str	r3, [sp]
   13a24:	add	r3, sp, #16
   13a28:	bl	13480 <table_set@@Base>
   13a2c:	add	sp, sp, #12
   13a30:	pop	{pc}		; (ldr pc, [sp], #4)

00013a34 <table_set_ullong@@Base>:
   13a34:	push	{lr}		; (str lr, [sp, #-4]!)
   13a38:	sub	sp, sp, #12
   13a3c:	mov	r3, #15
   13a40:	str	r3, [sp]
   13a44:	add	r3, sp, #16
   13a48:	bl	13480 <table_set@@Base>
   13a4c:	add	sp, sp, #12
   13a50:	pop	{pc}		; (ldr pc, [sp], #4)

00013a54 <table_set_float@@Base>:
   13a54:	push	{lr}		; (str lr, [sp, #-4]!)
   13a58:	sub	sp, sp, #20
   13a5c:	add	r3, sp, #16
   13a60:	mov	ip, #16
   13a64:	vstmdb	r3!, {s0}
   13a68:	str	ip, [sp]
   13a6c:	bl	13480 <table_set@@Base>
   13a70:	add	sp, sp, #20
   13a74:	pop	{pc}		; (ldr pc, [sp], #4)

00013a78 <table_set_double@@Base>:
   13a78:	push	{lr}		; (str lr, [sp, #-4]!)
   13a7c:	sub	sp, sp, #20
   13a80:	add	r3, sp, #16
   13a84:	mov	ip, #17
   13a88:	vstmdb	r3!, {d0}
   13a8c:	str	ip, [sp]
   13a90:	bl	13480 <table_set@@Base>
   13a94:	add	sp, sp, #20
   13a98:	pop	{pc}		; (ldr pc, [sp], #4)

00013a9c <table_set_ldouble@@Base>:
   13a9c:	push	{lr}		; (str lr, [sp, #-4]!)
   13aa0:	sub	sp, sp, #20
   13aa4:	add	r3, sp, #16
   13aa8:	mov	ip, #18
   13aac:	vstmdb	r3!, {d0}
   13ab0:	str	ip, [sp]
   13ab4:	bl	13480 <table_set@@Base>
   13ab8:	add	sp, sp, #20
   13abc:	pop	{pc}		; (ldr pc, [sp], #4)

00013ac0 <table_set_string@@Base>:
   13ac0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ac4:	sub	sp, sp, #12
   13ac8:	mov	ip, #21
   13acc:	str	ip, [sp]
   13ad0:	bl	13480 <table_set@@Base>
   13ad4:	add	sp, sp, #12
   13ad8:	pop	{pc}		; (ldr pc, [sp], #4)

00013adc <table_set_char@@Base>:
   13adc:	push	{lr}		; (str lr, [sp, #-4]!)
   13ae0:	sub	sp, sp, #20
   13ae4:	add	ip, sp, #16
   13ae8:	mov	lr, #19
   13aec:	strb	r3, [ip, #-1]!
   13af0:	str	lr, [sp]
   13af4:	mov	r3, ip
   13af8:	bl	13480 <table_set@@Base>
   13afc:	add	sp, sp, #20
   13b00:	pop	{pc}		; (ldr pc, [sp], #4)

00013b04 <table_set_uchar@@Base>:
   13b04:	push	{lr}		; (str lr, [sp, #-4]!)
   13b08:	sub	sp, sp, #20
   13b0c:	add	ip, sp, #16
   13b10:	mov	lr, #20
   13b14:	strb	r3, [ip, #-1]!
   13b18:	str	lr, [sp]
   13b1c:	mov	r3, ip
   13b20:	bl	13480 <table_set@@Base>
   13b24:	add	sp, sp, #20
   13b28:	pop	{pc}		; (ldr pc, [sp], #4)

00013b2c <table_set_ptr@@Base>:
   13b2c:	push	{lr}		; (str lr, [sp, #-4]!)
   13b30:	sub	sp, sp, #12
   13b34:	mov	ip, #23
   13b38:	str	ip, [sp]
   13b3c:	bl	13480 <table_set@@Base>
   13b40:	add	sp, sp, #12
   13b44:	pop	{pc}		; (ldr pc, [sp], #4)

00013b48 <table_cell_to_buffer@@Base>:
   13b48:	push	{r4, r5, r6, r7, lr}
   13b4c:	mov	r7, r1
   13b50:	sub	sp, sp, #12
   13b54:	mov	r1, r2
   13b58:	mov	r4, r2
   13b5c:	mov	r5, r3
   13b60:	mov	r6, r0
   13b64:	bl	12a2c <table_get_column_data_type@@Base>
   13b68:	cmp	r0, #23
   13b6c:	addls	pc, pc, r0, lsl #2
   13b70:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13b74:	b	13fd4 <table_cell_to_buffer@@Base+0x48c>
   13b78:	b	13fa8 <table_cell_to_buffer@@Base+0x460>
   13b7c:	b	13f7c <table_cell_to_buffer@@Base+0x434>
   13b80:	b	13f50 <table_cell_to_buffer@@Base+0x408>
   13b84:	b	13f24 <table_cell_to_buffer@@Base+0x3dc>
   13b88:	b	13ef8 <table_cell_to_buffer@@Base+0x3b0>
   13b8c:	b	13ecc <table_cell_to_buffer@@Base+0x384>
   13b90:	b	13ea0 <table_cell_to_buffer@@Base+0x358>
   13b94:	b	13e74 <table_cell_to_buffer@@Base+0x32c>
   13b98:	b	13e48 <table_cell_to_buffer@@Base+0x300>
   13b9c:	b	13e1c <table_cell_to_buffer@@Base+0x2d4>
   13ba0:	b	13df0 <table_cell_to_buffer@@Base+0x2a8>
   13ba4:	b	13dc4 <table_cell_to_buffer@@Base+0x27c>
   13ba8:	b	13d98 <table_cell_to_buffer@@Base+0x250>
   13bac:	b	13d6c <table_cell_to_buffer@@Base+0x224>
   13bb0:	b	13d40 <table_cell_to_buffer@@Base+0x1f8>
   13bb4:	b	13d10 <table_cell_to_buffer@@Base+0x1c8>
   13bb8:	b	13ce4 <table_cell_to_buffer@@Base+0x19c>
   13bbc:	b	13cb8 <table_cell_to_buffer@@Base+0x170>
   13bc0:	b	13c8c <table_cell_to_buffer@@Base+0x144>
   13bc4:	b	13c60 <table_cell_to_buffer@@Base+0x118>
   13bc8:	b	13c34 <table_cell_to_buffer@@Base+0xec>
   13bcc:	b	13c08 <table_cell_to_buffer@@Base+0xc0>
   13bd0:	b	13bd4 <table_cell_to_buffer@@Base+0x8c>
   13bd4:	mov	r2, r4
   13bd8:	mov	r1, r7
   13bdc:	mov	r0, r6
   13be0:	bl	13204 <table_get_ptr@@Base>
   13be4:	ldr	r2, [pc, #1044]	; 14000 <table_cell_to_buffer@@Base+0x4b8>
   13be8:	ldr	r1, [sp, #32]
   13bec:	add	r2, pc, r2
   13bf0:	mov	r3, r0
   13bf4:	mov	r0, r5
   13bf8:	bl	11b5c <snprintf@plt>
   13bfc:	mov	r0, #0
   13c00:	add	sp, sp, #12
   13c04:	pop	{r4, r5, r6, r7, pc}
   13c08:	mov	r2, r4
   13c0c:	mov	r1, r7
   13c10:	mov	r0, r6
   13c14:	bl	13100 <table_get_bool@@Base>
   13c18:	ldr	r2, [pc, #996]	; 14004 <table_cell_to_buffer@@Base+0x4bc>
   13c1c:	ldr	r1, [sp, #32]
   13c20:	add	r2, pc, r2
   13c24:	mov	r3, r0
   13c28:	mov	r0, r5
   13c2c:	bl	11b5c <snprintf@plt>
   13c30:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13c34:	mov	r2, r4
   13c38:	mov	r1, r7
   13c3c:	mov	r0, r6
   13c40:	bl	13200 <table_get_string@@Base>
   13c44:	ldr	r2, [pc, #956]	; 14008 <table_cell_to_buffer@@Base+0x4c0>
   13c48:	ldr	r1, [sp, #32]
   13c4c:	add	r2, pc, r2
   13c50:	mov	r3, r0
   13c54:	mov	r0, r5
   13c58:	bl	11b5c <snprintf@plt>
   13c5c:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13c60:	mov	r2, r4
   13c64:	mov	r1, r7
   13c68:	mov	r0, r6
   13c6c:	bl	131e8 <table_get_uchar@@Base>
   13c70:	ldr	r2, [pc, #916]	; 1400c <table_cell_to_buffer@@Base+0x4c4>
   13c74:	ldr	r1, [sp, #32]
   13c78:	add	r2, pc, r2
   13c7c:	mov	r3, r0
   13c80:	mov	r0, r5
   13c84:	bl	11b5c <snprintf@plt>
   13c88:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13c8c:	mov	r2, r4
   13c90:	mov	r1, r7
   13c94:	mov	r0, r6
   13c98:	bl	131f8 <table_get_char@@Base>
   13c9c:	ldr	r2, [pc, #876]	; 14010 <table_cell_to_buffer@@Base+0x4c8>
   13ca0:	ldr	r1, [sp, #32]
   13ca4:	add	r2, pc, r2
   13ca8:	mov	r3, r0
   13cac:	mov	r0, r5
   13cb0:	bl	11b5c <snprintf@plt>
   13cb4:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13cb8:	mov	r2, r4
   13cbc:	mov	r1, r7
   13cc0:	mov	r0, r6
   13cc4:	bl	131d8 <table_get_ldouble@@Base>
   13cc8:	ldr	r2, [pc, #836]	; 14014 <table_cell_to_buffer@@Base+0x4cc>
   13ccc:	mov	r0, r5
   13cd0:	add	r2, pc, r2
   13cd4:	ldr	r1, [sp, #32]
   13cd8:	vstr	d0, [sp]
   13cdc:	bl	11b5c <snprintf@plt>
   13ce0:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13ce4:	mov	r2, r4
   13ce8:	mov	r1, r7
   13cec:	mov	r0, r6
   13cf0:	bl	131c8 <table_get_double@@Base>
   13cf4:	ldr	r2, [pc, #796]	; 14018 <table_cell_to_buffer@@Base+0x4d0>
   13cf8:	mov	r0, r5
   13cfc:	add	r2, pc, r2
   13d00:	ldr	r1, [sp, #32]
   13d04:	vstr	d0, [sp]
   13d08:	bl	11b5c <snprintf@plt>
   13d0c:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13d10:	mov	r2, r4
   13d14:	mov	r1, r7
   13d18:	mov	r0, r6
   13d1c:	bl	131b8 <table_get_float@@Base>
   13d20:	ldr	r2, [pc, #756]	; 1401c <table_cell_to_buffer@@Base+0x4d4>
   13d24:	mov	r0, r5
   13d28:	add	r2, pc, r2
   13d2c:	ldr	r1, [sp, #32]
   13d30:	vcvt.f64.f32	d0, s0
   13d34:	vstr	d0, [sp]
   13d38:	bl	11b5c <snprintf@plt>
   13d3c:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13d40:	mov	r2, r4
   13d44:	mov	r1, r7
   13d48:	mov	r0, r6
   13d4c:	bl	131a4 <table_get_ullong@@Base>
   13d50:	ldr	r2, [pc, #712]	; 14020 <table_cell_to_buffer@@Base+0x4d8>
   13d54:	add	r2, pc, r2
   13d58:	strd	r0, [sp]
   13d5c:	mov	r0, r5
   13d60:	ldr	r1, [sp, #32]
   13d64:	bl	11b5c <snprintf@plt>
   13d68:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13d6c:	mov	r2, r4
   13d70:	mov	r1, r7
   13d74:	mov	r0, r6
   13d78:	bl	13190 <table_get_llong@@Base>
   13d7c:	ldr	r2, [pc, #672]	; 14024 <table_cell_to_buffer@@Base+0x4dc>
   13d80:	add	r2, pc, r2
   13d84:	strd	r0, [sp]
   13d88:	mov	r0, r5
   13d8c:	ldr	r1, [sp, #32]
   13d90:	bl	11b5c <snprintf@plt>
   13d94:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13d98:	mov	r2, r4
   13d9c:	mov	r1, r7
   13da0:	mov	r0, r6
   13da4:	bl	13180 <table_get_ulong@@Base>
   13da8:	ldr	r2, [pc, #632]	; 14028 <table_cell_to_buffer@@Base+0x4e0>
   13dac:	ldr	r1, [sp, #32]
   13db0:	add	r2, pc, r2
   13db4:	mov	r3, r0
   13db8:	mov	r0, r5
   13dbc:	bl	11b5c <snprintf@plt>
   13dc0:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13dc4:	mov	r2, r4
   13dc8:	mov	r1, r7
   13dcc:	mov	r0, r6
   13dd0:	bl	13170 <table_get_long@@Base>
   13dd4:	ldr	r2, [pc, #592]	; 1402c <table_cell_to_buffer@@Base+0x4e4>
   13dd8:	ldr	r1, [sp, #32]
   13ddc:	add	r2, pc, r2
   13de0:	mov	r3, r0
   13de4:	mov	r0, r5
   13de8:	bl	11b5c <snprintf@plt>
   13dec:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13df0:	mov	r2, r4
   13df4:	mov	r1, r7
   13df8:	mov	r0, r6
   13dfc:	bl	1315c <table_get_ushort@@Base>
   13e00:	ldr	r2, [pc, #552]	; 14030 <table_cell_to_buffer@@Base+0x4e8>
   13e04:	ldr	r1, [sp, #32]
   13e08:	add	r2, pc, r2
   13e0c:	mov	r3, r0
   13e10:	mov	r0, r5
   13e14:	bl	11b5c <snprintf@plt>
   13e18:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13e1c:	mov	r2, r4
   13e20:	mov	r1, r7
   13e24:	mov	r0, r6
   13e28:	bl	13148 <table_get_short@@Base>
   13e2c:	ldr	r2, [pc, #512]	; 14034 <table_cell_to_buffer@@Base+0x4ec>
   13e30:	ldr	r1, [sp, #32]
   13e34:	add	r2, pc, r2
   13e38:	mov	r3, r0
   13e3c:	mov	r0, r5
   13e40:	bl	11b5c <snprintf@plt>
   13e44:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13e48:	mov	r2, r4
   13e4c:	mov	r1, r7
   13e50:	mov	r0, r6
   13e54:	bl	131b4 <table_get_uint64@@Base>
   13e58:	ldr	r2, [pc, #472]	; 14038 <table_cell_to_buffer@@Base+0x4f0>
   13e5c:	add	r2, pc, r2
   13e60:	strd	r0, [sp]
   13e64:	mov	r0, r5
   13e68:	ldr	r1, [sp, #32]
   13e6c:	bl	11b5c <snprintf@plt>
   13e70:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13e74:	mov	r2, r4
   13e78:	mov	r1, r7
   13e7c:	mov	r0, r6
   13e80:	bl	131a0 <table_get_int64@@Base>
   13e84:	ldr	r2, [pc, #432]	; 1403c <table_cell_to_buffer@@Base+0x4f4>
   13e88:	add	r2, pc, r2
   13e8c:	strd	r0, [sp]
   13e90:	mov	r0, r5
   13e94:	ldr	r1, [sp, #32]
   13e98:	bl	11b5c <snprintf@plt>
   13e9c:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13ea0:	mov	r2, r4
   13ea4:	mov	r1, r7
   13ea8:	mov	r0, r6
   13eac:	bl	13134 <table_get_uint32@@Base>
   13eb0:	ldr	r2, [pc, #392]	; 14040 <table_cell_to_buffer@@Base+0x4f8>
   13eb4:	ldr	r1, [sp, #32]
   13eb8:	add	r2, pc, r2
   13ebc:	mov	r3, r0
   13ec0:	mov	r0, r5
   13ec4:	bl	11b5c <snprintf@plt>
   13ec8:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13ecc:	mov	r2, r4
   13ed0:	mov	r1, r7
   13ed4:	mov	r0, r6
   13ed8:	bl	13120 <table_get_int32@@Base>
   13edc:	ldr	r2, [pc, #352]	; 14044 <table_cell_to_buffer@@Base+0x4fc>
   13ee0:	ldr	r1, [sp, #32]
   13ee4:	add	r2, pc, r2
   13ee8:	mov	r3, r0
   13eec:	mov	r0, r5
   13ef0:	bl	11b5c <snprintf@plt>
   13ef4:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13ef8:	mov	r2, r4
   13efc:	mov	r1, r7
   13f00:	mov	r0, r6
   13f04:	bl	1316c <table_get_uint16@@Base>
   13f08:	ldr	r2, [pc, #312]	; 14048 <table_cell_to_buffer@@Base+0x500>
   13f0c:	ldr	r1, [sp, #32]
   13f10:	add	r2, pc, r2
   13f14:	mov	r3, r0
   13f18:	mov	r0, r5
   13f1c:	bl	11b5c <snprintf@plt>
   13f20:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13f24:	mov	r2, r4
   13f28:	mov	r1, r7
   13f2c:	mov	r0, r6
   13f30:	bl	13158 <table_get_int16@@Base>
   13f34:	ldr	r2, [pc, #272]	; 1404c <table_cell_to_buffer@@Base+0x504>
   13f38:	ldr	r1, [sp, #32]
   13f3c:	add	r2, pc, r2
   13f40:	mov	r3, r0
   13f44:	mov	r0, r5
   13f48:	bl	11b5c <snprintf@plt>
   13f4c:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13f50:	mov	r2, r4
   13f54:	mov	r1, r7
   13f58:	mov	r0, r6
   13f5c:	bl	131fc <table_get_uint8@@Base>
   13f60:	ldr	r2, [pc, #232]	; 14050 <table_cell_to_buffer@@Base+0x508>
   13f64:	ldr	r1, [sp, #32]
   13f68:	add	r2, pc, r2
   13f6c:	mov	r3, r0
   13f70:	mov	r0, r5
   13f74:	bl	11b5c <snprintf@plt>
   13f78:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13f7c:	mov	r2, r4
   13f80:	mov	r1, r7
   13f84:	mov	r0, r6
   13f88:	bl	13110 <table_get_int8@@Base>
   13f8c:	ldr	r2, [pc, #192]	; 14054 <table_cell_to_buffer@@Base+0x50c>
   13f90:	ldr	r1, [sp, #32]
   13f94:	add	r2, pc, r2
   13f98:	mov	r3, r0
   13f9c:	mov	r0, r5
   13fa0:	bl	11b5c <snprintf@plt>
   13fa4:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13fa8:	mov	r2, r4
   13fac:	mov	r1, r7
   13fb0:	mov	r0, r6
   13fb4:	bl	13144 <table_get_uint@@Base>
   13fb8:	ldr	r2, [pc, #152]	; 14058 <table_cell_to_buffer@@Base+0x510>
   13fbc:	ldr	r1, [sp, #32]
   13fc0:	add	r2, pc, r2
   13fc4:	mov	r3, r0
   13fc8:	mov	r0, r5
   13fcc:	bl	11b5c <snprintf@plt>
   13fd0:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   13fd4:	mov	r2, r4
   13fd8:	mov	r1, r7
   13fdc:	mov	r0, r6
   13fe0:	bl	13130 <table_get_int@@Base>
   13fe4:	ldr	r2, [pc, #112]	; 1405c <table_cell_to_buffer@@Base+0x514>
   13fe8:	ldr	r1, [sp, #32]
   13fec:	add	r2, pc, r2
   13ff0:	mov	r3, r0
   13ff4:	mov	r0, r5
   13ff8:	bl	11b5c <snprintf@plt>
   13ffc:	b	13bfc <table_cell_to_buffer@@Base+0xb4>
   14000:	andeq	r0, r0, r0, ror lr
   14004:	andeq	r0, r0, r0, lsl #28
   14008:	strdeq	r0, [r0], -ip
   1400c:	andeq	r0, r0, r0, ror #27
   14010:			; <UNDEFINED> instruction: 0x00000db4
   14014:	andeq	r0, r0, r4, lsl #27
   14018:	andeq	r0, r0, r4, asr sp
   1401c:	andeq	r0, r0, r4, lsr #26
   14020:	ldrdeq	r0, [r0], -ip
   14024:	andeq	r0, r0, r8, lsr #25
   14028:	muleq	r0, r4, ip
   1402c:	andeq	r0, r0, r4, ror #24
   14030:	andeq	r0, r0, r4, lsr ip
   14034:	andeq	r0, r0, r4, lsl #24
   14038:	ldrdeq	r0, [r0], -r4
   1403c:	andeq	r0, r0, r0, lsr #23
   14040:	andeq	r0, r0, ip, ror #22
   14044:	andeq	r0, r0, ip, lsr fp
   14048:	andeq	r0, r0, r4, lsl fp
   1404c:	andeq	r0, r0, r4, ror #21
   14050:			; <UNDEFINED> instruction: 0x00000abc
   14054:	andeq	r0, r0, ip, lsl #21
   14058:	andeq	r0, r0, r4, ror #20
   1405c:	andeq	r0, r0, r4, lsr sl

00014060 <table_cell_from_buffer@@Base>:
   14060:	push	{r4, r5, r6, r7, r8, lr}
   14064:	mov	r8, r1
   14068:	sub	sp, sp, #264	; 0x108
   1406c:	mov	r1, r2
   14070:	mov	r4, r2
   14074:	mov	r6, r3
   14078:	mov	r5, r0
   1407c:	bl	12a2c <table_get_column_data_type@@Base>
   14080:	cmp	r0, #23
   14084:	addls	pc, pc, r0, lsl #2
   14088:	b	14698 <table_cell_from_buffer@@Base+0x638>
   1408c:	b	1462c <table_cell_from_buffer@@Base+0x5cc>
   14090:	b	145f4 <table_cell_from_buffer@@Base+0x594>
   14094:	b	145b8 <table_cell_from_buffer@@Base+0x558>
   14098:	b	14580 <table_cell_from_buffer@@Base+0x520>
   1409c:	b	14544 <table_cell_from_buffer@@Base+0x4e4>
   140a0:	b	14508 <table_cell_from_buffer@@Base+0x4a8>
   140a4:	b	144d0 <table_cell_from_buffer@@Base+0x470>
   140a8:	b	14498 <table_cell_from_buffer@@Base+0x438>
   140ac:	b	14458 <table_cell_from_buffer@@Base+0x3f8>
   140b0:	b	14418 <table_cell_from_buffer@@Base+0x3b8>
   140b4:	b	143dc <table_cell_from_buffer@@Base+0x37c>
   140b8:	b	143a0 <table_cell_from_buffer@@Base+0x340>
   140bc:	b	14368 <table_cell_from_buffer@@Base+0x308>
   140c0:	b	14330 <table_cell_from_buffer@@Base+0x2d0>
   140c4:	b	142f0 <table_cell_from_buffer@@Base+0x290>
   140c8:	b	142b0 <table_cell_from_buffer@@Base+0x250>
   140cc:	b	14240 <table_cell_from_buffer@@Base+0x1e0>
   140d0:	b	14208 <table_cell_from_buffer@@Base+0x1a8>
   140d4:	b	14278 <table_cell_from_buffer@@Base+0x218>
   140d8:	b	1415c <table_cell_from_buffer@@Base+0xfc>
   140dc:	b	141d0 <table_cell_from_buffer@@Base+0x170>
   140e0:	b	14194 <table_cell_from_buffer@@Base+0x134>
   140e4:	b	14118 <table_cell_from_buffer@@Base+0xb8>
   140e8:	b	140ec <table_cell_from_buffer@@Base+0x8c>
   140ec:	ldr	r1, [pc, #1452]	; 146a0 <table_cell_from_buffer@@Base+0x640>
   140f0:	mov	r0, r6
   140f4:	add	r2, sp, #8
   140f8:	add	r1, pc, r1
   140fc:	bl	11b68 <__isoc99_sscanf@plt>
   14100:	cmp	r0, #1
   14104:	beq	1467c <table_cell_from_buffer@@Base+0x61c>
   14108:	mvn	r6, #0
   1410c:	mov	r0, r6
   14110:	add	sp, sp, #264	; 0x108
   14114:	pop	{r4, r5, r6, r7, r8, pc}
   14118:	ldr	r1, [pc, #1412]	; 146a4 <table_cell_from_buffer@@Base+0x644>
   1411c:	mov	r0, r6
   14120:	add	r2, sp, #8
   14124:	add	r1, pc, r1
   14128:	bl	11b68 <__isoc99_sscanf@plt>
   1412c:	cmp	r0, #1
   14130:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14134:	ldr	r6, [sp, #8]
   14138:	cmp	r6, #0
   1413c:	beq	14664 <table_cell_from_buffer@@Base+0x604>
   14140:	mov	r3, r0
   14144:	mov	r2, r4
   14148:	mov	r1, r8
   1414c:	mov	r0, r5
   14150:	bl	137cc <table_set_bool@@Base>
   14154:	mov	r6, #0
   14158:	b	1410c <table_cell_from_buffer@@Base+0xac>
   1415c:	ldr	r1, [pc, #1348]	; 146a8 <table_cell_from_buffer@@Base+0x648>
   14160:	mov	r0, r6
   14164:	add	r2, sp, #8
   14168:	add	r1, pc, r1
   1416c:	bl	11b68 <__isoc99_sscanf@plt>
   14170:	cmp	r0, #1
   14174:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14178:	mov	r2, r4
   1417c:	mov	r1, r8
   14180:	mov	r0, r5
   14184:	ldrb	r3, [sp, #8]
   14188:	bl	13adc <table_set_char@@Base>
   1418c:	mov	r6, #0
   14190:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14194:	ldr	r1, [pc, #1296]	; 146ac <table_cell_from_buffer@@Base+0x64c>
   14198:	add	r7, sp, #8
   1419c:	mov	r0, r6
   141a0:	mov	r2, r7
   141a4:	add	r1, pc, r1
   141a8:	bl	11b68 <__isoc99_sscanf@plt>
   141ac:	cmp	r0, #1
   141b0:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   141b4:	mov	r3, r7
   141b8:	mov	r2, r4
   141bc:	mov	r1, r8
   141c0:	mov	r0, r5
   141c4:	bl	13ac0 <table_set_string@@Base>
   141c8:	mov	r6, #0
   141cc:	b	1410c <table_cell_from_buffer@@Base+0xac>
   141d0:	ldr	r1, [pc, #1240]	; 146b0 <table_cell_from_buffer@@Base+0x650>
   141d4:	mov	r0, r6
   141d8:	add	r2, sp, #8
   141dc:	add	r1, pc, r1
   141e0:	bl	11b68 <__isoc99_sscanf@plt>
   141e4:	cmp	r0, #1
   141e8:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   141ec:	mov	r2, r4
   141f0:	mov	r1, r8
   141f4:	mov	r0, r5
   141f8:	ldrb	r3, [sp, #8]
   141fc:	bl	13b04 <table_set_uchar@@Base>
   14200:	mov	r6, #0
   14204:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14208:	ldr	r1, [pc, #1188]	; 146b4 <table_cell_from_buffer@@Base+0x654>
   1420c:	mov	r0, r6
   14210:	add	r2, sp, #8
   14214:	add	r1, pc, r1
   14218:	bl	11b68 <__isoc99_sscanf@plt>
   1421c:	cmp	r0, #1
   14220:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14224:	mov	r2, r4
   14228:	mov	r1, r8
   1422c:	mov	r0, r5
   14230:	vldr	d0, [sp, #8]
   14234:	bl	13a78 <table_set_double@@Base>
   14238:	mov	r6, #0
   1423c:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14240:	ldr	r1, [pc, #1136]	; 146b8 <table_cell_from_buffer@@Base+0x658>
   14244:	mov	r0, r6
   14248:	add	r2, sp, #8
   1424c:	add	r1, pc, r1
   14250:	bl	11b68 <__isoc99_sscanf@plt>
   14254:	cmp	r0, #1
   14258:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   1425c:	mov	r2, r4
   14260:	mov	r1, r8
   14264:	mov	r0, r5
   14268:	vldr	s0, [sp, #8]
   1426c:	bl	13a54 <table_set_float@@Base>
   14270:	mov	r6, #0
   14274:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14278:	ldr	r1, [pc, #1084]	; 146bc <table_cell_from_buffer@@Base+0x65c>
   1427c:	mov	r0, r6
   14280:	add	r2, sp, #8
   14284:	add	r1, pc, r1
   14288:	bl	11b68 <__isoc99_sscanf@plt>
   1428c:	cmp	r0, #1
   14290:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14294:	mov	r2, r4
   14298:	mov	r1, r8
   1429c:	mov	r0, r5
   142a0:	vldr	d0, [sp, #8]
   142a4:	bl	13a9c <table_set_ldouble@@Base>
   142a8:	mov	r6, #0
   142ac:	b	1410c <table_cell_from_buffer@@Base+0xac>
   142b0:	ldr	r1, [pc, #1032]	; 146c0 <table_cell_from_buffer@@Base+0x660>
   142b4:	add	r7, sp, #8
   142b8:	mov	r0, r6
   142bc:	mov	r2, r7
   142c0:	add	r1, pc, r1
   142c4:	bl	11b68 <__isoc99_sscanf@plt>
   142c8:	cmp	r0, #1
   142cc:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   142d0:	ldrd	r6, [r7]
   142d4:	mov	r2, r4
   142d8:	mov	r1, r8
   142dc:	strd	r6, [sp]
   142e0:	mov	r0, r5
   142e4:	bl	13a34 <table_set_ullong@@Base>
   142e8:	mov	r6, #0
   142ec:	b	1410c <table_cell_from_buffer@@Base+0xac>
   142f0:	ldr	r1, [pc, #972]	; 146c4 <table_cell_from_buffer@@Base+0x664>
   142f4:	add	r7, sp, #8
   142f8:	mov	r0, r6
   142fc:	mov	r2, r7
   14300:	add	r1, pc, r1
   14304:	bl	11b68 <__isoc99_sscanf@plt>
   14308:	cmp	r0, #1
   1430c:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14310:	ldrd	r6, [r7]
   14314:	mov	r2, r4
   14318:	mov	r1, r8
   1431c:	strd	r6, [sp]
   14320:	mov	r0, r5
   14324:	bl	13a14 <table_set_llong@@Base>
   14328:	mov	r6, #0
   1432c:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14330:	ldr	r1, [pc, #912]	; 146c8 <table_cell_from_buffer@@Base+0x668>
   14334:	mov	r0, r6
   14338:	add	r2, sp, #8
   1433c:	add	r1, pc, r1
   14340:	bl	11b68 <__isoc99_sscanf@plt>
   14344:	cmp	r0, #1
   14348:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   1434c:	mov	r2, r4
   14350:	mov	r1, r8
   14354:	mov	r0, r5
   14358:	ldr	r3, [sp, #8]
   1435c:	bl	139ec <table_set_ulong@@Base>
   14360:	mov	r6, #0
   14364:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14368:	ldr	r1, [pc, #860]	; 146cc <table_cell_from_buffer@@Base+0x66c>
   1436c:	mov	r0, r6
   14370:	add	r2, sp, #8
   14374:	add	r1, pc, r1
   14378:	bl	11b68 <__isoc99_sscanf@plt>
   1437c:	cmp	r0, #1
   14380:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14384:	mov	r2, r4
   14388:	mov	r1, r8
   1438c:	mov	r0, r5
   14390:	ldr	r3, [sp, #8]
   14394:	bl	139c4 <table_set_long@@Base>
   14398:	mov	r6, #0
   1439c:	b	1410c <table_cell_from_buffer@@Base+0xac>
   143a0:	ldr	r1, [pc, #808]	; 146d0 <table_cell_from_buffer@@Base+0x670>
   143a4:	add	r7, sp, #8
   143a8:	mov	r0, r6
   143ac:	mov	r2, r7
   143b0:	add	r1, pc, r1
   143b4:	bl	11b68 <__isoc99_sscanf@plt>
   143b8:	cmp	r0, #1
   143bc:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   143c0:	ldrh	r3, [r7]
   143c4:	mov	r2, r4
   143c8:	mov	r1, r8
   143cc:	mov	r0, r5
   143d0:	bl	1399c <table_set_ushort@@Base>
   143d4:	mov	r6, #0
   143d8:	b	1410c <table_cell_from_buffer@@Base+0xac>
   143dc:	ldr	r1, [pc, #752]	; 146d4 <table_cell_from_buffer@@Base+0x674>
   143e0:	add	r7, sp, #8
   143e4:	mov	r0, r6
   143e8:	mov	r2, r7
   143ec:	add	r1, pc, r1
   143f0:	bl	11b68 <__isoc99_sscanf@plt>
   143f4:	cmp	r0, #1
   143f8:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   143fc:	ldrsh	r3, [r7]
   14400:	mov	r2, r4
   14404:	mov	r1, r8
   14408:	mov	r0, r5
   1440c:	bl	13974 <table_set_short@@Base>
   14410:	mov	r6, #0
   14414:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14418:	ldr	r1, [pc, #696]	; 146d8 <table_cell_from_buffer@@Base+0x678>
   1441c:	add	r7, sp, #8
   14420:	mov	r0, r6
   14424:	mov	r2, r7
   14428:	add	r1, pc, r1
   1442c:	bl	11b68 <__isoc99_sscanf@plt>
   14430:	cmp	r0, #1
   14434:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14438:	ldrd	r6, [r7]
   1443c:	mov	r2, r4
   14440:	mov	r1, r8
   14444:	strd	r6, [sp]
   14448:	mov	r0, r5
   1444c:	bl	13954 <table_set_uint64@@Base>
   14450:	mov	r6, #0
   14454:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14458:	ldr	r1, [pc, #636]	; 146dc <table_cell_from_buffer@@Base+0x67c>
   1445c:	add	r7, sp, #8
   14460:	mov	r0, r6
   14464:	mov	r2, r7
   14468:	add	r1, pc, r1
   1446c:	bl	11b68 <__isoc99_sscanf@plt>
   14470:	cmp	r0, #1
   14474:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14478:	ldrd	r6, [r7]
   1447c:	mov	r2, r4
   14480:	mov	r1, r8
   14484:	strd	r6, [sp]
   14488:	mov	r0, r5
   1448c:	bl	13934 <table_set_int64@@Base>
   14490:	mov	r6, #0
   14494:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14498:	ldr	r1, [pc, #576]	; 146e0 <table_cell_from_buffer@@Base+0x680>
   1449c:	mov	r0, r6
   144a0:	add	r2, sp, #8
   144a4:	add	r1, pc, r1
   144a8:	bl	11b68 <__isoc99_sscanf@plt>
   144ac:	cmp	r0, #1
   144b0:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   144b4:	mov	r2, r4
   144b8:	mov	r1, r8
   144bc:	mov	r0, r5
   144c0:	ldr	r3, [sp, #8]
   144c4:	bl	1390c <table_set_uint32@@Base>
   144c8:	mov	r6, #0
   144cc:	b	1410c <table_cell_from_buffer@@Base+0xac>
   144d0:	ldr	r1, [pc, #524]	; 146e4 <table_cell_from_buffer@@Base+0x684>
   144d4:	mov	r0, r6
   144d8:	add	r2, sp, #8
   144dc:	add	r1, pc, r1
   144e0:	bl	11b68 <__isoc99_sscanf@plt>
   144e4:	cmp	r0, #1
   144e8:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   144ec:	mov	r2, r4
   144f0:	mov	r1, r8
   144f4:	mov	r0, r5
   144f8:	ldr	r3, [sp, #8]
   144fc:	bl	138e4 <table_set_int32@@Base>
   14500:	mov	r6, #0
   14504:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14508:	ldr	r1, [pc, #472]	; 146e8 <table_cell_from_buffer@@Base+0x688>
   1450c:	add	r7, sp, #8
   14510:	mov	r0, r6
   14514:	mov	r2, r7
   14518:	add	r1, pc, r1
   1451c:	bl	11b68 <__isoc99_sscanf@plt>
   14520:	cmp	r0, #1
   14524:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14528:	ldrh	r3, [r7]
   1452c:	mov	r2, r4
   14530:	mov	r1, r8
   14534:	mov	r0, r5
   14538:	bl	138bc <table_set_uint16@@Base>
   1453c:	mov	r6, #0
   14540:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14544:	ldr	r1, [pc, #416]	; 146ec <table_cell_from_buffer@@Base+0x68c>
   14548:	add	r7, sp, #8
   1454c:	mov	r0, r6
   14550:	mov	r2, r7
   14554:	add	r1, pc, r1
   14558:	bl	11b68 <__isoc99_sscanf@plt>
   1455c:	cmp	r0, #1
   14560:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14564:	ldrsh	r3, [r7]
   14568:	mov	r2, r4
   1456c:	mov	r1, r8
   14570:	mov	r0, r5
   14574:	bl	13894 <table_set_int16@@Base>
   14578:	mov	r6, #0
   1457c:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14580:	ldr	r1, [pc, #360]	; 146f0 <table_cell_from_buffer@@Base+0x690>
   14584:	mov	r0, r6
   14588:	add	r2, sp, #8
   1458c:	add	r1, pc, r1
   14590:	bl	11b68 <__isoc99_sscanf@plt>
   14594:	cmp	r0, #1
   14598:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   1459c:	mov	r2, r4
   145a0:	mov	r1, r8
   145a4:	mov	r0, r5
   145a8:	ldrb	r3, [sp, #8]
   145ac:	bl	1386c <table_set_uint8@@Base>
   145b0:	mov	r6, #0
   145b4:	b	1410c <table_cell_from_buffer@@Base+0xac>
   145b8:	ldr	r1, [pc, #308]	; 146f4 <table_cell_from_buffer@@Base+0x694>
   145bc:	add	r7, sp, #8
   145c0:	mov	r0, r6
   145c4:	mov	r2, r7
   145c8:	add	r1, pc, r1
   145cc:	bl	11b68 <__isoc99_sscanf@plt>
   145d0:	cmp	r0, #1
   145d4:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   145d8:	ldrsb	r3, [r7]
   145dc:	mov	r2, r4
   145e0:	mov	r1, r8
   145e4:	mov	r0, r5
   145e8:	bl	13844 <table_set_int8@@Base>
   145ec:	mov	r6, #0
   145f0:	b	1410c <table_cell_from_buffer@@Base+0xac>
   145f4:	ldr	r1, [pc, #252]	; 146f8 <table_cell_from_buffer@@Base+0x698>
   145f8:	mov	r0, r6
   145fc:	add	r2, sp, #8
   14600:	add	r1, pc, r1
   14604:	bl	11b68 <__isoc99_sscanf@plt>
   14608:	cmp	r0, #1
   1460c:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14610:	mov	r2, r4
   14614:	mov	r1, r8
   14618:	mov	r0, r5
   1461c:	ldr	r3, [sp, #8]
   14620:	bl	1381c <table_set_uint@@Base>
   14624:	mov	r6, #0
   14628:	b	1410c <table_cell_from_buffer@@Base+0xac>
   1462c:	ldr	r1, [pc, #200]	; 146fc <table_cell_from_buffer@@Base+0x69c>
   14630:	mov	r0, r6
   14634:	add	r2, sp, #8
   14638:	add	r1, pc, r1
   1463c:	bl	11b68 <__isoc99_sscanf@plt>
   14640:	cmp	r0, #1
   14644:	bne	14108 <table_cell_from_buffer@@Base+0xa8>
   14648:	mov	r2, r4
   1464c:	mov	r1, r8
   14650:	mov	r0, r5
   14654:	ldr	r3, [sp, #8]
   14658:	bl	137f4 <table_set_int@@Base>
   1465c:	mov	r6, #0
   14660:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14664:	mov	r2, r4
   14668:	mov	r1, r8
   1466c:	mov	r0, r5
   14670:	mov	r3, r6
   14674:	bl	137cc <table_set_bool@@Base>
   14678:	b	1410c <table_cell_from_buffer@@Base+0xac>
   1467c:	mov	r2, r4
   14680:	mov	r1, r8
   14684:	mov	r0, r5
   14688:	ldr	r3, [sp, #8]
   1468c:	bl	13b2c <table_set_ptr@@Base>
   14690:	mov	r6, #0
   14694:	b	1410c <table_cell_from_buffer@@Base+0xac>
   14698:	mov	r6, #0
   1469c:	b	1410c <table_cell_from_buffer@@Base+0xac>
   146a0:	andeq	r0, r0, r4, ror #18
   146a4:	strdeq	r0, [r0], -ip
   146a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   146ac:	andeq	r0, r0, r4, lsr #17
   146b0:	andeq	r0, r0, ip, ror r8
   146b4:	andeq	r0, r0, ip, lsr r8
   146b8:	andeq	r0, r0, r0, lsl #16
   146bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   146c0:	andeq	r0, r0, r0, ror r7
   146c4:	andeq	r0, r0, r8, lsr #14
   146c8:	andeq	r0, r0, r8, lsl #14
   146cc:	andeq	r0, r0, ip, asr #13
   146d0:	andeq	r0, r0, ip, lsl #13
   146d4:	andeq	r0, r0, ip, asr #12
   146d8:	andeq	r0, r0, r8, lsl #12
   146dc:	andeq	r0, r0, r0, asr #11
   146e0:	andeq	r0, r0, r0, lsl #11
   146e4:	andeq	r0, r0, r4, asr #10
   146e8:	andeq	r0, r0, r4, lsr #10
   146ec:	andeq	r0, r0, r4, ror #9
   146f0:	ldrdeq	r0, [r0], -ip
   146f4:	muleq	r0, r8, r4
   146f8:	andeq	r0, r0, r4, lsr #8
   146fc:	andeq	r0, r0, r8, ror #7

00014700 <table_get_cell_ptr@@Base>:
   14700:	push	{r4, lr}
   14704:	mov	r4, r2
   14708:	bl	13210 <table_get_row_ptr@@Base>
   1470c:	ldr	r0, [r0]
   14710:	add	r0, r0, r4, lsl #2
   14714:	pop	{r4, pc}

00014718 <table_cell_init@@Base>:
   14718:	push	{r4, lr}
   1471c:	bl	14700 <table_get_cell_ptr@@Base>
   14720:	mov	r3, #0
   14724:	str	r3, [r0]
   14728:	pop	{r4, pc}

0001472c <table_cell_destroy@@Base>:
   1472c:	push	{r4, r5, r6, lr}
   14730:	mov	r6, r1
   14734:	mov	r1, r2
   14738:	mov	r4, r2
   1473c:	mov	r5, r0
   14740:	bl	12a2c <table_get_column_data_type@@Base>
   14744:	cmp	r0, #23
   14748:	popeq	{r4, r5, r6, pc}
   1474c:	mov	r2, r4
   14750:	mov	r1, r6
   14754:	mov	r0, r5
   14758:	bl	14700 <table_get_cell_ptr@@Base>
   1475c:	ldr	r0, [r0]
   14760:	cmp	r0, #0
   14764:	popeq	{r4, r5, r6, pc}
   14768:	pop	{r4, r5, r6, lr}
   1476c:	b	11af0 <free@plt>

00014770 <table_cell_nullify@@Base>:
   14770:	push	{r4, lr}
   14774:	bl	14700 <table_get_cell_ptr@@Base>
   14778:	mov	r4, r0
   1477c:	ldr	r0, [r0]
   14780:	cmp	r0, #0
   14784:	beq	14794 <table_cell_nullify@@Base+0x24>
   14788:	bl	11af0 <free@plt>
   1478c:	mov	r3, #0
   14790:	str	r3, [r4]
   14794:	mov	r0, #0
   14798:	pop	{r4, pc}
   1479c:	subs	r2, r1, #1
   147a0:	bxeq	lr
   147a4:	bcc	1497c <table_cell_nullify@@Base+0x20c>
   147a8:	cmp	r0, r1
   147ac:	bls	14960 <table_cell_nullify@@Base+0x1f0>
   147b0:	tst	r1, r2
   147b4:	beq	1496c <table_cell_nullify@@Base+0x1fc>
   147b8:	clz	r3, r0
   147bc:	clz	r2, r1
   147c0:	sub	r3, r2, r3
   147c4:	rsbs	r3, r3, #31
   147c8:	addne	r3, r3, r3, lsl #1
   147cc:	mov	r2, #0
   147d0:	addne	pc, pc, r3, lsl #2
   147d4:	nop			; (mov r0, r0)
   147d8:	cmp	r0, r1, lsl #31
   147dc:	adc	r2, r2, r2
   147e0:	subcs	r0, r0, r1, lsl #31
   147e4:	cmp	r0, r1, lsl #30
   147e8:	adc	r2, r2, r2
   147ec:	subcs	r0, r0, r1, lsl #30
   147f0:	cmp	r0, r1, lsl #29
   147f4:	adc	r2, r2, r2
   147f8:	subcs	r0, r0, r1, lsl #29
   147fc:	cmp	r0, r1, lsl #28
   14800:	adc	r2, r2, r2
   14804:	subcs	r0, r0, r1, lsl #28
   14808:	cmp	r0, r1, lsl #27
   1480c:	adc	r2, r2, r2
   14810:	subcs	r0, r0, r1, lsl #27
   14814:	cmp	r0, r1, lsl #26
   14818:	adc	r2, r2, r2
   1481c:	subcs	r0, r0, r1, lsl #26
   14820:	cmp	r0, r1, lsl #25
   14824:	adc	r2, r2, r2
   14828:	subcs	r0, r0, r1, lsl #25
   1482c:	cmp	r0, r1, lsl #24
   14830:	adc	r2, r2, r2
   14834:	subcs	r0, r0, r1, lsl #24
   14838:	cmp	r0, r1, lsl #23
   1483c:	adc	r2, r2, r2
   14840:	subcs	r0, r0, r1, lsl #23
   14844:	cmp	r0, r1, lsl #22
   14848:	adc	r2, r2, r2
   1484c:	subcs	r0, r0, r1, lsl #22
   14850:	cmp	r0, r1, lsl #21
   14854:	adc	r2, r2, r2
   14858:	subcs	r0, r0, r1, lsl #21
   1485c:	cmp	r0, r1, lsl #20
   14860:	adc	r2, r2, r2
   14864:	subcs	r0, r0, r1, lsl #20
   14868:	cmp	r0, r1, lsl #19
   1486c:	adc	r2, r2, r2
   14870:	subcs	r0, r0, r1, lsl #19
   14874:	cmp	r0, r1, lsl #18
   14878:	adc	r2, r2, r2
   1487c:	subcs	r0, r0, r1, lsl #18
   14880:	cmp	r0, r1, lsl #17
   14884:	adc	r2, r2, r2
   14888:	subcs	r0, r0, r1, lsl #17
   1488c:	cmp	r0, r1, lsl #16
   14890:	adc	r2, r2, r2
   14894:	subcs	r0, r0, r1, lsl #16
   14898:	cmp	r0, r1, lsl #15
   1489c:	adc	r2, r2, r2
   148a0:	subcs	r0, r0, r1, lsl #15
   148a4:	cmp	r0, r1, lsl #14
   148a8:	adc	r2, r2, r2
   148ac:	subcs	r0, r0, r1, lsl #14
   148b0:	cmp	r0, r1, lsl #13
   148b4:	adc	r2, r2, r2
   148b8:	subcs	r0, r0, r1, lsl #13
   148bc:	cmp	r0, r1, lsl #12
   148c0:	adc	r2, r2, r2
   148c4:	subcs	r0, r0, r1, lsl #12
   148c8:	cmp	r0, r1, lsl #11
   148cc:	adc	r2, r2, r2
   148d0:	subcs	r0, r0, r1, lsl #11
   148d4:	cmp	r0, r1, lsl #10
   148d8:	adc	r2, r2, r2
   148dc:	subcs	r0, r0, r1, lsl #10
   148e0:	cmp	r0, r1, lsl #9
   148e4:	adc	r2, r2, r2
   148e8:	subcs	r0, r0, r1, lsl #9
   148ec:	cmp	r0, r1, lsl #8
   148f0:	adc	r2, r2, r2
   148f4:	subcs	r0, r0, r1, lsl #8
   148f8:	cmp	r0, r1, lsl #7
   148fc:	adc	r2, r2, r2
   14900:	subcs	r0, r0, r1, lsl #7
   14904:	cmp	r0, r1, lsl #6
   14908:	adc	r2, r2, r2
   1490c:	subcs	r0, r0, r1, lsl #6
   14910:	cmp	r0, r1, lsl #5
   14914:	adc	r2, r2, r2
   14918:	subcs	r0, r0, r1, lsl #5
   1491c:	cmp	r0, r1, lsl #4
   14920:	adc	r2, r2, r2
   14924:	subcs	r0, r0, r1, lsl #4
   14928:	cmp	r0, r1, lsl #3
   1492c:	adc	r2, r2, r2
   14930:	subcs	r0, r0, r1, lsl #3
   14934:	cmp	r0, r1, lsl #2
   14938:	adc	r2, r2, r2
   1493c:	subcs	r0, r0, r1, lsl #2
   14940:	cmp	r0, r1, lsl #1
   14944:	adc	r2, r2, r2
   14948:	subcs	r0, r0, r1, lsl #1
   1494c:	cmp	r0, r1
   14950:	adc	r2, r2, r2
   14954:	subcs	r0, r0, r1
   14958:	mov	r0, r2
   1495c:	bx	lr
   14960:	moveq	r0, #1
   14964:	movne	r0, #0
   14968:	bx	lr
   1496c:	clz	r2, r1
   14970:	rsb	r2, r2, #31
   14974:	lsr	r0, r0, r2
   14978:	bx	lr
   1497c:	cmp	r0, #0
   14980:	mvnne	r0, #0
   14984:	b	149a8 <table_cell_nullify@@Base+0x238>
   14988:	cmp	r1, #0
   1498c:	beq	1497c <table_cell_nullify@@Base+0x20c>
   14990:	push	{r0, r1, lr}
   14994:	bl	1479c <table_cell_nullify@@Base+0x2c>
   14998:	pop	{r1, r2, lr}
   1499c:	mul	r3, r2, r0
   149a0:	sub	r1, r1, r3
   149a4:	bx	lr
   149a8:	push	{r1, lr}
   149ac:	mov	r0, #8
   149b0:	bl	11ad8 <raise@plt>
   149b4:	pop	{r1, pc}

000149b8 <__libc_csu_init@@Base>:
   149b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   149bc:	mov	r7, r0
   149c0:	ldr	r6, [pc, #72]	; 14a10 <__libc_csu_init@@Base+0x58>
   149c4:	ldr	r5, [pc, #72]	; 14a14 <__libc_csu_init@@Base+0x5c>
   149c8:	add	r6, pc, r6
   149cc:	add	r5, pc, r5
   149d0:	sub	r6, r6, r5
   149d4:	mov	r8, r1
   149d8:	mov	r9, r2
   149dc:	bl	11ab8 <raise@plt-0x20>
   149e0:	asrs	r6, r6, #2
   149e4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   149e8:	mov	r4, #0
   149ec:	add	r4, r4, #1
   149f0:	ldr	r3, [r5], #4
   149f4:	mov	r2, r9
   149f8:	mov	r1, r8
   149fc:	mov	r0, r7
   14a00:	blx	r3
   14a04:	cmp	r6, r4
   14a08:	bne	149ec <__libc_csu_init@@Base+0x34>
   14a0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14a10:	andeq	r0, r1, r0, asr #10
   14a14:	andeq	r0, r1, r8, lsr r5

00014a18 <__libc_csu_fini@@Base>:
   14a18:	bx	lr

Disassembly of section .fini:

00014a1c <.fini>:
   14a1c:	push	{r3, lr}
   14a20:	pop	{r3, pc}
