$date
	Sun Dec 04 11:42:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 ) d $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
1)
0%
0(
1$
1'
#30
1!
0"
1%
1(
#40
0!
1"
0%
0(
0$
0'
1#
1&
#50
1!
0"
1%
1(
#60
0)
0%
0(
1$
1'
#70
1"
1%
1(
