

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Wed Dec 14 22:10:01 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        hls_adder
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 7.08ns
ST_1: b_read (11)  [1/1] 1.00ns
:6  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b) nounwind

ST_1: a_read (12)  [1/1] 1.00ns
:7  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a) nounwind

ST_1: sext1_cast (17)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:12  %sext1_cast = sext i32 %a_read to i65

ST_1: mul2 (18)  [6/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_1: tmp_7 (20)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:15  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %a_read, i32 31)

ST_1: mul (28)  [6/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158


 <State 2>: 6.08ns
ST_2: c (16)  [6/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_2: mul2 (18)  [5/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_2: mul (28)  [5/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158


 <State 3>: 6.08ns
ST_3: c (16)  [5/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_3: mul2 (18)  [4/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_3: mul (28)  [4/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158


 <State 4>: 6.08ns
ST_4: c (16)  [4/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_4: mul2 (18)  [3/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_4: mul (28)  [3/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158


 <State 5>: 6.08ns
ST_5: c (16)  [3/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_5: mul2 (18)  [2/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_5: mul (28)  [2/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158


 <State 6>: 6.08ns
ST_6: c (16)  [2/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_6: mul2 (18)  [1/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:13  %mul2 = mul i65 %sext1_cast, 4908534053

ST_6: tmp_9 (23)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:18  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul2, i32 35, i32 64)

ST_6: mul (28)  [1/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:23  %mul = mul i65 %sext1_cast, 6247225158

ST_6: tmp_11 (32)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:27  %tmp_11 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul, i32 36, i32 64)


 <State 7>: 8.52ns
ST_7: c (16)  [1/6] 6.08ns  loc: hls_adder/solution1/top.cpp:9
:11  %c = mul nsw i32 %b_read, %a_read

ST_7: neg_mul3 (19)  [1/1] 3.52ns  loc: hls_adder/solution1/top.cpp:9
:14  %neg_mul3 = sub i65 0, %mul2

ST_7: tmp_8 (21)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti8)
:16  %tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %neg_mul3, i32 35, i32 64)

ST_7: tmp (22)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti8)
:17  %tmp = sext i30 %tmp_8 to i32

ST_7: tmp_1 (24)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:19  %tmp_1 = sext i30 %tmp_9 to i32

ST_7: tmp_3 (25)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti8)
:20  %tmp_3 = select i1 %tmp_7, i32 %tmp, i32 %tmp_1

ST_7: neg_ti8 (26)  [1/1] 2.44ns  loc: hls_adder/solution1/top.cpp:9 (out node of the LUT)
:21  %neg_ti8 = sub i32 0, %tmp_3

ST_7: d (27)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node tmp2)
:22  %d = select i1 %tmp_7, i32 %neg_ti8, i32 %tmp_1

ST_7: neg_mul (29)  [1/1] 3.52ns  loc: hls_adder/solution1/top.cpp:9
:24  %neg_mul = sub i65 0, %mul

ST_7: tmp_10 (30)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti)
:25  %tmp_10 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %neg_mul, i32 36, i32 64)

ST_7: tmp_4 (31)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti)
:26  %tmp_4 = sext i29 %tmp_10 to i32

ST_7: tmp_5 (33)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9
:28  %tmp_5 = sext i29 %tmp_11 to i32

ST_7: tmp_6 (34)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:9 (grouped into LUT with out node neg_ti)
:29  %tmp_6 = select i1 %tmp_7, i32 %tmp_4, i32 %tmp_5

ST_7: neg_ti (35)  [1/1] 2.44ns  loc: hls_adder/solution1/top.cpp:9 (out node of the LUT)
:30  %neg_ti = sub i32 0, %tmp_6

ST_7: e (36)  [1/1] 1.37ns  loc: hls_adder/solution1/top.cpp:9
:31  %e = select i1 %tmp_7, i32 %neg_ti, i32 %tmp_5

ST_7: StgValue_47 (37)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:10
:32  call void @_ssdm_op_Write.ap_auto.i32P(i32* %n, i32 %c) nounwind

ST_7: StgValue_48 (38)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:11
:33  call void @_ssdm_op_Write.ap_auto.i32P(i32* %p, i32 %e) nounwind

ST_7: tmp2 (40)  [1/1] 2.44ns  loc: hls_adder/solution1/top.cpp:12 (out node of the LUT)
:35  %tmp2 = add i32 %c, %d


 <State 8>: 3.94ns
ST_8: StgValue_50 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a) nounwind, !map !7

ST_8: StgValue_51 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b) nounwind, !map !13

ST_8: StgValue_52 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %n) nounwind, !map !17

ST_8: StgValue_53 (8)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %p) nounwind, !map !23

ST_8: StgValue_54 (9)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

ST_8: StgValue_55 (10)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind

ST_8: StgValue_56 (13)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:3
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_57 (14)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:4
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_58 (15)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:5
:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: tmp1 (39)  [1/1] 1.97ns  loc: hls_adder/solution1/top.cpp:12
:34  %tmp1 = add i32 %b_read, %a_read

ST_8: tmp_2 (41)  [1/1] 1.97ns  loc: hls_adder/solution1/top.cpp:12
:36  %tmp_2 = add i32 %tmp2, %tmp1

ST_8: StgValue_61 (42)  [1/1] 0.00ns  loc: hls_adder/solution1/top.cpp:12
:37  ret i32 %tmp_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read      (read         ) [ 001111111]
a_read      (read         ) [ 001111111]
sext1_cast  (sext         ) [ 001111100]
tmp_7       (bitselect    ) [ 001111110]
mul2        (mul          ) [ 000000010]
tmp_9       (partselect   ) [ 000000010]
mul         (mul          ) [ 000000010]
tmp_11      (partselect   ) [ 000000010]
c           (mul          ) [ 000000000]
neg_mul3    (sub          ) [ 000000000]
tmp_8       (partselect   ) [ 000000000]
tmp         (sext         ) [ 000000000]
tmp_1       (sext         ) [ 000000000]
tmp_3       (select       ) [ 000000000]
neg_ti8     (sub          ) [ 000000000]
d           (select       ) [ 000000000]
neg_mul     (sub          ) [ 000000000]
tmp_10      (partselect   ) [ 000000000]
tmp_4       (sext         ) [ 000000000]
tmp_5       (sext         ) [ 000000000]
tmp_6       (select       ) [ 000000000]
neg_ti      (sub          ) [ 000000000]
e           (select       ) [ 000000000]
StgValue_47 (write        ) [ 000000000]
StgValue_48 (write        ) [ 000000000]
tmp2        (add          ) [ 000000001]
StgValue_50 (specbitsmap  ) [ 000000000]
StgValue_51 (specbitsmap  ) [ 000000000]
StgValue_52 (specbitsmap  ) [ 000000000]
StgValue_53 (specbitsmap  ) [ 000000000]
StgValue_54 (specbitsmap  ) [ 000000000]
StgValue_55 (spectopmodule) [ 000000000]
StgValue_56 (specinterface) [ 000000000]
StgValue_57 (specinterface) [ 000000000]
StgValue_58 (specinterface) [ 000000000]
tmp1        (add          ) [ 000000000]
tmp_2       (add          ) [ 000000000]
StgValue_61 (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="b_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_47_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_47/7 "/>
</bind>
</comp>

<comp id="65" class="1004" name="StgValue_48_write_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="0" index="2" bw="31" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/7 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext1_cast_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext1_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="34" slack="0"/>
<pin id="79" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_7_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="34" slack="0"/>
<pin id="93" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_9_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="30" slack="0"/>
<pin id="103" dir="0" index="1" bw="65" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="0" index="3" bw="8" slack="0"/>
<pin id="106" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_11_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="29" slack="0"/>
<pin id="113" dir="0" index="1" bw="65" slack="0"/>
<pin id="114" dir="0" index="2" bw="7" slack="0"/>
<pin id="115" dir="0" index="3" bw="8" slack="0"/>
<pin id="116" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="neg_mul3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="65" slack="1"/>
<pin id="124" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul3/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="65" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="30" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="30" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="6"/>
<pin id="145" dir="0" index="1" bw="30" slack="0"/>
<pin id="146" dir="0" index="2" bw="30" slack="0"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="neg_ti8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="30" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti8/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="d_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="6"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="30" slack="0"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="neg_mul_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="65" slack="1"/>
<pin id="166" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_10_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="29" slack="0"/>
<pin id="170" dir="0" index="1" bw="65" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="8" slack="0"/>
<pin id="173" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="29" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="29" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_6_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="6"/>
<pin id="187" dir="0" index="1" bw="29" slack="0"/>
<pin id="188" dir="0" index="2" bw="29" slack="0"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="neg_ti_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="29" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="e_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="6"/>
<pin id="200" dir="0" index="1" bw="31" slack="0"/>
<pin id="201" dir="0" index="2" bw="29" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="e/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="7"/>
<pin id="214" dir="0" index="1" bw="32" slack="7"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="221" class="1005" name="b_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="227" class="1005" name="a_read_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="sext1_cast_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="65" slack="1"/>
<pin id="235" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="sext1_cast "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_7_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="6"/>
<pin id="241" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="247" class="1005" name="mul2_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="65" slack="1"/>
<pin id="249" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_9_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="1"/>
<pin id="254" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="257" class="1005" name="mul_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="65" slack="1"/>
<pin id="259" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_11_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="29" slack="1"/>
<pin id="264" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="52" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="52" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="72" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="96" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="76" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="90" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="111" pin=3"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="121" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="168" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="182" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="210"><net_src comp="96" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="156" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="46" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="230"><net_src comp="52" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="236"><net_src comp="72" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="242"><net_src comp="82" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="250"><net_src comp="76" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="255"><net_src comp="101" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="265"><net_src comp="111" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="270"><net_src comp="206" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n | {7 }
	Port: p | {7 }
 - Input state : 
	Port: add : a | {1 }
	Port: add : b | {1 }
  - Chain level:
	State 1
		mul2 : 1
		mul : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp_9 : 1
		tmp_11 : 1
	State 7
		tmp_8 : 1
		tmp : 2
		tmp_3 : 3
		neg_ti8 : 4
		d : 5
		tmp_10 : 1
		tmp_4 : 2
		tmp_6 : 3
		neg_ti : 4
		e : 5
		StgValue_47 : 1
		StgValue_48 : 6
		tmp2 : 6
	State 8
		tmp_2 : 1
		StgValue_61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     neg_mul3_fu_121     |    0    |    0    |    65   |
|    sub   |      neg_ti8_fu_150     |    0    |    0    |    30   |
|          |      neg_mul_fu_163     |    0    |    0    |    65   |
|          |      neg_ti_fu_192      |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_143      |    0    |    0    |    30   |
|  select  |         d_fu_156        |    0    |    0    |    32   |
|          |       tmp_6_fu_185      |    0    |    0    |    29   |
|          |         e_fu_198        |    0    |    0    |    31   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp2_fu_206       |    0    |    0    |    32   |
|    add   |       tmp1_fu_212       |    0    |    0    |    16   |
|          |       tmp_2_fu_216      |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_76        |    4    |    0    |    0    |
|    mul   |        grp_fu_90        |    4    |    0    |    0    |
|          |        grp_fu_96        |    4    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    b_read_read_fu_46    |    0    |    0    |    0    |
|          |    a_read_read_fu_52    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_47_write_fu_58 |    0    |    0    |    0    |
|          | StgValue_48_write_fu_65 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext1_cast_fu_72    |    0    |    0    |    0    |
|          |        tmp_fu_136       |    0    |    0    |    0    |
|   sext   |       tmp_1_fu_140      |    0    |    0    |    0    |
|          |       tmp_4_fu_178      |    0    |    0    |    0    |
|          |       tmp_5_fu_182      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_7_fu_82       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_9_fu_101      |    0    |    0    |    0    |
|partselect|      tmp_11_fu_111      |    0    |    0    |    0    |
|          |       tmp_8_fu_126      |    0    |    0    |    0    |
|          |      tmp_10_fu_168      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    12   |    0    |   375   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_227  |   32   |
|  b_read_reg_221  |   32   |
|   mul2_reg_247   |   65   |
|    mul_reg_257   |   65   |
|sext1_cast_reg_233|   65   |
|   tmp2_reg_267   |   32   |
|  tmp_11_reg_262  |   29   |
|   tmp_7_reg_239  |    1   |
|   tmp_9_reg_252  |   30   |
+------------------+--------+
|       Total      |   351  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_76 |  p0  |   2  |  32  |   64   ||    32   |
| grp_fu_90 |  p0  |   2  |  32  |   64   ||    32   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  3.142  ||    64   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   375  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   64   |
|  Register |    -   |    -   |   351  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    3   |   351  |   439  |
+-----------+--------+--------+--------+--------+
