<module HW_revision="" XML_version="1" description="Port 7/8" id="Port 7/8">
<register acronym="P7IN" description="Port 7 Input" id="P7IN" offset=" 0x0260" width="8">
<bitfield begin="0" description="P7IN0" end="0" id="P7IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7IN1" end="1" id="P7IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7IN2" end="2" id="P7IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7IN3" end="3" id="P7IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7IN4" end="4" id="P7IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7IN5" end="5" id="P7IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7IN6" end="6" id="P7IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7IN7" end="7" id="P7IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7OUT" description="Port 7 Output" id="P7OUT" offset=" 0x0262" width="8">
<bitfield begin="0" description="P7OUT0" end="0" id="P7OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7OUT1" end="1" id="P7OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7OUT2" end="2" id="P7OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7OUT3" end="3" id="P7OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7OUT4" end="4" id="P7OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7OUT5" end="5" id="P7OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7OUT6" end="6" id="P7OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7OUT7" end="7" id="P7OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7DIR" description="Port 7 Direction" id="P7DIR" offset=" 0x0264" width="8">
<bitfield begin="0" description="P7DIR0" end="0" id="P7DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7DIR1" end="1" id="P7DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7DIR2" end="2" id="P7DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7DIR3" end="3" id="P7DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7DIR4" end="4" id="P7DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7DIR5" end="5" id="P7DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7DIR6" end="6" id="P7DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7DIR7" end="7" id="P7DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7REN" description="Port 7 Resistor Enable" id="P7REN" offset=" 0x0266" width="8">
<bitfield begin="0" description="P7REN0" end="0" id="P7REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7REN1" end="1" id="P7REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7REN2" end="2" id="P7REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7REN3" end="3" id="P7REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7REN4" end="4" id="P7REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7REN5" end="5" id="P7REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7REN6" end="6" id="P7REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7REN7" end="7" id="P7REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7SEL0" description="Port 7 Selection 0" id="P7SEL0" offset=" 0x026A" width="8">
<bitfield begin="0" description="P7SEL0_0" end="0" id="P7SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7SEL0_1" end="1" id="P7SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7SEL0_2" end="2" id="P7SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7SEL0_3" end="3" id="P7SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7SEL0_4" end="4" id="P7SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7SEL0_5" end="5" id="P7SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7SEL0_6" end="6" id="P7SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7SEL0_7" end="7" id="P7SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7SEL1" description="Port 7 Selection 1" id="P7SEL1" offset=" 0x026C" width="8">
<bitfield begin="0" description="P7SEL1_0" end="0" id="P7SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7SEL1_1" end="1" id="P7SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7SEL1_2" end="2" id="P7SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7SEL1_3" end="3" id="P7SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7SEL1_4" end="4" id="P7SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7SEL1_5" end="5" id="P7SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7SEL1_6" end="6" id="P7SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7SEL1_7" end="7" id="P7SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P7SELC" description="Port 7 Complement Selection" id="P7SELC" offset=" 0x0276" width="8">
<bitfield begin="0" description="P7SELC_0" end="0" id="P7SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P7SELC_1" end="1" id="P7SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P7SELC_2" end="2" id="P7SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P7SELC_3" end="3" id="P7SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P7SELC_4" end="4" id="P7SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P7SELC_5" end="5" id="P7SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P7SELC_6" end="6" id="P7SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P7SELC_7" end="7" id="P7SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8IN" description="Port 8 Input" id="P8IN" offset=" 0x0261" width="8">
<bitfield begin="0" description="P8IN0" end="0" id="P8IN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8IN1" end="1" id="P8IN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8IN2" end="2" id="P8IN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8IN3" end="3" id="P8IN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8IN4" end="4" id="P8IN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8IN5" end="5" id="P8IN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8IN6" end="6" id="P8IN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8IN7" end="7" id="P8IN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8OUT" description="Port 8 Output" id="P8OUT" offset=" 0x0263" width="8">
<bitfield begin="0" description="P8OUT0" end="0" id="P8OUT0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8OUT1" end="1" id="P8OUT1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8OUT2" end="2" id="P8OUT2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8OUT3" end="3" id="P8OUT3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8OUT4" end="4" id="P8OUT4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8OUT5" end="5" id="P8OUT5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8OUT6" end="6" id="P8OUT6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8OUT7" end="7" id="P8OUT7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8DIR" description="Port 8 Direction" id="P8DIR" offset=" 0x0265" width="8">
<bitfield begin="0" description="P8DIR0" end="0" id="P8DIR0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8DIR1" end="1" id="P8DIR1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8DIR2" end="2" id="P8DIR2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8DIR3" end="3" id="P8DIR3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8DIR4" end="4" id="P8DIR4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8DIR5" end="5" id="P8DIR5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8DIR6" end="6" id="P8DIR6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8DIR7" end="7" id="P8DIR7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8REN" description="Port 8 Resistor Enable" id="P8REN" offset=" 0x0267" width="8">
<bitfield begin="0" description="P8REN0" end="0" id="P8REN0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8REN1" end="1" id="P8REN1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8REN2" end="2" id="P8REN2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8REN3" end="3" id="P8REN3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8REN4" end="4" id="P8REN4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8REN5" end="5" id="P8REN5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8REN6" end="6" id="P8REN6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8REN7" end="7" id="P8REN7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8SEL0" description="Port 8 Selection 0" id="P8SEL0" offset=" 0x026B" width="8">
<bitfield begin="0" description="P8SEL0_0" end="0" id="P8SEL0_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8SEL0_1" end="1" id="P8SEL0_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8SEL0_2" end="2" id="P8SEL0_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8SEL0_3" end="3" id="P8SEL0_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8SEL0_4" end="4" id="P8SEL0_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8SEL0_5" end="5" id="P8SEL0_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8SEL0_6" end="6" id="P8SEL0_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8SEL0_7" end="7" id="P8SEL0_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8SEL1" description="Port 8 Selection 1" id="P8SEL1" offset=" 0x026D" width="8">
<bitfield begin="0" description="P8SEL1_0" end="0" id="P8SEL1_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8SEL1_1" end="1" id="P8SEL1_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8SEL1_2" end="2" id="P8SEL1_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8SEL1_3" end="3" id="P8SEL1_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8SEL1_4" end="4" id="P8SEL1_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8SEL1_5" end="5" id="P8SEL1_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8SEL1_6" end="6" id="P8SEL1_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8SEL1_7" end="7" id="P8SEL1_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
<register acronym="P8SELC" description="Port 8 Complement Selection" id="P8SELC" offset=" 0x0277" width="8">
<bitfield begin="0" description="P8SELC_0" end="0" id="P8SELC_0" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="1" description="P8SELC_1" end="1" id="P8SELC_1" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="2" description="P8SELC_2" end="2" id="P8SELC_2" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="3" description="P8SELC_3" end="3" id="P8SELC_3" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="4" description="P8SELC_4" end="4" id="P8SELC_4" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="5" description="P8SELC_5" end="5" id="P8SELC_5" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="6" description="P8SELC_6" end="6" id="P8SELC_6" range="" resetval="0" rwaccess="RW" width="1"></bitfield>
<bitfield begin="7" description="P8SELC_7" end="7" id="P8SELC_7" range="" resetval="0" rwaccess="RW" width="1"></bitfield></register>
</module>