* **Lab 1**<br/>
Simulate a simple inverter in VHDL.

* **Lab 2**<br/>
Fundamental logic gates.


