Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Tue May 17 16:03:51 2022
| Host              : NGHIA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fifo_timing_summary_routed.rpt -pb fifo_timing_summary_routed.pb -rpx fifo_timing_summary_routed.rpx -warn_on_violation
| Design            : fifo
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.27 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.877       -7.957                     17                   17           NA           NA                     NA                   NA        0.886        0.000                       0                    12  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
rd_clk  {0.000 1.667}        3.333           300.030         
wr_clk  {0.000 1.429}        2.857           350.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rd_clk             -0.877       -3.657                      8                    8                                                                              1.124        0.000                       0                     6  
wr_clk             -0.799       -4.146                      9                    9                                                                              0.886        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wr_clk        rd_clk             -0.838       -0.838                      1                    1                                                                        
rd_clk        wr_clk             -0.876       -1.745                      2                    2                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  rd_clk

Setup :            8  Failing Endpoints,  Worst Slack       -0.877ns,  Total Violation       -3.657ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.877ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.635ns  (logic 0.260ns (40.945%)  route 0.375ns (59.055%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[0]/C
    SLICE_X39Y198        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/rd_ptr_reg[0]/Q
                         net (fo=7, routed)           0.106     0.185    inst1/rd_ptr_reg[2]_0[0]
    SLICE_X39Y197        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.331 f  inst1/empty_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.044     0.375    inst1/empty_OBUF_inst_i_2_n_0
    SLICE_X39Y197        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     0.410 r  inst1/mem_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.225     0.635    inst2/p_2_in
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342    -0.242    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                 -0.877    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[0]/C
    SLICE_X39Y198        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/rd_ptr_reg[0]/Q
                         net (fo=7, routed)           0.294     0.373    inst2/mem_reg_bram_0_1[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.334    -0.234    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.251ns  (logic 0.079ns (31.474%)  route 0.172ns (68.526%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  inst1/rd_ptr_reg[1]/C
    SLICE_X40Y197        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/rd_ptr_reg[1]/Q
                         net (fo=7, routed)           0.172     0.251    inst2/mem_reg_bram_0_1[1]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.285    -0.185    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.230ns  (logic 0.081ns (35.217%)  route 0.149ns (64.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  inst1/rd_ptr_reg[2]/C
    SLICE_X40Y197        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  inst1/rd_ptr_reg[2]/Q
                         net (fo=6, routed)           0.149     0.230    inst2/mem_reg_bram_0_1[2]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.260    -0.160    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                 -0.390    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst1/rd_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.494ns  (logic 0.228ns (46.154%)  route 0.266ns (53.846%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[0]/C
    SLICE_X39Y198        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/rd_ptr_reg[0]/Q
                         net (fo=7, routed)           0.218     0.297    inst1/rd_ptr_reg[2]_0[0]
    SLICE_X40Y197        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     0.446 r  inst1/rd_ptr[1]_i_1/O
                         net (fo=1, routed)           0.048     0.494    inst1/rd_ptr[1]_i_1_n_0
    SLICE_X40Y197        FDCE                                         r  inst1/rd_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X40Y197        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     0.125    inst1/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst1/rd_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.475ns  (logic 0.240ns (50.526%)  route 0.235ns (49.474%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[0]/C
    SLICE_X39Y198        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/rd_ptr_reg[0]/Q
                         net (fo=7, routed)           0.218     0.297    inst1/rd_ptr_reg[2]_0[0]
    SLICE_X40Y197        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161     0.458 r  inst1/rd_ptr[2]_i_1/O
                         net (fo=1, routed)           0.017     0.475    inst1/rd_ptr[2]_i_1_n_0
    SLICE_X40Y197        FDCE                                         r  inst1/rd_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X40Y197        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     0.125    inst1/rd_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst1/rd_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.450ns  (logic 0.170ns (37.778%)  route 0.280ns (62.222%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[3]/C
    SLICE_X39Y198        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 f  inst1/rd_ptr_reg[3]/Q
                         net (fo=5, routed)           0.232     0.313    inst1/rd_ptr[3]
    SLICE_X39Y198        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     0.402 r  inst1/rd_ptr[0]_i_1/O
                         net (fo=1, routed)           0.048     0.450    inst1/rd_ptr[0]_i_1_n_0
    SLICE_X39Y198        FDCE                                         r  inst1/rd_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y198        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     0.125    inst1/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst1/rd_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.428ns  (logic 0.180ns (42.056%)  route 0.248ns (57.944%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/rd_ptr_reg[3]/C
    SLICE_X39Y198        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  inst1/rd_ptr_reg[3]/Q
                         net (fo=5, routed)           0.232     0.313    inst1/rd_ptr[3]
    SLICE_X39Y198        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.099     0.412 r  inst1/rd_ptr[3]_i_1/O
                         net (fo=1, routed)           0.016     0.428    inst1/rd_ptr[3]_i_1_n_0
    SLICE_X39Y198        FDCE                                         r  inst1/rd_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y198        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     0.125    inst1/rd_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                 -0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rd_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { rd_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         3.333       1.764      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_HDIO_X0Y6  rd_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X39Y198     inst1/rd_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X40Y197     inst1/rd_ptr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X40Y197     inst1/rd_ptr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.333       2.783      SLICE_X39Y198     inst1/rd_ptr_reg[3]/C
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X39Y198     inst1/rd_ptr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X39Y198     inst1/rd_ptr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X39Y198     inst1/rd_ptr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X39Y198     inst1/rd_ptr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X40Y197     inst1/rd_ptr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X40Y197     inst1/rd_ptr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X40Y197     inst1/rd_ptr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.666       1.391      SLICE_X40Y197     inst1/rd_ptr_reg[2]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X40Y197     inst1/rd_ptr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X40Y197     inst1/rd_ptr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X40Y197     inst1/rd_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X40Y197     inst1/rd_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X39Y198     inst1/rd_ptr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X39Y198     inst1/rd_ptr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X39Y198     inst1/rd_ptr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.667       1.392      SLICE_X39Y198     inst1/rd_ptr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  wr_clk

Setup :            9  Failing Endpoints,  Worst Slack       -0.799ns,  Total Violation       -4.146ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.886ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.505ns  (logic 0.168ns (33.267%)  route 0.337ns (66.733%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/wr_ptr_reg[2]/C
    SLICE_X39Y198        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=7, routed)           0.155     0.234    inst1/Q[2]
    SLICE_X39Y196        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     0.323 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.182     0.505    inst2/WEBWE[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394    -0.294    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.550ns  (logic 0.168ns (30.545%)  route 0.382ns (69.455%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/wr_ptr_reg[2]/C
    SLICE_X39Y198        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=7, routed)           0.155     0.234    inst1/Q[2]
    SLICE_X39Y196        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     0.323 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.227     0.550    inst2/WEBWE[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342    -0.242    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.470ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.211ns  (logic 0.079ns (37.441%)  route 0.132ns (62.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196                                     0.000     0.000 r  inst1/wr_ptr_reg[0]/C
    SLICE_X39Y196        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[0]/Q
                         net (fo=8, routed)           0.132     0.211    inst2/Q[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.359    -0.259    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.259    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                 -0.470    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.554ns  (logic 0.203ns (36.643%)  route 0.351ns (63.357%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y197                                     0.000     0.000 r  inst1/wr_ptr_reg[1]/C
    SLICE_X39Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[1]/Q
                         net (fo=8, routed)           0.302     0.381    inst1/Q[1]
    SLICE_X39Y198        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     0.505 r  inst1/wr_ptr[2]_i_1/O
                         net (fo=1, routed)           0.049     0.554    inst1/p_0_in[2]
    SLICE_X39Y198        FDCE                                         r  inst1/wr_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y198        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025     0.125    inst1/wr_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.249ns  (logic 0.079ns (31.727%)  route 0.170ns (68.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y197                                     0.000     0.000 r  inst1/wr_ptr_reg[1]/C
    SLICE_X39Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[1]/Q
                         net (fo=8, routed)           0.170     0.249    inst2/Q[1]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.273    -0.173    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.249ns  (logic 0.079ns (31.727%)  route 0.170ns (68.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/wr_ptr_reg[2]/C
    SLICE_X39Y198        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=7, routed)           0.170     0.249    inst2/Q[2]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.267    -0.167    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.415ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.540ns  (logic 0.220ns (40.741%)  route 0.320ns (59.259%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y197                                     0.000     0.000 r  inst1/wr_ptr_reg[1]/C
    SLICE_X39Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[1]/Q
                         net (fo=8, routed)           0.302     0.381    inst1/Q[1]
    SLICE_X39Y198        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     0.522 r  inst1/wr_ptr[3]_i_1/O
                         net (fo=1, routed)           0.018     0.540    inst1/p_0_in[3]
    SLICE_X39Y198        FDCE                                         r  inst1/wr_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y198        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     0.125    inst1/wr_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                 -0.415    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.365ns  (logic 0.203ns (55.616%)  route 0.162ns (44.384%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y198                                     0.000     0.000 r  inst1/wr_ptr_reg[2]/C
    SLICE_X39Y198        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[2]/Q
                         net (fo=7, routed)           0.111     0.190    inst1/Q[2]
    SLICE_X39Y196        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     0.314 r  inst1/wr_ptr[0]_i_1/O
                         net (fo=1, routed)           0.051     0.365    inst1/wr_ptr[0]_i_1_n_0
    SLICE_X39Y196        FDCE                                         r  inst1/wr_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y196        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.025     0.125    inst1/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.163ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst1/wr_ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.288ns  (logic 0.176ns (61.111%)  route 0.112ns (38.889%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y197                                     0.000     0.000 r  inst1/wr_ptr_reg[1]/C
    SLICE_X39Y197        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[1]/Q
                         net (fo=8, routed)           0.064     0.143    inst1/Q[1]
    SLICE_X39Y197        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     0.240 r  inst1/wr_ptr[1]_i_1/O
                         net (fo=1, routed)           0.048     0.288    inst1/p_0_in[1]
    SLICE_X39Y197        FDCE                                         r  inst1/wr_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    SLICE_X39Y197        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025     0.125    inst1/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                 -0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wr_clk
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { wr_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_HDIO_X1Y7  wr_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         2.857       2.307      SLICE_X39Y196     inst1/wr_ptr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         2.857       2.307      SLICE_X39Y197     inst1/wr_ptr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         2.857       2.307      SLICE_X39Y198     inst1/wr_ptr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         2.857       2.307      SLICE_X39Y198     inst1/wr_ptr_reg[3]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.428       0.886      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y196     inst1/wr_ptr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y197     inst1/wr_ptr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y197     inst1/wr_ptr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y198     inst1/wr_ptr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y198     inst1/wr_ptr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y196     inst1/wr_ptr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y198     inst1/wr_ptr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.428       1.153      SLICE_X39Y198     inst1/wr_ptr_reg[3]/C
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB18_X3Y78      inst2/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y196     inst1/wr_ptr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y197     inst1/wr_ptr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y198     inst1/wr_ptr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y198     inst1/wr_ptr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y197     inst1/wr_ptr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y196     inst1/wr_ptr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y198     inst1/wr_ptr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.429       1.154      SLICE_X39Y198     inst1/wr_ptr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  wr_clk
  To Clock:  rd_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.838ns,  Total Violation       -0.838ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 inst1/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            inst2/mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             rd_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.596ns  (logic 0.213ns (35.738%)  route 0.383ns (64.262%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y196                                     0.000     0.000 r  inst1/wr_ptr_reg[0]/C
    SLICE_X39Y196        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  inst1/wr_ptr_reg[0]/Q
                         net (fo=8, routed)           0.114     0.193    inst1/Q[0]
    SLICE_X39Y197        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     0.292 f  inst1/empty_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.044     0.336    inst1/empty_OBUF_inst_i_2_n_0
    SLICE_X39Y197        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     0.371 r  inst1/mem_reg_bram_0_i_1/O
                         net (fo=1, routed)           0.225     0.596    inst2/p_2_in
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342    -0.242    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                 -0.838    





---------------------------------------------------------------------------------------------------
From Clock:  rd_clk
  To Clock:  wr_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.745ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.582ns  (logic 0.205ns (35.223%)  route 0.377ns (64.777%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  inst1/rd_ptr_reg[2]/C
    SLICE_X40Y197        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  inst1/rd_ptr_reg[2]/Q
                         net (fo=6, routed)           0.107     0.188    inst1/rd_ptr_reg[2]_0[2]
    SLICE_X39Y197        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     0.277 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.088     0.365    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y196        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.400 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.182     0.582    inst2/WEBWE[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_WEBWE[0])
                                                     -0.394    -0.294    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.869ns  (required time - arrival time)
  Source:                 inst1/rd_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rd_clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            inst2/mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB18E2 clocked by wr_clk  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             wr_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.100ns  (MaxDelay Path 0.100ns)
  Data Path Delay:        0.627ns  (logic 0.205ns (32.695%)  route 0.422ns (67.305%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 0.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y197                                     0.000     0.000 r  inst1/rd_ptr_reg[2]/C
    SLICE_X40Y197        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  inst1/rd_ptr_reg[2]/Q
                         net (fo=6, routed)           0.107     0.188    inst1/rd_ptr_reg[2]_0[2]
    SLICE_X39Y197        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     0.277 f  inst1/full_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.088     0.365    inst1/full_OBUF_inst_i_2_n_0
    SLICE_X39Y196        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     0.400 r  inst1/mem_reg_bram_0_i_2/O
                         net (fo=2, routed)           0.227     0.627    inst2/WEBWE[0]
    RAMB18_X3Y78         RAMB18E2                                     r  inst2/mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         max delay                    0.100     0.100    
    RAMB18_X3Y78         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ENBWREN)
                                                     -0.342    -0.242    inst2/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                 -0.869    





