0.6
2019.2
Nov  6 2019
21:57:16
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v,1692887651,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v,,dist_mem_gen_1,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v,1692944373,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v,,instruction_mem,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v,1692865914,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v,,ALU,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v,1692862820,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v,,ALU_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v,1692946027,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v,,CPU,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v,1692866314,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v,,ControlUnit,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v,1692948821,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v,,DataMem,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/DataMem_mux.v,1692864118,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v,,DataMem_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v,1692862986,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v,,EX_ME,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v,1692864016,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v,,Forward_Unit,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v,1692864066,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v,,Hazard_Unit,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v,1692866632,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v,,ID_EX,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v,1692862510,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v,,IF_ID,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v,1692864502,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v,,Imm_gen,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v,1692877250,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v,,InsMem,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v,1692880326,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v,,ME_WB,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC.v,1692861238,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v,,PC,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v,1692861128,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v,,PC_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v,1692863978,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v,,RF_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v,1692879770,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v,,RegFile,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v,1692862894,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v,,sr1_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v,1692862910,verilog,,D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v,,sr2_mux,,,,,,,,
D:/VivadoProjects/ricsv_pipeline_0824/pipeline_cpu_riscv.srcs/sources_1/new/testbench.v,1692878474,verilog,,,,testbench,,,,,,,,
