`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 29.05.2024 12:50:43
// Design Name: 
// Module Name: onn_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

module onn_tb();
reg clk,reset,full_tick,out_tick;
reg [(784*4)-1:0]phi_input;
wire s_clk;
wire [(784*4)-1:0]phi_output;

onn #(784) uut (.clk(clk),.reset(reset),.full_tick(full_tick),.out_tick(out_tick),.phi_input(phi_input),.s_clk(s_clk),.phi_output(phi_output));

initial begin
clk = 0;
forever #5 clk = ~clk;
end

initial begin
reset = 1;
full_tick = 0;
phi_input = 3136'h000e000000000000000000000000000000000000000000000000000000000008888888888888800000000000008888888888888888000000000000880000000000008800000000000880000000000000088000000000088000000000000008800000000088000000000000000088000000008800000000000000008800000008800000000000000000088000000880000000000000000008800000088000000000000000000880000008800000000000000000088000000880000000000000000008800000088000000000000000000880000008800000000000000000088000000880000000000000000008800000088000000000000000000880000008800000000000000000088000000088000000000000000088000000008800000000000000008800000000088000000000000008800000000008800000000000000880000000000088000000000000880000000000008888888888888888000000000000088888888888888000000000000000000000000000000000000000000000000000000000000000;
#10 
reset = 0;
full_tick = 1;
#50
full_tick = 0;
#10000;
$finish;
end

endmodule