<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_data_write -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_data_full_n -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/out_data_din -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(fifo) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/SNR -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/in_data_read -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/in_data_empty_n -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/in_data_dout -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_idle -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_TOP_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_in_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_out_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/LENGTH_SNR -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/out_data_write -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/out_data_full_n -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/out_data_din -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(fifo) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_TOP_top/SNR -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/in_data_read -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/in_data_empty_n -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_TOP_top/in_data_dout -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config TOP.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;180000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;695020000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 695260 ns : File &quot;D:/NTHU/HLS/FINAL/ASE_CHANNEL_KBEST_ver5/MIMO/solution1/sim/verilog/TOP.autotb.v&quot; Line 332&#xD;&#xA;run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1204.383 ; gain = 0.000&#xD;&#xA;## quit" projectName="MIMO" solutionName="solution1" date="2022-06-17T13:19:13.476+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S2_ce0 was not found in the design.&#xD;&#xA;open_wave_config: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.383 ; gain = 0.000&#xD;&#xA;source TOP.tcl&#xD;&#xA;## log_wave -r /" projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:50.819+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S2_q0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.431+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S2_address0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.428+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/Rcon_ce0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.424+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/Rcon_q0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.421+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/Rcon_address0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.418+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S29_ce0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.415+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S29_q0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.411+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De_128_U0/S29_address0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.408+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V_ce0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.405+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V_q0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.402+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V_address0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.398+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V30_ce0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.395+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V30_q0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.392+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/QRD_U0/cordic_phase_V30_address0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.389+0800" type="Warning"/>
        <logs message="WARNING: Simulation object /apatb_TOP_top/AESL_inst_TOP/AES_En_De27_U0/S_ce0 was not found in the design." projectName="MIMO" solutionName="solution1" date="2022-06-17T13:18:44.386+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
