 
****************************************
Report : qor
Design : ntt_block_radix2_pipelined
Version: V-2023.12-SP5
Date   : Sun Dec  7 23:21:59 2025
****************************************


  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.11
  Critical Path Slack:          11.89
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              37.00
  Critical Path Length:          6.78
  Critical Path Slack:          11.20
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -1.90
  Total Hold Violation:       -929.20
  No. of Hold Violations:      520.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2518
  Buf/Inv Cell Count:             268
  Buf Cell Count:                   4
  Inv Cell Count:                 264
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1868
  Sequential Cell Count:          650
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4598.735711
  Noncombinational Area:  4625.929168
  Buf/Inv Area:            354.785025
  Total Buffer Area:             9.91
  Total Inverter Area:         344.87
  Macro/Black Box Area:      0.000000
  Net Area:               2289.629890
  -----------------------------------
  Cell Area:              9224.664879
  Design Area:           11514.294769


  Design Rules
  -----------------------------------
  Total Number of Nets:          2891
  Nets With Violations:           143
  Max Trans Violations:           143
  Max Cap Violations:               0
  -----------------------------------


  Hostname: eecs2420p02.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                2.20
  Overall Compile Wall Clock Time:     1.10

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 1.90  TNS: 929.20  Number of Violating Paths: 520

  --------------------------------------------------------------------


1
