// Seed: 3531171247
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4
);
  assign id_0 = id_4;
  logic id_5;
  type_12(
      1'd0
  );
  logic id_6;
endmodule
