Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Projects/EE120A/lab_1/lab1_lab1_sch_tb_isim_beh.exe -prj D:/Projects/EE120A/lab_1/lab1_lab1_sch_tb_beh.prj work.lab1_lab1_sch_tb 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Projects/EE120A/lab_1/lab1.vf" into library work
Analyzing Verilog file "D:/Projects/EE120A/lab_1/verilog_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 196604 KB
Fuse CPU Usage: 312 ms
Compiling module AND2
Compiling module NAND2
Compiling module OR2
Compiling module NOR2
Compiling module lab1
Compiling module lab1_lab1_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Projects/EE120A/lab_1/lab1_lab1_sch_tb_isim_beh.exe
Fuse Memory Usage: 202076 KB
Fuse CPU Usage: 343 ms
