var pairs =
{
"dcma":{"primitive":1,"clock":1,"description":1,"usage":1,"instantiation":1,"clk0":1,".clk0":1}
,"dynamic":{"clock":1}
,"clock":{"mux":1,"buffer":1,"inputs":1,"select":1}
,"architectures":{"supported":1}
,"platform":{"manager":1}
,"inputs":{"clk0":1,"recommended":1}
,"clk0":{"clk1":1,"std_logic":1,"clk0":1}
,"clk1":{"sel":1,"std_logic":1,"clk1":1}
,"output":{"dcmout":1,"switches":1,"primary":1}
,"buffer":{"incorporating":1}
,"incorporating":{"multiplexer":1}
,"multiplexer":{"function":1,"pll":1}
,"function":{"whose":1}
,"whose":{"output":1}
,"switches":{"two":1}
,"two":{"clock":1}
,"recommended":{"route":1}
,"route":{"pll":1}
,"pll":{"feedback":1,"loose":1,"design":1}
,"feedback":{"signals":1}
,"signals":{"multiplexer":1}
,"loose":{"lock":1}
,"description":{"shown":1}
,"shown":{"below":1}
,"below":{"table":1}
,"port":{"name":1,"clk0":1,"map":1}
,"unused":{"nets":1}
,"tie":{"low":1}
,"input":{"clock":1,"clk0":1,"clk1":1,"sel":1}
,"select":{"cib":1}
,"primary":{"clock":1}
,"usage":{"vhdl":1,"verilog":1,"guide":1}
,"library":{"instantiation":1}
,"component":{"declaration":1,"dcma":1}
,"sel":{"std_logic":1,"sel":1,"dcmout":1}
,"dcmout":{":out":1,"dcmout":1}
,":out":{"std_logic":1}
,"end":{"component":1}
,"map":{"clk0":1}
,"verilog":{"hdl":1}
,"module":{"dcma":1}
,".clk0":{"clk0":1}
,".clk1":{"clk1":1}
,".sel":{"sel":1}
,".dcmout":{"dcmout":1}
,"additional":{"information":1}
,"information":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1199":{"machxo2":1}
,"machxo2":{"sysclock":1}
,"sysclock":{"pll":1}
,"design":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
