# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../addersub.srcs/sources_1/new/addersub.v"
verilog xil_defaultlib  "../../../addersub.srcs/sim_1/new/addersubtest.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
