CLK_IGNORE_UNUSED,VAR_0
CLK_SET_RATE_GATE,VAR_1
CLK_SET_RATE_PARENT,VAR_2
PLLA_OUT,VAR_3
PLLC_OUT,VAR_4
PLLM_OUT,VAR_5
TEGRA20_CLK_PLL_A,VAR_6
TEGRA20_CLK_PLL_A_OUT0,VAR_7
TEGRA20_CLK_PLL_C,VAR_8
TEGRA20_CLK_PLL_C_OUT1,VAR_9
TEGRA20_CLK_PLL_D,VAR_10
TEGRA20_CLK_PLL_D_OUT0,VAR_11
TEGRA20_CLK_PLL_E,VAR_12
TEGRA20_CLK_PLL_M,VAR_13
TEGRA20_CLK_PLL_M_OUT1,VAR_14
TEGRA20_CLK_PLL_U,VAR_15
TEGRA20_CLK_PLL_X,VAR_16
TEGRA_DIVIDER_ROUND_UP,VAR_17
clk_base,VAR_18
clk_register_fixed_factor,FUNC_0
clks,VAR_19
pll_a_params,VAR_20
pll_c_params,VAR_21
pll_d_params,VAR_22
pll_e_params,VAR_23
pll_m_params,VAR_24
pll_u_params,VAR_25
pll_x_params,VAR_26
pmc_base,VAR_27
tegra_clk_register_divider,FUNC_1
tegra_clk_register_pll,FUNC_2
tegra_clk_register_pll_out,FUNC_3
tegra_clk_register_plle,FUNC_4
tegra20_pll_init,FUNC_5
clk,VAR_28
