#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb  1 11:15:24 2023
# Process ID: 4093628
# Current directory: /home/aiml/IITB_AI_ML/VCU/UNET
# Command line: vivado
# Log file: /home/aiml/IITB_AI_ML/VCU/UNET/vivado.log
# Journal file: /home/aiml/IITB_AI_ML/VCU/UNET/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz -part xcvu37p-fsvh2892-2L-e
set_property board_part xilinx.com:vcu128:part0:1.2 [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {120.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120.000} CONFIG.CLKIN1_JITTER_PS {83.33} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {8.333} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {109.763} CONFIG.CLKOUT1_PHASE_ERROR {86.077}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.ip_user_files -ipstatic_source_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/modelsim} {questa=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/questa} {ies=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/ies} {xcelium=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/xcelium} {vcs=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/vcs} {riviera=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120Mhz/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_project
create_project clocking_wizard_120MHz /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz -part xcvu37p-fsvh2892-2L-e
set_property board_part xilinx.com:vcu128:part0:1.2 [current_project]
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIM_IN_FREQ {120.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120.000} CONFIG.CLKIN1_JITTER_PS {83.33} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {8.333} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {109.763} CONFIG.CLKOUT1_PHASE_ERROR {86.077}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files/sim_scripts -ip_user_files_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files -ipstatic_source_dir /home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/modelsim} {questa=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/questa} {ies=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/ies} {xcelium=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/xcelium} {vcs=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/vcs} {riviera=/home/aiml/IITB_AI_ML/VCU/UNET/ip/clocking_wizard_120MHz/clocking_wizard_120MHz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
