#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 15 18:02:29 2020
# Process ID: 61216
# Current directory: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1
# Command line: vivado.exe -log pcie4_uscale_plus_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie4_uscale_plus_0.tcl
# Log file: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/pcie4_uscale_plus_0.vds
# Journal file: D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1\vivado.jou
#-----------------------------------------------------------
source pcie4_uscale_plus_0.tcl -notrace
Command: synth_design -top pcie4_uscale_plus_0 -part xcvu37p-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Device 21-403] Loading part xcvu37p-fsvh2892-2L-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 60928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.312 ; gain = 119.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0.v:82]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pcie4_uscale_core_top' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter KESTREL_512_HLF bound to: FALSE - type: string 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter CRM_MCAP_CLK_FREQ bound to: 1'b0 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b11 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXT_XVC_VSEC_ENABLE bound to: FALSE - type: string 
	Parameter ACS_EXT_CAP_ENABLE bound to: FALSE - type: string 
	Parameter ACS_CAP_NEXTPTR bound to: 0 - type: integer 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF1_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF2_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF3_RBAR_NUM_BAR bound to: 3'b001 
	Parameter PF0_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF0_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF0_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF1_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF1_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF2_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF2_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_0 bound to: 3'b000 
	Parameter PF3_RBAR_BAR_INDEX_1 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_2 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_3 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_4 bound to: 3'b111 
	Parameter PF3_RBAR_BAR_INDEX_5 bound to: 3'b111 
	Parameter PF0_RBAR_CAP_BAR0 bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter PF0_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF0_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR0 bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter PF1_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF1_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR0 bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter PF2_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF2_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR0 bound to: 48'b111111111111111111111111111111111111111111111111 
	Parameter PF3_RBAR_CAP_BAR1 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR2 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR3 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR4 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PF3_RBAR_CAP_BAR5 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter RBAR_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter PF0_VENDOR_ID bound to: 4660 - type: integer 
	Parameter PF0_SUBSYSTEM_VENDOR_ID bound to: 4660 - type: integer 
	Parameter PF0_DEVICE_ID bound to: 1 - type: integer 
	Parameter PF1_DEVICE_ID bound to: 36881 - type: integer 
	Parameter PF2_DEVICE_ID bound to: 37951 - type: integer 
	Parameter PF3_DEVICE_ID bound to: 38463 - type: integer 
	Parameter PF0_REVISION_ID bound to: 0 - type: integer 
	Parameter PF1_REVISION_ID bound to: 0 - type: integer 
	Parameter PF2_REVISION_ID bound to: 0 - type: integer 
	Parameter PF3_REVISION_ID bound to: 0 - type: integer 
	Parameter PF0_SUBSYSTEM_ID bound to: 1 - type: integer 
	Parameter PF1_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF2_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter PF3_SUBSYSTEM_ID bound to: 7 - type: integer 
	Parameter TL_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter DEDICATE_PERST bound to: FALSE - type: string 
	Parameter SYS_RESET_POLARITY bound to: 0 - type: integer 
	Parameter DIS_GT_WIZARD bound to: FALSE - type: string 
	Parameter BMD_PIO_MODE bound to: FALSE - type: string 
	Parameter DBG_CHECKER bound to: FALSE - type: string 
	Parameter ENABLE_IBERT bound to: FALSE - type: string 
	Parameter GEN4_EIEOS_0S7 bound to: TRUE - type: string 
	Parameter CTRL_SKIP_MASK bound to: TRUE - type: string 
	Parameter ENABLE_JTAG_DBG bound to: FALSE - type: string 
	Parameter DBG_DESCRAMBLE_EN bound to: FALSE - type: string 
	Parameter MSI_INT bound to: 32 - type: integer 
	Parameter COMPLETER_MODEL bound to: FALSE - type: string 
	Parameter SRIOV_EXD_MODE bound to: FALSE - type: string 
	Parameter THREE_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_SWITCH bound to: FALSE - type: string 
	Parameter TWO_PORT_CONFIG bound to: X8G3 - type: string 
	Parameter silicon_revision bound to: Beta - type: string 
	Parameter DEV_PORT_TYPE bound to: 0 - type: integer 
	Parameter pcie_blk_locn bound to: 0 - type: integer 
	Parameter gen_x0y0_xdc bound to: 1 - type: integer 
	Parameter gen_x0y1_xdc bound to: 0 - type: integer 
	Parameter gen_x0y2_xdc bound to: 0 - type: integer 
	Parameter gen_x0y3_xdc bound to: 0 - type: integer 
	Parameter gen_x0y4_xdc bound to: 0 - type: integer 
	Parameter gen_x0y5_xdc bound to: 0 - type: integer 
	Parameter gen_x1y0_xdc bound to: 0 - type: integer 
	Parameter gen_x1y1_xdc bound to: 0 - type: integer 
	Parameter gen_x1y2_xdc bound to: 0 - type: integer 
	Parameter gen_x1y3_xdc bound to: 0 - type: integer 
	Parameter gen_x1y4_xdc bound to: 0 - type: integer 
	Parameter gen_x1y5_xdc bound to: 0 - type: integer 
	Parameter xlnx_ref_board bound to: 0 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_FAST_CONFIG bound to: NONE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: FALSE - type: string 
	Parameter PCIE_CONFIGURATION bound to: FALSE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter TX_FC_IF bound to: TRUE - type: string 
	Parameter CFG_EXT_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter PER_FUNC_STATUS_IF bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_PM_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_TX_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter PCIE_ID_IF bound to: FALSE - type: string 
	Parameter MSI_EN bound to: TRUE - type: string 
	Parameter MSIX_EN bound to: FALSE - type: string 
	Parameter PCIE4_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC bound to: 1 - type: integer 
	Parameter GTWIZ_IN_CORE bound to: 1 - type: integer 
	Parameter GTCOM_IN_CORE bound to: 2 - type: integer 
	Parameter ENABLE_AUTO_RXEQ bound to: FALSE - type: string 
	Parameter MCAP_ENABLEMENT bound to: NONE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter EN_GT_SELECTION bound to: FALSE - type: string 
	Parameter PLL_TYPE bound to: 2 - type: integer 
	Parameter EN_PARITY bound to: FALSE - type: string 
	Parameter INS_LOSS_PROFILE bound to: ADD-IN_CARD - type: string 
	Parameter MSI_X_OPTIONS bound to: None - type: string 
	Parameter SELECT_QUAD bound to: GTY_Quad_231 - type: string 
	Parameter VU9P_BOARD bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter IS_BOARD_PROJECT bound to: 0 - type: integer 
	Parameter GT_DRP_CLK_SRC bound to: 0 - type: integer 
	Parameter FREE_RUN_FREQ bound to: 1 - type: integer 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter MULT_PF_DES bound to: TRUE - type: string 
	Parameter AWS_MODE_VALUE bound to: 0 - type: integer 
	Parameter EXT_SYS_CLK_BUFG bound to: FALSE - type: string 
	Parameter ENABLE_MORE bound to: FALSE - type: string 
	Parameter DISABLE_BRAM_PIPELINE bound to: FALSE - type: string 
	Parameter ENABLE_MULTIPF_AER bound to: FALSE - type: string 
	Parameter DISABLE_EQ_SYNCHRONIZER bound to: FALSE - type: string 
	Parameter ENABLE_CLKMUX bound to: FALSE - type: string 
	Parameter DMA_2RP bound to: FALSE - type: string 
	Parameter USE_STANDARD_INTERFACES bound to: FALSE - type: string 
	Parameter MAX_WATCHDOG_CNT bound to: 20'b01001111111111111111 
	Parameter GEN_VALID_AT_WATCHDOG_CNT bound to: 20'b01000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pipe' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXI4_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter AXI4_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter TEST_MODE_PIN_CHAR bound to: FALSE - type: string 
	Parameter SPARE_BIT0 bound to: FALSE - type: string 
	Parameter SPARE_BIT1 bound to: 1'b0 
	Parameter SPARE_BIT2 bound to: 1'b0 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 1'b0 
	Parameter SPARE_BIT5 bound to: 1'b0 
	Parameter SPARE_BIT6 bound to: 1'b0 
	Parameter SPARE_BIT7 bound to: 1'b0 
	Parameter SPARE_BIT8 bound to: 1'b0 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH_INT bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'PCIE40E4' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50255]
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter AUTO_FLR_RESPONSE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG0 bound to: 24'b101111101011110000100000 
	Parameter AXISTEN_IF_COMPL_TIMEOUT_REG1 bound to: 28'b0010111110101111000010000000 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CQ_EN_POISONED_MEM_WR bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_256_TAGS bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_CLIENT_TAG bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK bound to: TRUE - type: string 
	Parameter AXISTEN_IF_ENABLE_MSG_ROUTE bound to: 18'b000000000000000000 
	Parameter AXISTEN_IF_ENABLE_RX_MSG_INTFC bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512 bound to: TRUE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_LEGACY_MODE_ENABLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_WIDTH bound to: 2'b10 
	Parameter CFG_BYPASS_MODE_ENABLE bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter DEBUG_AXI4ST_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_AXIST_DISABLE_FEATURE_BIT bound to: 8'b00000000 
	Parameter DEBUG_CAR_SPARE bound to: 4'b0000 
	Parameter DEBUG_CFG_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_LL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW bound to: FALSE - type: string 
	Parameter DEBUG_PL_DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DEBUG_PL_SIM_RESET_LFSR bound to: FALSE - type: string 
	Parameter DEBUG_PL_SPARE bound to: 16'b0000000000000000 
	Parameter DEBUG_TL_DISABLE_FC_TIMEOUT bound to: FALSE - type: string 
	Parameter DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS bound to: FALSE - type: string 
	Parameter DEBUG_TL_SPARE bound to: 16'b0000000000000000 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ENABLE bound to: FALSE - type: string 
	Parameter EXTENDED_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter HEADER_TYPE_OVERRIDE bound to: FALSE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter LEGACY_CFG_EXTEND_INTERFACE_ENABLE bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 9'b000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_DISABLE_SCHED_TX_NAK bound to: FALSE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TIMEOUT bound to: 9'b000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_RX_TLP_PARITY_GEN bound to: FALSE - type: string 
	Parameter LL_TX_TLP_PARITY_CHK bound to: FALSE - type: string 
	Parameter LL_USER_SPARE bound to: 16'b0000000000001000 
	Parameter LTR_TX_MESSAGE_MINIMUM_INTERVAL bound to: 10'b1001010000 
	Parameter LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE bound to: FALSE - type: string 
	Parameter LTR_TX_MESSAGE_ON_LTR_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter MCAP_CONFIGURE_OVERRIDE bound to: FALSE - type: string 
	Parameter MCAP_ENABLE bound to: FALSE - type: string 
	Parameter MCAP_EOS_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_FPGA_BITSTREAM_VERSION bound to: 32'b00000000000000000000000000000000 
	Parameter MCAP_GATE_IO_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INPUT_GATE_DESIGN_SWITCH bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_EOS bound to: FALSE - type: string 
	Parameter MCAP_INTERRUPT_ON_MCAP_ERROR bound to: FALSE - type: string 
	Parameter MCAP_VSEC_ID bound to: 16'b0000000000000001 
	Parameter MCAP_VSEC_LEN bound to: 12'b000000101100 
	Parameter MCAP_VSEC_REV bound to: 4'b0001 
	Parameter PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_AER_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF0_ARI_CAP_VER bound to: 4'b0001 
	Parameter PF0_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF0_BAR0_CONTROL bound to: 3'b100 
	Parameter PF0_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF0_BAR1_CONTROL bound to: 3'b100 
	Parameter PF0_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF0_CLASS_CODE bound to: 24'b000000100000000000000000 
	Parameter PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_ARI_FORWARD_ENABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP2_LTR_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP2_OBFF_SUPPORT bound to: 2'b00 
	Parameter PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_ENDPOINT_L1_LATENCY bound to: 0 - type: integer 
	Parameter PF0_DEV_CAP_EXT_TAG_SUPPORTED bound to: TRUE - type: string 
	Parameter PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter PF0_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF0_DSN_CAP_NEXTPTR bound to: 12'b000111000000 
	Parameter PF0_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF0_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF0_LINK_CAP_ASPM_SUPPORT bound to: 0 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 bound to: 7 - type: integer 
	Parameter PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4 bound to: 7 - type: integer 
	Parameter PF0_LINK_CONTROL_RCB bound to: 1'b0 
	Parameter PF0_LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter PF0_LTR_CAP_MAX_NOSNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_MAX_SNOOP_LAT bound to: 10'b0000000000 
	Parameter PF0_LTR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_LTR_CAP_VER bound to: 4'b0001 
	Parameter PF0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_MSIX_VECTOR_COUNT bound to: 6'b000100 
	Parameter PF0_MSI_CAP_MULTIMSGCAP bound to: 5 - type: integer 
	Parameter PF0_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF0_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF0_PM_CAP_ID bound to: 8'b00000001 
	Parameter PF0_PM_CAP_NEXTPTR bound to: 8'b01001000 
	Parameter PF0_PM_CAP_PMESUPPORT_D0 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D1 bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_PMESUPPORT_D3HOT bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_SUPP_D1_STATE bound to: FALSE - type: string 
	Parameter PF0_PM_CAP_VER_ID bound to: 3'b011 
	Parameter PF0_PM_CSR_NOSOFTRESET bound to: TRUE - type: string 
	Parameter PF0_SECONDARY_PCIE_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF0_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF0_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF0_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF0_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF0_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_DEV_SPECIFIC_MODE bound to: TRUE - type: string 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_INT_VEC_MODE bound to: FALSE - type: string 
	Parameter PF0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF0_TPHR_CAP_ST_TABLE_LOC bound to: 2'b00 
	Parameter PF0_TPHR_CAP_ST_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF0_TPHR_CAP_VER bound to: 4'b0001 
	Parameter PF0_VC_CAP_ENABLE bound to: FALSE - type: string 
	Parameter PF0_VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF0_VC_CAP_VER bound to: 4'b0001 
	Parameter PF1_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF1_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF1_BAR0_CONTROL bound to: 3'b100 
	Parameter PF1_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF1_BAR1_CONTROL bound to: 3'b100 
	Parameter PF1_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF1_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF1_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF1_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF1_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF1_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF1_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF1_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF1_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF1_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF1_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF1_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000001 
	Parameter PF1_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF1_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF2_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF2_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF2_BAR0_CONTROL bound to: 3'b100 
	Parameter PF2_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF2_BAR1_CONTROL bound to: 3'b100 
	Parameter PF2_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF2_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF2_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF2_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF2_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF2_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF2_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF2_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF2_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF2_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF2_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF2_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000010 
	Parameter PF2_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF2_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PF3_AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_ARI_CAP_NEXT_FUNC bound to: 8'b00000000 
	Parameter PF3_BAR0_APERTURE_SIZE bound to: 6'b010001 
	Parameter PF3_BAR0_CONTROL bound to: 3'b100 
	Parameter PF3_BAR1_APERTURE_SIZE bound to: 5'b10001 
	Parameter PF3_BAR1_CONTROL bound to: 3'b100 
	Parameter PF3_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_CAPABILITY_POINTER bound to: 8'b01000000 
	Parameter PF3_CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter PF3_DEV_CAP_MAX_PAYLOAD_SIZE bound to: 3'b011 
	Parameter PF3_DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_EXPANSION_ROM_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_EXPANSION_ROM_ENABLE bound to: FALSE - type: string 
	Parameter PF3_INTERRUPT_PIN bound to: 3'b000 
	Parameter PF3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter PF3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter PF3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter PF3_MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter PF3_MSI_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_MSI_CAP_PERVECMASKCAP bound to: TRUE - type: string 
	Parameter PF3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter PF3_PM_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED bound to: FALSE - type: string 
	Parameter PF3_SRIOV_BAR0_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR0_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR1_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR1_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR2_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR2_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR3_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR3_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR4_APERTURE_SIZE bound to: 6'b000000 
	Parameter PF3_SRIOV_BAR4_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_BAR5_APERTURE_SIZE bound to: 5'b00000 
	Parameter PF3_SRIOV_BAR5_CONTROL bound to: 3'b000 
	Parameter PF3_SRIOV_CAP_INITIAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_VER bound to: 4'b0001 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FUNC_DEP_LINK bound to: 16'b0000000000000011 
	Parameter PF3_SRIOV_SUPPORTED_PAGE_SIZE bound to: 32'b00000000000000000000010101010011 
	Parameter PF3_SRIOV_VF_DEVICE_ID bound to: 16'b0000000000000000 
	Parameter PF3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter PF3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter PL_CFG_STATE_ROBUSTNESS_ENABLE bound to: TRUE - type: string 
	Parameter PL_DEEMPH_SOURCE_SELECT bound to: FALSE - type: string 
	Parameter PL_DESKEW_ON_SKIP_IN_GEN12 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4 bound to: FALSE - type: string 
	Parameter PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 bound to: FALSE - type: string 
	Parameter PL_DISABLE_DC_BALANCE bound to: FALSE - type: string 
	Parameter PL_DISABLE_EI_INFER_IN_L0 bound to: FALSE - type: string 
	Parameter PL_DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter PL_DISABLE_LFSR_UPDATE_ON_SKP bound to: 2'b00 
	Parameter PL_DISABLE_RETRAIN_ON_EB_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_FRAMING_ERROR bound to: FALSE - type: string 
	Parameter PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR bound to: 16'b0000000000000000 
	Parameter PL_DISABLE_UPCONFIG_CAPABLE bound to: FALSE - type: string 
	Parameter PL_EQ_ADAPT_DISABLE_COEFF_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_DISABLE_PRESET_CHECK bound to: 2'b00 
	Parameter PL_EQ_ADAPT_ITER_COUNT bound to: 5'b00010 
	Parameter PL_EQ_ADAPT_REJECT_RETRY_COUNT bound to: 2'b01 
	Parameter PL_EQ_BYPASS_PHASE23 bound to: 2'b00 
	Parameter PL_EQ_DEFAULT_RX_PRESET_HINT bound to: 6'b110011 
	Parameter PL_EQ_DEFAULT_TX_PRESET bound to: 8'b01000100 
	Parameter PL_EQ_DISABLE_MISMATCH_CHECK bound to: TRUE - type: string 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE0 bound to: 2'b00 
	Parameter PL_EQ_RX_ADAPT_EQ_PHASE1 bound to: 2'b00 
	Parameter PL_EQ_SHORT_ADAPT_PHASE bound to: FALSE - type: string 
	Parameter PL_EQ_TX_8G_EQ_TS2_ENABLE bound to: FALSE - type: string 
	Parameter PL_EXIT_LOOPBACK_ON_EI_ENTRY bound to: TRUE - type: string 
	Parameter PL_INFER_EI_DISABLE_LPBK_ACTIVE bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_RC bound to: FALSE - type: string 
	Parameter PL_INFER_EI_DISABLE_REC_SPD bound to: FALSE - type: string 
	Parameter PL_LANE0_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE10_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE11_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE12_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE13_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE14_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE15_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE1_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE2_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE3_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE4_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE5_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE6_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE7_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE8_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LANE9_EQ_CONTROL bound to: 16128 - type: integer 
	Parameter PL_LINK_CAP_MAX_LINK_SPEED bound to: 4'b0100 
	Parameter PL_LINK_CAP_MAX_LINK_WIDTH bound to: 5'b10000 
	Parameter PL_N_FTS bound to: 255 - type: integer 
	Parameter PL_QUIESCE_GUARANTEE_DISABLE bound to: FALSE - type: string 
	Parameter PL_REDO_EQ_SOURCE_SELECT bound to: TRUE - type: string 
	Parameter PL_REPORT_ALL_PHY_ERRORS bound to: 8'b00000000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN3 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_CLWS_GEN4 bound to: 4'b0000 
	Parameter PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS bound to: 2'b00 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN3 bound to: 4'b0110 
	Parameter PL_RX_ADAPT_TIMER_RRL_GEN4 bound to: 4'b0000 
	Parameter PL_RX_L0S_EXIT_TO_RECOVERY bound to: 2'b00 
	Parameter PL_SIM_FAST_LINK_TRAINING bound to: 2'b00 
	Parameter PL_SRIS_ENABLE bound to: FALSE - type: string 
	Parameter PL_SRIS_SKPOS_GEN_SPD_VEC bound to: 7'b0000000 
	Parameter PL_SRIS_SKPOS_REC_SPD_VEC bound to: 7'b0000000 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter PL_USER_SPARE bound to: 16'b0000000000000011 
	Parameter PM_ASPML0S_TIMEOUT bound to: 16'b0001010100000000 
	Parameter PM_ASPML1_ENTRY_DELAY bound to: 20'b00000000011111010000 
	Parameter PM_ENABLE_L23_ENTRY bound to: FALSE - type: string 
	Parameter PM_ENABLE_SLOT_POWER_CAPTURE bound to: TRUE - type: string 
	Parameter PM_L1_REENTRY_DELAY bound to: 50000 - type: integer 
	Parameter PM_PME_SERVICE_TIMEOUT_DELAY bound to: 20'b00000000000000000000 
	Parameter PM_PME_TURNOFF_ACK_DELAY bound to: 16'b0000000100000000 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_JTAG_IDCODE bound to: 0 - type: integer 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SPARE_BIT0 bound to: TRUE - type: string 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: FALSE - type: string 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 32'b00000000000000000000000000000000 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter TL2CFG_IF_PARITY_CHK bound to: FALSE - type: string 
	Parameter TL_COMPLETION_RAM_NUM_TLPS bound to: 2'b10 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_CREDITS_CD bound to: 12'b000000000000 
	Parameter TL_CREDITS_CH bound to: 8'b00000000 
	Parameter TL_CREDITS_NPD bound to: 12'b000000000100 
	Parameter TL_CREDITS_NPH bound to: 8'b00100000 
	Parameter TL_CREDITS_PD bound to: 12'b001111100000 
	Parameter TL_CREDITS_PH bound to: 8'b00100000 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TIME bound to: 5'b00010 
	Parameter TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT bound to: 5'b01000 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter TL_POSTED_RAM_SIZE bound to: 1'b1 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_TX_MUX_STRICT_PRIORITY bound to: TRUE - type: string 
	Parameter TL_TX_TLP_STRADDLE_ENABLE bound to: FALSE - type: string 
	Parameter TL_TX_TLP_TERMINATE_PARITY bound to: FALSE - type: string 
	Parameter TL_USER_SPARE bound to: 16'b0000000000000000 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter VF0_CAPABILITY_POINTER bound to: 8'b01110000 
	Parameter VFG0_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG0_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG0_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG0_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG0_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG0_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG0_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG1_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG1_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG1_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG1_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG1_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG1_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG1_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG2_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG2_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG2_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG2_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG2_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG2_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG2_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
	Parameter VFG3_ARI_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_MSIX_CAP_NEXTPTR bound to: 8'b01110000 
	Parameter VFG3_MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter VFG3_MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000000000000000 
	Parameter VFG3_MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter VFG3_PCIE_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter VFG3_TPHR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VFG3_TPHR_CAP_ST_MODE_SEL bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'PCIE40E4' (1#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:50255]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter AXISTEN_IF_MSIX_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_MSIX_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TPH_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_COMPLETION_RAM_SIZE bound to: 2'b10 
	Parameter TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter TL_RX_POSTED_FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter LL_REPLAY_FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_32k' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:105]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:106]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_16k_int' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RAMB36E2' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:76128]
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: FALSE - type: string 
	Parameter ENADDRENB bound to: FALSE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: TRUE - type: string 
	Parameter EN_ECC_WRITE bound to: TRUE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 72 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E2' (2#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:76128]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_16k_int' (3#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_32k' (4#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_32k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_rep' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_rep_int' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep_int.v:59]
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_rep_int' (5#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep_int.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_rep' (6#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_rep.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_16k' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_WRITE_PIPELINE bound to: TRUE - type: string 
	Parameter TO_RAM_READ_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_READ_PIPELINE bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_16k' (7#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_16k.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_msix' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_msix.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000000000 
	Parameter MSIX_TABLE_RAM_ENABLE bound to: FALSE - type: string 
	Parameter NUM_BRAM_4K bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_msix' (8#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_msix.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_bram_tph' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_tph.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TO_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter FROM_RAM_PIPELINE bound to: TRUE - type: string 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_TPHR_CAP_ENABLE bound to: FALSE - type: string 
	Parameter NUM_VFUNCTIONS bound to: 0 - type: integer 
	Parameter NUM_FUNCTIONS bound to: 1 - type: integer 
	Parameter NUM_BRAM_4K bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram_tph' (9#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram_tph.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_bram' (10#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_bram.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_init_ctrl' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:62]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter IS_SWITCH_PORT bound to: FALSE - type: string 
	Parameter CRM_CORE_CLK_FREQ_500 bound to: TRUE - type: string 
	Parameter CRM_USER_CLK_FREQ bound to: 2'b11 
	Parameter STATE_RESET bound to: 3'b000 
	Parameter STATE_MGMT_RESET_DEASSERT bound to: 3'b001 
	Parameter STATE_PHY_RDY bound to: 3'b100 
	Parameter STATE_RESET_DEASSERT bound to: 3'b101 
	Parameter STATE_RESET_DEASSERT2 bound to: 3'b110 
	Parameter CLK_QUARTER0 bound to: 3'b000 
	Parameter CLK_HALF0 bound to: 3'b001 
	Parameter CLK_EQUAL0 bound to: 3'b010 
	Parameter CLK_INVALID0 bound to: 3'b011 
	Parameter CLK_INVALID1 bound to: 3'b100 
	Parameter CLK_QUARTER1 bound to: 3'b101 
	Parameter CLK_HALF1 bound to: 3'b110 
	Parameter CLK_HALF2 bound to: 3'b111 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:77]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:78]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:80]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:81]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:104]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:127]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:352]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:353]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:354]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:381]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:381]
INFO: [Synth 8-155] case statement is not full and has no default [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:261]
INFO: [Synth 8-155] case statement is not full and has no default [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:296]
WARNING: [Synth 8-6014] Unused sequential element hot_reset_timer_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:246]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_init_ctrl' (11#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_init_ctrl.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_vf_decode' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NUM_VFS bound to: 252 - type: integer 
	Parameter TL_PF_ENABLE_REG bound to: 2'b00 
	Parameter PF0_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_CAP_TOTAL_VF bound to: 16'b0000000000000000 
	Parameter PF0_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF1_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF2_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter PF3_SRIOV_FIRST_VF_OFFSET bound to: 16'b0000000000000000 
	Parameter SRIOV_CAP_ENABLE bound to: 4'b0000 
	Parameter ARI_CAP_ENABLE bound to: FALSE - type: string 
	Parameter REG_DEV_CTRL bound to: 10'b0000011110 
	Parameter REG_DEV_CTRL__FLR_SIZE bound to: 1 - type: integer 
	Parameter REG_DEV_CTRL__FLR bound to: 15 - type: integer 
	Parameter REG_PCI_CMD bound to: 10'b0000000001 
	Parameter REG_PCI_CMD__BME_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__BME bound to: 2 - type: integer 
	Parameter REG_PCI_CMD__MSE_SIZE bound to: 1 - type: integer 
	Parameter REG_PCI_CMD__MSE bound to: 1 - type: integer 
	Parameter REG_PM_CSR bound to: 10'b0000010001 
	Parameter REG_PM_CSR__PS_SIZE bound to: 2 - type: integer 
	Parameter REG_PM_CSR__PS bound to: 0 - type: integer 
	Parameter REG_TPH_CR bound to: 10'b0010001010 
	Parameter REG_TPH_CR__RQE_SIZE bound to: 1 - type: integer 
	Parameter REG_TPH_CR__RQE bound to: 8 - type: integer 
	Parameter REG_TPH_CR__STMS_SIZE bound to: 3 - type: integer 
	Parameter REG_TPH_CR__STMS bound to: 0 - type: integer 
	Parameter REG_MSIX_CR bound to: 10'b0000011000 
	Parameter REG_MSIX_CR__EN_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__EN bound to: 31 - type: integer 
	Parameter REG_MSIX_CR__MSK_SIZE bound to: 1 - type: integer 
	Parameter REG_MSIX_CR__MSK bound to: 30 - type: integer 
	Parameter PF_VF_MAP_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:95]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:96]
WARNING: [Synth 8-6014] Unused sequential element reg_cfg_interrupt_msix_vf_flr_msk_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:193]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_vf_decode' (12#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_vf_decode.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_pl_eq' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pl_eq.v:59]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter PL_UPSTREAM_FACING bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pl_eq' (13#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pl_eq.v:59]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_intfc' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: BRAM - type: string 
	Parameter AXISTEN_IF_RQ_CC_REGISTERED_TREADY bound to: TRUE - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_EXT_512_CQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_CC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RQ_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_STRADDLE bound to: FALSE - type: string 
	Parameter AXISTEN_IF_EXT_512_RC_4TLP_STRADDLE bound to: TRUE - type: string 
	Parameter AXISTEN_IF_CQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_CC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RQ_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RC_ALIGNMENT_MODE bound to: 2'b00 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_intfc_int' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_intfc_int.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter AXISTEN_IF_RX_PARITY_EN bound to: FALSE - type: string 
	Parameter AXISTEN_IF_TX_PARITY_EN bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_cq_intfc' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CQ_TUSER_WIDTH bound to: 183 - type: integer 
	Parameter AXI4_CORE_CQ_TUSER_WIDTH bound to: 88 - type: integer 
	Parameter AXI4_USER_CQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CQ_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 618 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 354 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 610 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_intfc.v:130]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_intfc.v:131]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_sync_fifo' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 708 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_sync_fifo' (14#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_cq_output_mux' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 712 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 183 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_output_mux.v:398]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_cq_output_mux' (15#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_cq_intfc' (16#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cq_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_cc_intfc' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cc_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_CC_TUSER_WIDTH bound to: 81 - type: integer 
	Parameter AXI4_CORE_CC_TUSER_WIDTH bound to: 33 - type: integer 
	Parameter AXI4_USER_CC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_CC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_CC_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 298 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_async_fifo' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 596 - type: integer 
	Parameter FIFO_WIDTH bound to: 298 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_async_fifo' (17#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_cc_output_mux' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cc_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 298 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 33 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_cc_output_mux' (18#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cc_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_cc_intfc' (19#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_cc_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_rq_intfc' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rq_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RQ_TUSER_WIDTH bound to: 137 - type: integer 
	Parameter AXI4_CORE_RQ_TUSER_WIDTH bound to: 62 - type: integer 
	Parameter AXI4_USER_RQ_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RQ_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RQ_TREADY_WIDTH bound to: 4 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_OUT_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 327 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_async_fifo__parameterized0' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 654 - type: integer 
	Parameter FIFO_WIDTH bound to: 327 - type: integer 
	Parameter FIFO_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_async_fifo__parameterized0' (19#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_rq_output_mux' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rq_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 327 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 256 - type: integer 
	Parameter TUSER_WIDTH bound to: 62 - type: integer 
	Parameter TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter TREADY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_rq_output_mux' (20#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rq_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_rq_intfc' (21#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rq_intfc.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_rc_intfc' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_intfc.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter AXI4_USER_DATA_WIDTH bound to: 512 - type: integer 
	Parameter AXI4_CORE_DATA_WIDTH bound to: 256 - type: integer 
	Parameter AXI4_USER_RC_TUSER_WIDTH bound to: 161 - type: integer 
	Parameter AXI4_CORE_RC_TUSER_WIDTH bound to: 75 - type: integer 
	Parameter AXI4_USER_RC_TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter AXI4_CORE_RC_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter AXI4_CORE_RC_TREADY_WIDTH bound to: 22 - type: integer 
	Parameter PARITY_ENABLE bound to: 1 - type: integer 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter TUSER_LOWER_OFFSET bound to: 264 - type: integer 
	Parameter TUSER_UPPER_OFFSET bound to: 606 - type: integer 
	Parameter FIFO_READ_DATA_UPPER_OFFSET bound to: 342 - type: integer 
	Parameter FIFO_READ_TKEEP_UPPER_OFFSET bound to: 598 - type: integer 
	Parameter OUTPUT_MUX_IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter EXPECT_NEW_WORD bound to: 2'b01 
	Parameter SEND_SAVED_HALF_WORD bound to: 2'b10 
	Parameter WAIT_FOR_UPPER_HALF bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_intfc.v:132]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_intfc.v:133]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_sync_fifo__parameterized0' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter AXISTEN_IF_EXT_512_INTFC_RAM_STYLE bound to: SRL - type: string 
	Parameter FIFO_WIDTH bound to: 684 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_sync_fifo__parameterized0' (21#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:58]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_512b_rc_output_mux' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_output_mux.v:58]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter IN_DATA_WIDTH bound to: 690 - type: integer 
	Parameter OUT_DATA_WIDTH bound to: 512 - type: integer 
	Parameter TUSER_WIDTH bound to: 161 - type: integer 
	Parameter TKEEP_WIDTH bound to: 16 - type: integer 
	Parameter MAX_CREDIT bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_rc_output_mux' (22#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_output_mux.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_rc_intfc' (23#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_rc_intfc.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_intfc_int' (24#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_intfc_int.v:58]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_512b_intfc' (25#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_intfc.v:58]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1369]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1370]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1371]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1372]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1373]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1374]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1375]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1376]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1377]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1378]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1379]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1380]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1381]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1382]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1383]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_phy_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1384]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx00_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1385]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx01_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1386]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx02_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1387]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx03_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1388]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx04_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1389]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx05_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1390]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx06_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1391]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx07_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1392]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx08_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1393]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx09_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1394]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx10_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1395]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx11_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1396]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx12_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1397]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx13_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1398]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx14_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1399]
WARNING: [Synth 8-6014] Unused sequential element pipe_rx15_status_ff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:1400]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pipe' (26#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pipe.v:71]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1251]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (27#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1251]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1273]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (28#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1273]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_top' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:111]
	Parameter FPGA_FAMILY bound to: USM - type: string 
	Parameter FPGA_XCVR bound to: Y - type: string 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_ASYNC_EN bound to: FALSE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:459]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_wrapper' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:140]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_GTWIZARD bound to: TRUE - type: string 
	Parameter PHY_MODE bound to: 0 - type: integer 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:535]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:551]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_txeq' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:70]
	Parameter PHY_GT_TXPRESET bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_COEFF bound to: 3'b010 
	Parameter FSM_REMAP bound to: 3'b011 
	Parameter FSM_QUERY bound to: 3'b100 
	Parameter FSM_DONE bound to: 3'b101 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111010 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010110 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_01 bound to: 6'b010000 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b0111110 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010010 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001100 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001010 
	Parameter TXMAINCURSOR_07 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001110 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000010 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0110110 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011010 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync_cell' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:66]
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync_cell' (29#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync_cell.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync' (30#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized0' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized0' (30#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized1' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized1' (30#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-226] default block is never used [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:287]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_txeq' (31#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_txeq.v:70]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_rxeq' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:66]
	Parameter PHY_SIM_EN bound to: FALSE - type: string 
	Parameter PHY_LP_TXPRESET bound to: 4 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_PRESET bound to: 3'b001 
	Parameter FSM_TXCOEFF bound to: 3'b010 
	Parameter FSM_ADAPT bound to: 3'b011 
	Parameter FSM_DONE bound to: 3'b100 
	Parameter NEW_TXCOEFF bound to: 18'b000000000000000100 
	Parameter ADAPT_MAX bound to: 22'b0111101000010010000000 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized2' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized2' (31#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-226] default block is never used [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:225]
WARNING: [Synth 8-6014] Unused sequential element txpreset_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:205]
WARNING: [Synth 8-6014] Unused sequential element txcoeff_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:206]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_rxeq' (32#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rxeq.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:69]
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter CONSECUTIVE_CYCLE_OF_RXELECIDLE bound to: 64 - type: integer 
	Parameter FSM_CTRL_IDLE bound to: 0 - type: integer 
	Parameter FSM_ASSERT_AVTT bound to: 1 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_ASSERTED bound to: 2 - type: integer 
	Parameter FSM_CHECK_RXELECIDLE_SOLID_DEASSERT bound to: 3 - type: integer 
	Parameter FSM_ASSERT_PROG bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized3' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized3' (32#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
WARNING: [Synth 8-6014] Unused sequential element rxelecidle_r_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:122]
WARNING: [Synth 8-3848] Net RXTERM_FSM in module/entity pcie4_uscale_plus_0_gt_receiver_detect_rxterm does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:84]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm' (33#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle.v:66]
	Parameter PHY_GEN12_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_GEN34_CDR_CTRL_ON_EIDLE bound to: TRUE - type: string 
	Parameter PHY_REFCLK_MODE bound to: 0 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter MAX_COUNT_ENTER bound to: 8'b00000011 
	Parameter MAX_COUNT_EXIT bound to: 8'b00011110 
	Parameter RXELECIDLE_CYCLE_CNT_MAX bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle' (34#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gtwizard_top' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:66]
	Parameter PHY_GT_XCVR bound to: GTY - type: string 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.v:62]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_top' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_top.v:175]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 3 - type: integer 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 0 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 5 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 1 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000001 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100 
	Parameter C_RX_COMMA_M_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 127 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 0 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 257.812500 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 200.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 127 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_gtye4' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_gtye4.v:143]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 4 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2500.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 67 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 1 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 1 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 8.000000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 127 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 16 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 4 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 1 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 1 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 40 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 127 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000011110000000000000000000000000000 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 15 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001001110001000 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000110010 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000001110000111010100100 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_common_wrapper' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_common' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
	Parameter GTYE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTYE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTYE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTYE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter GTYE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter GTYE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter GTYE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter GTYE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_PPF0_CFG bound to: 16'b0000011000000000 
	Parameter GTYE4_COMMON_PPF1_CFG bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTYE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter GTYE4_COMMON_QPLL0_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter GTYE4_COMMON_QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL0_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter GTYE4_COMMON_QPLL0_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTYE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter GTYE4_COMMON_QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter GTYE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter GTYE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTYE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter GTYE4_COMMON_QPLL1_CP bound to: 10'b1111111111 
	Parameter GTYE4_COMMON_QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter GTYE4_COMMON_QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter GTYE4_COMMON_QPLL1_LPF bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter GTYE4_COMMON_QPLL1_PCI_EN bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTYE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTYE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTYE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_COMMON_UB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UB_CFG5 bound to: 16'b0000010000000000 
	Parameter GTYE4_COMMON_UB_CFG6 bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_BGRCALOVRD_VAL bound to: 5'b10000 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTYE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL0RESET_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTYE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTYE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTYE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTYE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_COMMON_UBDRDY_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBINTR_VAL bound to: 2'b00 
	Parameter GTYE4_COMMON_UBIOLMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_VAL bound to: 4'b0000 
	Parameter GTYE4_COMMON_UBMDMSHIFT_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_VAL bound to: 1'b0 
	Parameter GTYE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBCFGSTREAMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDO_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBDRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBENABLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBGPI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBINTR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBIOLMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMBRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMCAPTURE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMDBGUPDATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMREGEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSHIFT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMSYSRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_COMMON_UBMDMTDI_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:24565]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000110000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0011010100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000010000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000010 
	Parameter QPLL0_CP bound to: 10'b1111111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000001111 
	Parameter QPLL0_FBDIV bound to: 100 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL0_LPF bound to: 10'b0111010100 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b1 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011000 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000011 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000001 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0001111111 
	Parameter QPLL1_FBDIV bound to: 100 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0000010111101000 
	Parameter QPLL1_LPF bound to: 10'b0111010100 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b1 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter UB_CFG0 bound to: 16'b0000000000000000 
	Parameter UB_CFG1 bound to: 16'b0000000000000000 
	Parameter UB_CFG2 bound to: 16'b0000000000000000 
	Parameter UB_CFG3 bound to: 16'b0000000000000000 
	Parameter UB_CFG4 bound to: 16'b0000000000000000 
	Parameter UB_CFG5 bound to: 16'b0000010000000000 
	Parameter UB_CFG6 bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (35#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:24565]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_common' (36#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_common_wrapper' (37#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_channel_wrapper' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_channel' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter GTYE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter GTYE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTYE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTYE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTYE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter GTYE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter GTYE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter GTYE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter GTYE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTYE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTYE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTYE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTYE4_CHANNEL_LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_OOBDIVCTL bound to: 2'b01 
	Parameter GTYE4_CHANNEL_OOB_PWRUP bound to: 1'b1 
	Parameter GTYE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTYE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTYE4_CHANNEL_PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter GTYE4_CHANNEL_PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTYE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTYE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTYE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter GTYE4_CHANNEL_PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTYE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTYE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter GTYE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTYE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTYE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTYE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter GTYE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTYE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter GTYE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTYE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter GTYE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTYE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter GTYE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTYE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTYE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTYE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTYE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTYE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter GTYE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter GTYE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTYE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_RXSLIDE_MODE bound to: PMA - type: string 
	Parameter GTYE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter GTYE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTYE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter GTYE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTYE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTYE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RX_VREG_CTRL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTYE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTYE4_CHANNEL_RX_XMODE_SEL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTYE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTYE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTYE4_CHANNEL_SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTYE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTYE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTYE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter GTYE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTYE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTYE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTYE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTYE4_CHANNEL_TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter GTYE4_CHANNEL_TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter GTYE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTYE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TXOUT_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTYE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter GTYE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTYE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter GTYE4_CHANNEL_TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter GTYE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTYE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWBST_BST bound to: 1 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_EN bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TXSWBST_MAG bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTYE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH0 bound to: 6'b010100 
	Parameter GTYE4_CHANNEL_TX_DEEMPH1 bound to: 6'b001101 
	Parameter GTYE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTYE4_CHANNEL_TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter GTYE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTYE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTYE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTYE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter GTYE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter GTYE4_CHANNEL_TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter GTYE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter GTYE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTYE4_CHANNEL_TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter GTYE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTYE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TX_VREG_CTRL bound to: 3'b011 
	Parameter GTYE4_CHANNEL_TX_VREG_PDB bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTYE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTYE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTYE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTYE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTYE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTYE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTYE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTYE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTYE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTYE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTYE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTYE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTYE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTYE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTYE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTYE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTYE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTYE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTYE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b1010000 
	Parameter GTYE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTYE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b10 
	Parameter GTYE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTYE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTYE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b11 
	Parameter GTYE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTYE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_GTYRXP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTYE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:23404]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0000000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1111100000011100 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0001000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0010000000001000 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0001000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 10 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000011111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000101011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYESCAN_VP_RANGE bound to: 0 - type: integer 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 4 - type: integer 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL1 bound to: 5 - type: integer 
	Parameter LPBK_IND_CTRL2 bound to: 5 - type: integer 
	Parameter LPBK_RG_CTRL bound to: 2 - type: integer 
	Parameter OOBDIVCTL bound to: 2'b01 
	Parameter OOB_PWRUP bound to: 1'b1 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_64B_DYN_CLKSW_DIS bound to: FALSE - type: string 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_GEN4_64BIT_INT_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100001000000 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0110010011100000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter RATE_SW_USE_DRP bound to: 1'b0 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 31 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001001001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001011001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000000 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000010000010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1111111000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0000001000000000 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100000001 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_1 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1111100000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b1010000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000001010100 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001001010110000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE_PWR_SAVING bound to: 1'b0 
	Parameter RX_CTLE_RES_CTRL bound to: 4'b0000 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b111 
	Parameter RX_DFELPM_CFG0 bound to: 10 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 3 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b11 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 2 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_SUM_RCAL_B bound to: 0 - type: integer 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b10 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_I2V_FILTER_EN bound to: 1'b1 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000001111 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_SUM_DEGEN_AVTT_OVERITE bound to: 1 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0000 
	Parameter RX_SUM_PWR_SAVING bound to: 0 - type: integer 
	Parameter RX_SUM_RES_CTRL bound to: 4'b0000 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1001 
	Parameter RX_SUM_VCM_BIAS_TUNE_EN bound to: 1'b1 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_VREG_CTRL bound to: 3'b010 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b1 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000000010 
	Parameter TERM_RCAL_OVRD bound to: 3'b001 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRV_FREQBAND bound to: 0 - type: integer 
	Parameter TXFE_CFG0 bound to: 16'b0000001111000010 
	Parameter TXFE_CFG1 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG2 bound to: 16'b0110110000000000 
	Parameter TXFE_CFG3 bound to: 16'b0110110000000000 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001110 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 16'b0000001100000000 
	Parameter TXPI_CFG1 bound to: 16'b0001000000000000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSWBST_BST bound to: 1 - type: integer 
	Parameter TXSWBST_EN bound to: 0 - type: integer 
	Parameter TXSWBST_MAG bound to: 4 - type: integer 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b010100 
	Parameter TX_DEEMPH1 bound to: 6'b001101 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011000 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1010111 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1010101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1010011 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1010001 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1001100 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1001011 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000100000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0000000001000000 
	Parameter TX_PI_BIASSET bound to: 0 - type: integer 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter TX_PMA_RSV1 bound to: 16'b0000000000000000 
	Parameter TX_PROGCLK_SEL bound to: POSTPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 10.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 5 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b011 
	Parameter TX_VREG_PDB bound to: 1'b1 
	Parameter TX_VREG_VREFSEL bound to: 2'b10 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (38#1) [D:/Xilinx/SDx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:23404]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_channel' (39#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtye4_channel_wrapper' (40#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_synchronizer' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_reset_synchronizer' (41#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_bit_synchronizer' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_bit_synchronizer' (42#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 500 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter' (43#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx' (44#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b1 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx' (45#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gte4_drp_arb' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0001010111 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gte4_drp_arb' (46#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal' (47#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood' (48#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_gtye4' (49#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_gtwizard_top' (50#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt' (51#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.v:62]
WARNING: [Synth 8-3848] Net eyescandataerror_out in module/entity pcie4_uscale_plus_0_gtwizard_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:579]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gtwizard_top' (52#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gtwizard_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_clk' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_clk.v:66]
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter PHY_GEN4_64BIT_EN bound to: FALSE - type: string 
	Parameter PHY_CORECLK_FREQ bound to: 2 - type: integer 
	Parameter PHY_USERCLK_FREQ bound to: 3 - type: integer 
	Parameter PHY_MCAPCLK_FREQ bound to: 2 - type: integer 
	Parameter CORECLK_DIV_250MHZ bound to: 3'b000 
	Parameter CORECLK_DIV_500MHZ bound to: 3'b000 
	Parameter CORECLK_DIV bound to: 3'b000 
	Parameter USERCLK_DIV_250MHZ bound to: 3'b000 
	Parameter USERCLK_DIV_500MHZ bound to: 3'b001 
	Parameter USERCLK_DIV bound to: 3'b001 
	Parameter MCAPCLK_DIV_250MHZ bound to: 3'b001 
	Parameter MCAPCLK_DIV_500MHZ bound to: 3'b011 
	Parameter MCAPCLK_DIV bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_clk' (53#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_clk.v:66]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_gt_phy_rst' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:66]
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter PHY_MAX_SPEED bound to: 3 - type: integer 
	Parameter SYNC_STAGE bound to: 3 - type: integer 
	Parameter PHY_SIM_EN bound to: TRUE - type: string 
	Parameter FSM_IDLE bound to: 3'b000 
	Parameter FSM_GTPOWERGOOD bound to: 3'b001 
	Parameter FSM_PLLLOCK bound to: 3'b010 
	Parameter FSM_TXPROGDIVRESETDONE bound to: 3'b011 
	Parameter FSM_RESETDONE bound to: 3'b100 
	Parameter FSM_TXSYNC_START bound to: 3'b101 
	Parameter FSM_TXSYNC_DONE bound to: 3'b110 
	Parameter FSM_PHYSTATUS bound to: 3'b111 
	Parameter PWR_ON_WAIT_CNT bound to: 4'b0000 
	Parameter PWR_ON_DONE bound to: 4'b0001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:148]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_sync__parameterized4' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_sync__parameterized4' (53#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_sync.v:66]
INFO: [Synth 8-226] default block is never used [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:417]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_rst' (54#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:66]
WARNING: [Synth 8-3848] Net USB_POWERPRESENT in module/entity pcie4_uscale_plus_0_gt_phy_wrapper does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:286]
WARNING: [Synth 8-3848] Net GT_RXLPMEN in module/entity pcie4_uscale_plus_0_gt_phy_wrapper does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:333]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_gt_phy_wrapper' (55#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_wrapper.v:140]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_pipeline' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_pipeline.v:78]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter PHY_LANE bound to: 16 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 64 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized0' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized0' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized1' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized1' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized2' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized2' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized3' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: TRUE - type: string 
	Parameter FF_WIDTH bound to: 1 - type: integer 
	Parameter RST_VAL bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized3' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized4' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 3 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized4' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized5' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 4 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized5' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized6' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 6 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized6' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized7' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 18 - type: integer 
	Parameter RST_VAL bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized7' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6157] synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized8' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter ASYNC bound to: FALSE - type: string 
	Parameter FF_WIDTH bound to: 2 - type: integer 
	Parameter RST_VAL bound to: 2 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_ff_chain__parameterized8' (56#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_ff_chain.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_pipeline' (57#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_pipeline.v:78]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_phy_top' (58#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_phy_top.v:111]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b1 
	Parameter INV_DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1226]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (59#1) [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (59#1) [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
WARNING: [Synth 8-6014] Unused sequential element ds_srl_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5372]
WARNING: [Synth 8-6014] Unused sequential element flr_cntr_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5369]
WARNING: [Synth 8-6014] Unused sequential element np_req_wait_reg was removed.  [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:5376]
WARNING: [Synth 8-3848] Net gtrefclk01_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1116]
WARNING: [Synth 8-3848] Net gtrefclk00_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1117]
WARNING: [Synth 8-3848] Net pcierateqpll0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1118]
WARNING: [Synth 8-3848] Net pcierateqpll1_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1119]
WARNING: [Synth 8-3848] Net qpll0pd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1120]
WARNING: [Synth 8-3848] Net qpll0reset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1121]
WARNING: [Synth 8-3848] Net qpll1pd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1122]
WARNING: [Synth 8-3848] Net qpll1reset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1123]
WARNING: [Synth 8-3848] Net qpll0freqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1130]
WARNING: [Synth 8-3848] Net qpll1freqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1131]
WARNING: [Synth 8-3848] Net rcalenb_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1135]
WARNING: [Synth 8-3848] Net txpisopd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1136]
WARNING: [Synth 8-3848] Net cpllfreqlock_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1142]
WARNING: [Synth 8-3848] Net cpllpd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1144]
WARNING: [Synth 8-3848] Net cpllreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1145]
WARNING: [Synth 8-3848] Net dmonfiforeset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1146]
WARNING: [Synth 8-3848] Net dmonitorclk_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1147]
WARNING: [Synth 8-3848] Net eyescanreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1149]
WARNING: [Synth 8-3848] Net gtrefclk0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1151]
WARNING: [Synth 8-3848] Net gtrxreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1152]
WARNING: [Synth 8-3848] Net gttxreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1153]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_done_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1154]
WARNING: [Synth 8-3848] Net gtwiz_reset_tx_done_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1155]
WARNING: [Synth 8-3848] Net gtwiz_userclk_rx_active_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1156]
WARNING: [Synth 8-3848] Net gtwiz_userclk_tx_active_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1157]
WARNING: [Synth 8-3848] Net loopback_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1159]
WARNING: [Synth 8-3848] Net pcieeqrxeqadaptdone_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1160]
WARNING: [Synth 8-3848] Net pcierstidle_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1163]
WARNING: [Synth 8-3848] Net pciersttxsyncstart_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1164]
WARNING: [Synth 8-3848] Net pcieuserratedone_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1168]
WARNING: [Synth 8-3848] Net resetovrd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1171]
WARNING: [Synth 8-3848] Net rx8b10ben_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1172]
WARNING: [Synth 8-3848] Net rxbufreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1173]
WARNING: [Synth 8-3848] Net rxcdrfreqreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1177]
WARNING: [Synth 8-3848] Net rxcdrhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1178]
WARNING: [Synth 8-3848] Net rxcdrreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1180]
WARNING: [Synth 8-3848] Net rxcommadeten_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1183]
WARNING: [Synth 8-3848] Net rxdfeagchold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1189]
WARNING: [Synth 8-3848] Net rxdfecfokhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1190]
WARNING: [Synth 8-3848] Net rxdfekhhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1191]
WARNING: [Synth 8-3848] Net rxdfelfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1192]
WARNING: [Synth 8-3848] Net rxdfelpmreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1193]
WARNING: [Synth 8-3848] Net rxdfetap10hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1194]
WARNING: [Synth 8-3848] Net rxdfetap11hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1195]
WARNING: [Synth 8-3848] Net rxdfetap12hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1196]
WARNING: [Synth 8-3848] Net rxdfetap13hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1197]
WARNING: [Synth 8-3848] Net rxdfetap14hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1198]
WARNING: [Synth 8-3848] Net rxdfetap15hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1199]
WARNING: [Synth 8-3848] Net rxdfetap2hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1200]
WARNING: [Synth 8-3848] Net rxdfetap3hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1201]
WARNING: [Synth 8-3848] Net rxdfetap4hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1202]
WARNING: [Synth 8-3848] Net rxdfetap5hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1203]
WARNING: [Synth 8-3848] Net rxdfetap6hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1204]
WARNING: [Synth 8-3848] Net rxdfetap7hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1205]
WARNING: [Synth 8-3848] Net rxdfetap8hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1206]
WARNING: [Synth 8-3848] Net rxdfetap9hold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1207]
WARNING: [Synth 8-3848] Net rxdfeuthold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1208]
WARNING: [Synth 8-3848] Net rxdfevphold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1209]
WARNING: [Synth 8-3848] Net rxlpmen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1212]
WARNING: [Synth 8-3848] Net rxlpmgchold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1213]
WARNING: [Synth 8-3848] Net rxlpmhfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1214]
WARNING: [Synth 8-3848] Net rxlpmlfhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1215]
WARNING: [Synth 8-3848] Net rxlpmoshold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1216]
WARNING: [Synth 8-3848] Net rxmcommaalignen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1217]
WARNING: [Synth 8-3848] Net rxoshold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1218]
WARNING: [Synth 8-3848] Net rxpcommaalignen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1222]
WARNING: [Synth 8-3848] Net rxpcsreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1223]
WARNING: [Synth 8-3848] Net rxpd_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1224]
WARNING: [Synth 8-3848] Net rxpmareset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1226]
WARNING: [Synth 8-3848] Net rxpolarity_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1228]
WARNING: [Synth 8-3848] Net rxprbscntreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1229]
WARNING: [Synth 8-3848] Net rxprbssel_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1232]
WARNING: [Synth 8-3848] Net rxprogdivreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1233]
WARNING: [Synth 8-3848] Net rxrate_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1234]
WARNING: [Synth 8-3848] Net rxslide_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1238]
WARNING: [Synth 8-3848] Net rxtermination_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1241]
WARNING: [Synth 8-3848] Net rxuserrdy_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1242]
WARNING: [Synth 8-3848] Net rxusrclk2_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1243]
WARNING: [Synth 8-3848] Net rxusrclk_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1244]
WARNING: [Synth 8-3848] Net tx8b10ben_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1246]
WARNING: [Synth 8-3848] Net txctrl0_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1247]
WARNING: [Synth 8-3848] Net txctrl1_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1248]
WARNING: [Synth 8-3848] Net txctrl2_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1249]
WARNING: [Synth 8-3848] Net txdata_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1250]
WARNING: [Synth 8-3848] Net txdeemph_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1251]
WARNING: [Synth 8-3848] Net txdetectrx_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1252]
WARNING: [Synth 8-3848] Net txdiffctrl_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1253]
WARNING: [Synth 8-3848] Net txdlybypass_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1254]
WARNING: [Synth 8-3848] Net txdlyen_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1255]
WARNING: [Synth 8-3848] Net txdlyhold_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1256]
WARNING: [Synth 8-3848] Net txdlyovrden_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1257]
WARNING: [Synth 8-3848] Net txdlysreset_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1258]
WARNING: [Synth 8-3848] Net txdlyupdown_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1260]
WARNING: [Synth 8-3848] Net txelecidle_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1261]
WARNING: [Synth 8-3848] Net txmaincursor_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1262]
WARNING: [Synth 8-3848] Net txmargin_in in module/entity pcie4_uscale_plus_0_pcie4_uscale_core_top does not have driver. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:1263]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0_pcie4_uscale_core_top' (60#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'pcie4_uscale_plus_0' (61#1) [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0.v:82]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RATE[0]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXCDRFREQRESET_IN
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle has unconnected port CDRCTRL_RXRATEDONE
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[6]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[5]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[4]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[3]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[2]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[1]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_receiver_detect_rxterm has unconnected port RXTERM_FSM[0]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CE
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CEMASK
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CLR
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_CLRMASK
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[2]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[1]
WARNING: [Synth 8-3331] design pcie4_uscale_plus_0_gt_phy_clk has unconnected port CLK_PCLK2_DIV[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_delay_powergood has unconnected port GT_TXOUTCLKPCS
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RXOUTCLK_PERIOD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port WAIT_DEASSERT_CPLLPD_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[17]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[16]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port CNT_TOL_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[12]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[11]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[10]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[9]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[8]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[7]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[6]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[5]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[4]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port FREQ_COUNT_WINDOW_IN[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port RESET_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CE_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port USER_RXOUTCLK_BUFG_CLR_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[3]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[2]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[1]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port REPEAT_RESET_LIMIT[0]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CPLLLOCK_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPRDY_IN
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[15]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[14]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[13]
WARNING: [Synth 8-3331] design gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx has unconnected port GTYE4_CHANNEL_DRPDO_IN[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.188 ; gain = 321.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2032.102 ; gain = 341.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2032.102 ; gain = 341.664
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK with 16 sources. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:163]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:167]
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x0y0.xdc:120] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'inst'
Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'inst'
Sourcing Tcl File [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_lnk_up_cdc'
Sourcing Tcl File [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
Finished Sourcing Tcl File [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/user_reset_cdc'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/SDx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie4_uscale_plus_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie4_uscale_plus_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2528.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2539.438 ; gain = 10.461
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2539.438 ; gain = 849.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu37p-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 2539.438 ; gain = 849.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie4_uscale_plus_0_gt_i/inst. (constraint file  D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/gt_top_i/\diablo_gt.diablo_gt_phy_wrapper /\gt_wizard.gtwizard_top_i /pcie4_uscale_plus_0_gt_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/user_lnk_up_cdc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/user_reset_cdc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 2539.438 ; gain = 849.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:168]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_async_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_512b_sync_fifo.v:177]
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:781]
INFO: [Synth 8-4471] merging register 'qpllpd_reg' into 'cpllpd_reg' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:407]
INFO: [Synth 8-4471] merging register 'qpllreset_reg' into 'cpllreset_reg' [d:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie4_uscale_plus_0/source/pcie4_uscale_plus_0_gt_phy_rst.v:408]
INFO: [Synth 8-802] inferred FSM for state register 'pwr_on_fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rst'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_txeq'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie4_uscale_plus_0_gt_phy_rxeq'
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_reg' in module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm'
INFO: [Synth 8-802] inferred FSM for state register 'non_sris.fsm_reg' in module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         PWR_ON_WAIT_CNT |                                0 |                               00
             PWR_ON_DONE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pwr_on_fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_GTPOWERGOOD |                         00000001 |                              001
             FSM_PLLLOCK |                         00000010 |                              010
  FSM_TXPROGDIVRESETDONE |                         00000100 |                              011
           FSM_RESETDONE |                         00001000 |                              100
        FSM_TXSYNC_START |                         00010000 |                              101
         FSM_TXSYNC_DONE |                         00100000 |                              110
           FSM_PHYSTATUS |                         01000000 |                              111
                FSM_IDLE |                         10000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie4_uscale_plus_0_gt_phy_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                              000 |                              000
              FSM_PRESET |                              001 |                              001
               FSM_COEFF |                              010 |                              010
               FSM_REMAP |                              011 |                              011
               FSM_QUERY |                              100 |                              100
                FSM_DONE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_phy_txeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                            00001 |                              000
              FSM_PRESET |                            00010 |                              001
             FSM_TXCOEFF |                            00100 |                              010
               FSM_ADAPT |                            01000 |                              011
                FSM_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie4_uscale_plus_0_gt_phy_rxeq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         FSM_ASSERT_AVTT |                              000 |                              001
FSM_CHECK_RXELECIDLE_ASSERTED |                              001 |                              010
FSM_CHECK_RXELECIDLE_SOLID_DEASSERT |                              010 |                              011
         FSM_ASSERT_PROG |                              011 |                              100
           FSM_CTRL_IDLE |                              100 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_receiver_detect_rxterm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FSM_IDLE |                               00 |                              000
FSM_GEN12_RXELECIDLE_EXIT |                               01 |                              001
FSM_GEN34_RXELECIDLE_EXIT |                               10 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'non_sris.fsm_reg' using encoding 'sequential' in module 'pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2539.438 ; gain = 849.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |pcie4_uscale_plus_0_vf_decode__GB0             |           1|     42140|
|2     |pcie4_uscale_plus_0_vf_decode__GB1             |           1|     17258|
|3     |pcie4_uscale_plus_0_pipe__GC0                  |           1|     41666|
|4     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB0     |           1|     38310|
|5     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB1     |           1|     12770|
|6     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB2     |           1|     17036|
|7     |pcie4_uscale_plus_0_gtwizard_top__GC0          |           1|        60|
|8     |pcie4_uscale_plus_0_gt_phy_wrapper__GC0        |           1|     16001|
|9     |pcie4_uscale_plus_0_phy_top__GC0               |           1|      3358|
|10    |pcie4_uscale_plus_0_pcie4_uscale_core_top__GC0 |           1|      1111|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 16    
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 16    
	   3 Input     18 Bit       Adders := 16    
	   2 Input     16 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 17    
	   2 Input      7 Bit       Adders := 32    
	   2 Input      6 Bit       Adders := 20    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 22    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 59    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 16    
+---Registers : 
	              756 Bit    Registers := 1     
	              708 Bit    Registers := 2     
	              684 Bit    Registers := 1     
	              512 Bit    Registers := 8     
	              504 Bit    Registers := 1     
	              354 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              327 Bit    Registers := 1     
	              298 Bit    Registers := 1     
	              256 Bit    Registers := 14    
	              252 Bit    Registers := 5     
	              183 Bit    Registers := 3     
	              161 Bit    Registers := 3     
	              144 Bit    Registers := 8     
	              137 Bit    Registers := 1     
	               88 Bit    Registers := 2     
	               81 Bit    Registers := 1     
	               75 Bit    Registers := 4     
	               64 Bit    Registers := 32    
	               62 Bit    Registers := 3     
	               48 Bit    Registers := 32    
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 33    
	               30 Bit    Registers := 16    
	               25 Bit    Registers := 16    
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 32    
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 120   
	               15 Bit    Registers := 32    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 33    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 80    
	                6 Bit    Registers := 40    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 879   
	                3 Bit    Registers := 89    
	                2 Bit    Registers := 237   
	                1 Bit    Registers := 1723  
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   4 Input    708 Bit        Muxes := 1     
	   4 Input    684 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   4 Input    354 Bit        Muxes := 1     
	   2 Input    354 Bit        Muxes := 4     
	   4 Input    342 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 4     
	   2 Input    327 Bit        Muxes := 2     
	   2 Input    298 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 4     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input    144 Bit        Muxes := 2     
	   2 Input    137 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 4     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 1     
	   5 Input     48 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 32    
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 16    
	   2 Input     30 Bit        Muxes := 48    
	   2 Input     28 Bit        Muxes := 16    
	   2 Input     27 Bit        Muxes := 16    
	   2 Input     26 Bit        Muxes := 16    
	  33 Input     25 Bit        Muxes := 16    
	   2 Input     25 Bit        Muxes := 16    
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     23 Bit        Muxes := 16    
	   4 Input     22 Bit        Muxes := 16    
	   2 Input     21 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 16    
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 48    
	   6 Input     19 Bit        Muxes := 16    
	   2 Input     18 Bit        Muxes := 16    
	   2 Input     17 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 71    
	  33 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 16    
	   2 Input     11 Bit        Muxes := 16    
	   2 Input     10 Bit        Muxes := 80    
	   4 Input     10 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 56    
	   8 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 16    
	   7 Input      8 Bit        Muxes := 16    
	   3 Input      7 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 64    
	   7 Input      7 Bit        Muxes := 16    
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 37    
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 64    
	   5 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 43    
	   3 Input      4 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 16    
	   6 Input      4 Bit        Muxes := 16    
	   5 Input      3 Bit        Muxes := 65    
	   2 Input      3 Bit        Muxes := 230   
	   8 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 32    
	   4 Input      3 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 192   
	   3 Input      2 Bit        Muxes := 24    
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 16    
	   5 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 590   
	   4 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 17    
	  33 Input      1 Bit        Muxes := 288   
	   5 Input      1 Bit        Muxes := 192   
	   8 Input      1 Bit        Muxes := 50    
	   7 Input      1 Bit        Muxes := 144   
	   6 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie4_uscale_plus_0_vf_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              756 Bit    Registers := 1     
	              504 Bit    Registers := 1     
	              252 Bit    Registers := 5     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    756 Bit        Muxes := 7     
	   3 Input    756 Bit        Muxes := 1     
	   5 Input    756 Bit        Muxes := 1     
	   2 Input    504 Bit        Muxes := 3     
	   3 Input    504 Bit        Muxes := 1     
	   2 Input    252 Bit        Muxes := 13    
	   5 Input    252 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 254   
Module pcie4_uscale_plus_0_bram_32k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    144 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_bram_rep 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module pcie4_uscale_plus_0_bram_16k 
Detailed RTL Component Info : 
+---Registers : 
	              144 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 4     
Module pcie4_uscale_plus_0_init_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_pl_eq 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_512b_sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pcie4_uscale_plus_0_512b_cq_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	              183 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    183 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module pcie4_uscale_plus_0_512b_cq_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              708 Bit    Registers := 2     
	              354 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	               88 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input    708 Bit        Muxes := 1     
	   4 Input    354 Bit        Muxes := 1     
	   2 Input    354 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 20    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_512b_async_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              298 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    298 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module pcie4_uscale_plus_0_512b_cc_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_512b_cc_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               81 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pcie4_uscale_plus_0_512b_async_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              327 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    327 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module pcie4_uscale_plus_0_512b_rq_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 3     
	               62 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_512b_rq_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              137 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    137 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module pcie4_uscale_plus_0_512b_sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pcie4_uscale_plus_0_512b_rc_output_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 3     
	              161 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    161 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_512b_rc_intfc 
Detailed RTL Component Info : 
+---Registers : 
	              684 Bit    Registers := 1     
	              342 Bit    Registers := 1     
	              256 Bit    Registers := 4     
	               75 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input    684 Bit        Muxes := 1     
	   4 Input    342 Bit        Muxes := 1     
	   2 Input    342 Bit        Muxes := 4     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 24    
	   3 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 7     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_bit_synchronizer__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_reset_synchronizer__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	  33 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   4 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  33 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  33 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 18    
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module gtwizard_ultrascale_v1_7_6_gte4_drp_arb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     48 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 9     
Module pcie4_uscale_plus_0_sync_cell__679 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__678 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__677 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__676 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__675 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__674 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__673 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__672 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__671 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__670 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__669 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__668 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__667 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__666 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__665 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__664 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__695 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__694 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__693 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__692 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__691 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__690 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__689 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__688 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__687 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__686 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__685 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__684 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__683 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__682 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__681 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__680 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__711 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__710 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__709 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__708 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__707 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__706 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__705 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__704 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__703 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__702 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__701 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__700 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__699 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__698 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__697 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__696 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__727 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__726 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__725 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__724 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__723 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__722 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__721 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__720 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__719 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__718 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__717 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__716 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__715 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__714 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__713 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__712 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__743 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__742 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__741 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__740 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__739 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__738 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__737 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__736 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__735 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__734 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__733 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__732 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__731 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__730 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__729 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__728 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__759 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__758 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__757 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__756 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__755 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__754 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__753 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__752 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__751 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__750 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__749 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__748 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__747 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__746 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__745 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__744 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__495 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__494 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__493 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__492 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__491 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__490 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__489 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__488 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__487 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__486 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__485 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__484 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__507 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__506 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__505 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__504 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__503 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__502 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__501 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__500 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__499 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__498 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__497 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__496 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__210 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__209 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__208 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__207 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__206 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__519 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__518 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__517 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__516 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__515 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__514 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__513 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__512 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__511 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__510 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__509 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__508 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__231 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__230 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__229 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__228 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__227 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__226 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__225 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__224 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__223 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__222 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__221 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__220 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__219 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__218 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__217 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__216 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__215 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__214 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__213 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__212 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__211 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__531 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__530 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__529 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__528 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__527 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__526 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__525 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__524 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__523 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__522 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__521 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__520 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__252 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__251 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__250 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__249 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__248 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__247 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__246 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__245 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__244 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__243 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__242 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__241 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__240 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__239 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__238 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__237 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__236 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__235 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__234 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__233 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__232 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__543 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__542 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__541 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__540 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__539 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__538 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__537 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__536 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__535 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__534 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__533 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__532 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__273 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__272 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__271 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__270 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__269 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__268 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__267 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__266 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__265 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__264 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__263 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__262 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__261 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__260 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__259 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__258 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__257 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__256 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__255 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__254 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__253 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__555 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__554 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__553 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__552 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__551 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__550 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__549 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__548 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__547 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__546 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__545 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__544 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__294 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__293 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__292 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__291 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__290 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__289 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__288 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__287 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__286 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__285 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__284 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__283 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__282 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__281 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__280 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__279 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__278 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__277 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__276 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__275 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__274 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__567 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__566 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__565 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__564 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__563 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__562 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__561 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__560 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__559 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__558 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__557 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__556 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__315 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__314 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__313 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__312 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__311 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__310 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__309 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__308 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__307 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__306 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__305 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__304 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__303 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__302 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__301 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__300 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__299 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__298 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__297 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__296 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__295 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__579 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__578 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__577 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__576 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__575 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__574 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__573 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__572 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__571 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__570 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__569 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__568 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__336 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__335 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__334 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__333 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__332 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__331 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__330 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__329 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__328 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__327 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__326 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__325 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__324 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__323 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__322 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__321 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__320 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__319 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__318 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__317 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__316 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__591 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__590 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__589 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__588 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__587 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__586 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__585 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__584 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__583 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__582 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__581 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__580 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__357 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__356 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__355 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__354 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__353 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__352 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__351 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__350 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__349 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__348 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__347 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__346 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__345 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__344 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__343 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__342 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__341 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__340 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__339 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__338 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__337 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__603 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__602 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__601 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__600 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__599 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__598 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__597 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__596 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__595 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__594 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__593 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__592 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__378 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__377 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__376 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__375 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__374 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__373 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__372 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__371 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__370 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__369 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__368 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__367 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__366 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__365 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__364 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__363 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__362 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__361 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__360 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__359 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__358 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__615 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__614 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__613 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__612 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__611 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__610 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__609 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__608 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__607 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__606 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__605 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__604 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__399 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__398 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__397 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__396 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__395 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__394 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__393 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__392 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__391 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__390 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__389 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__388 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__387 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__386 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__385 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__384 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__383 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__382 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__381 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__380 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__379 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__627 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__626 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__625 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__624 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__623 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__622 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__621 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__620 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__619 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__618 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__617 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__616 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__420 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__419 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__418 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__417 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__416 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__415 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__414 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__413 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__412 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__411 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__410 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__409 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__408 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__407 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__406 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__405 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__404 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__403 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__402 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__401 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__400 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__639 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__638 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__637 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__636 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__635 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__634 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__633 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__632 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__631 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__630 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__629 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__628 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__441 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__440 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__439 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__438 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__437 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__436 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__435 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__434 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__433 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__432 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__431 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__430 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__429 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__428 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__427 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__426 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__425 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__424 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__423 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__422 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__421 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__651 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__650 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__649 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__648 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__647 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__646 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__645 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__644 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__643 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__642 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__641 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__640 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__462 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__461 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__460 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__459 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__458 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__457 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__456 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__455 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__454 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__453 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__452 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__451 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__450 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__449 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__448 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__447 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__446 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__445 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__444 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__443 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__442 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__663 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__662 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__661 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__660 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__659 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__658 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__657 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__656 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__655 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__654 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__653 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__652 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__483 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__482 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__481 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__480 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__479 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__478 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__477 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__476 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__475 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__474 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__473 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__472 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__471 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__470 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__469 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__468 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__467 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__466 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__465 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__464 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__463 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_txeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_rxeq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 4     
Module pcie4_uscale_plus_0_sync_cell__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_receiver_detect_rxterm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module pcie4_uscale_plus_0_sync_cell__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_sync_cell__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_sync_cell__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_gt_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_ff_chain__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pcie4_uscale_plus_0_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module pcie4_uscale_plus_0_pcie4_uscale_core_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 16    
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[10].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[11].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[12].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[13].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[14].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[15].phy_rxeq_txpreset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_lf_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/phy_txeq_fs_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][4] )
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[0].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[1].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[2].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[3].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[4].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[5].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[6].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[7].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[8].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_coeff_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]' (FDR) to 'inst/gt_top_ii_6/phy_pipeline/per_lane_ff_chain[9].phy_txeq_preset_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[8].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[9].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_top_ii_6/\phy_pipeline/per_lane_ff_chain[10].phy_txdata_chain/with_ff_chain.ff_chain_gen[0].sync_rst.ff_chain_reg[1][59] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[7] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[6] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[5] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[4] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[3] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[2] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[1] driven by constant 0
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_pipe__GC0 has port user_tph_stt_rd_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3917] design pcie4_uscale_plus_0_gt_phy_wrapper__GC0 has port GT_DRP_CLK_125M driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:03:31 . Memory (MB): peak = 2539.438 ; gain = 849.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |pcie4_uscale_plus_0_vf_decode__GB0             |           1|      7864|
|2     |pcie4_uscale_plus_0_vf_decode__GB1             |           1|      7701|
|3     |pcie4_uscale_plus_0_pipe__GC0                  |           1|     33389|
|4     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB0     |           1|     15468|
|5     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB1     |           1|      5178|
|6     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB2     |           1|      6903|
|7     |pcie4_uscale_plus_0_gtwizard_top__GC0          |           1|        60|
|8     |pcie4_uscale_plus_0_gt_phy_wrapper__GC0        |           1|     11722|
|9     |pcie4_uscale_plus_0_phy_top__GC0               |           1|      2456|
|10    |pcie4_uscale_plus_0_pcie4_uscale_core_top__GC0 |           1|      1549|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:53 ; elapsed = 00:03:55 . Memory (MB): peak = 3698.301 ; gain = 2007.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:53 ; elapsed = 00:05:57 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |pcie4_uscale_plus_0_pipe__GC0                  |           1|     33389|
|2     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB0     |           1|     15468|
|3     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB1     |           1|      5178|
|4     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB2     |           1|      6903|
|5     |pcie4_uscale_plus_0_gtwizard_top__GC0          |           1|        60|
|6     |pcie4_uscale_plus_0_gt_phy_wrapper__GC0        |           1|     11722|
|7     |pcie4_uscale_plus_0_phy_top__GC0               |           1|      2152|
|8     |pcie4_uscale_plus_0_pcie4_uscale_core_top__GC0 |           1|      1549|
|9     |pcie4_uscale_plus_0_pcie4_uscale_core_top_GT0  |           1|      4839|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:26 ; elapsed = 00:07:00 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------+------------+----------+
|      |RTL Partition                                  |Replication |Instances |
+------+-----------------------------------------------+------------+----------+
|1     |pcie4_uscale_plus_0_pipe__GC0                  |           1|     22529|
|2     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB0     |           1|      8124|
|3     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB1     |           1|      2690|
|4     |pcie4_uscale_plus_0_gt_gtwizard_gtye4__GB2     |           1|      3596|
|5     |pcie4_uscale_plus_0_gtwizard_top__GC0          |           1|        44|
|6     |pcie4_uscale_plus_0_gt_phy_wrapper__GC0        |           1|      7571|
|7     |pcie4_uscale_plus_0_phy_top__GC0               |           1|      2149|
|8     |pcie4_uscale_plus_0_pcie4_uscale_core_top__GC0 |           1|       409|
|9     |pcie4_uscale_plus_0_pcie4_uscale_core_top_GT0  |           1|      2016|
+------+-----------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg is being inverted and renamed to pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg_inv.
INFO: [Synth 8-5365] Flop pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg is being inverted and renamed to pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_almost_full_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 500 on net n_0_6612. Fanout reduced from 512 to 256 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 32 on net \pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr0_10_p1 . Fanout reduced from 144 to 29 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 500 on net \gt_top_i/phy_phystatus_rst_int . Fanout reduced from 2230 to 446 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1000 on net \pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int . Fanout reduced from 1328 to 639 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1000 on net \pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/p_0_in . Fanout reduced from 3987 to 997 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 1000 on net n_0_10. Fanout reduced from 8776 to 976 by creating 8 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:43 ; elapsed = 00:07:18 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:44 ; elapsed = 00:07:18 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:56 ; elapsed = 00:07:31 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:56 ; elapsed = 00:07:31 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:00 ; elapsed = 00:07:35 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:00 ; elapsed = 00:07:35 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                               | RTL Name                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/cpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllpd_r_reg[3]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/qpllreset_r_reg[3]         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txprogdivreset_r_reg[3]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/userrdy_r_reg[3]           | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdrhold_shift_reg[0][31] | 32     | 16    | NO           | NO                 | YES               | 0      | 16      | 
|pcie4_uscale_plus_0_pcie4_uscale_core_top | ltssm_reg2_reg[5]                                                             | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+------------------------------------------+-------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_style_fifo.ram_array_reg[7] | 708    | 708        | 708    | 0       | 0      | 0      | 0      | 
|dsrl__1     | ram_array_reg[15]               | 298    | 298        | 298    | 0       | 0      | 0      | 0      | 
|dsrl__2     | ram_array_reg[15]               | 327    | 327        | 327    | 0       | 0      | 0      | 0      | 
|dsrl__3     | srl_style_fifo.ram_array_reg[7] | 684    | 684        | 684    | 0       | 0      | 0      | 0      | 
+------------+---------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |    22|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   339|
|4     |GTYE4_CHANNEL |    16|
|5     |GTYE4_COMMON  |     4|
|6     |LUT1          |   202|
|7     |LUT2          |  2373|
|8     |LUT3          |  3205|
|9     |LUT4          |  3182|
|10    |LUT5          |  2685|
|11    |LUT6          |  4477|
|12    |MUXF7         |     2|
|13    |PCIE40E4      |     1|
|14    |RAMB36E2      |    22|
|15    |SRL16E        |  2014|
|16    |SRLC32E       |    16|
|17    |FDCE          |   802|
|18    |FDPE          |   295|
|19    |FDRE          | 28741|
|20    |FDSE          |   337|
+------+--------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                                                                                                                       |Module                                                      |Cells |
+------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
|1     |top                                                                                                                                            |                                                            | 48736|
|2     |  inst                                                                                                                                         |pcie4_uscale_plus_0_pcie4_uscale_core_top                   | 48736|
|3     |    user_lnk_up_cdc                                                                                                                            |xpm_cdc_async_rst                                           |     3|
|4     |    user_reset_cdc                                                                                                                             |xpm_cdc_async_rst__parameterized0                           |     2|
|5     |    gt_top_i                                                                                                                                   |pcie4_uscale_plus_0_phy_top                                 | 23982|
|6     |      \diablo_gt.diablo_gt_phy_wrapper                                                                                                         |pcie4_uscale_plus_0_gt_phy_wrapper                          | 21530|
|7     |        \phy_lane[0].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle                    |    51|
|8     |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1486               |     7|
|9     |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1493                          |     7|
|10    |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1487               |     4|
|11    |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1492                          |     4|
|12    |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1488               |     4|
|13    |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1491                          |     4|
|14    |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1489               |     4|
|15    |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1490                          |     4|
|16    |        \gt_wizard.gtwizard_top_i                                                                                                              |pcie4_uscale_plus_0_gtwizard_top                            | 14454|
|17    |          pcie4_uscale_plus_0_gt_i                                                                                                             |pcie4_uscale_plus_0_gt                                      | 14394|
|18    |            inst                                                                                                                               |pcie4_uscale_plus_0_gt_gtwizard_top                         | 14394|
|19    |              \gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst                                                               |pcie4_uscale_plus_0_gt_gtwizard_gtye4                       | 14394|
|20    |                \gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |pcie4_uscale_plus_0_gt_gtye4_channel_wrapper                |     4|
|21    |                  channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_6_gtye4_channel_1723               |     4|
|22    |                \gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1494           |     4|
|23    |                  channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_6_gtye4_channel_1722               |     4|
|24    |                \gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1495           |     4|
|25    |                  channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_6_gtye4_channel_1721               |     4|
|26    |                \gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst                                   |pcie4_uscale_plus_0_gt_gtye4_channel_wrapper_1496           |     4|
|27    |                  channel_inst                                                                                                                 |gtwizard_ultrascale_v1_7_6_gtye4_channel                    |     4|
|28    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[28].gen_enabled_common.gtye4_common_wrapper_inst                           |pcie4_uscale_plus_0_gt_gtye4_common_wrapper                 |     1|
|29    |                  common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_6_gtye4_common_1720                |     1|
|30    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                           |pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1497            |     1|
|31    |                  common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_6_gtye4_common_1719                |     1|
|32    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[30].gen_enabled_common.gtye4_common_wrapper_inst                           |pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1498            |     1|
|33    |                  common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_6_gtye4_common_1718                |     1|
|34    |                \gen_gtwizard_gtye4.gen_common.gen_common_container[31].gen_enabled_common.gtye4_common_wrapper_inst                           |pcie4_uscale_plus_0_gt_gtye4_common_wrapper_1499            |     1|
|35    |                  common_inst                                                                                                                  |gtwizard_ultrascale_v1_7_6_gtye4_common                     |     1|
|36    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal                   |   891|
|37    |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1705            |     7|
|38    |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1706                |   265|
|39    |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1707           |   608|
|40    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1710 |   139|
|41    |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1717          |     5|
|42    |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1711            |     7|
|43    |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1712            |     4|
|44    |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1713            |     4|
|45    |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1714            |     4|
|46    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1715            |    16|
|47    |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1716            |     4|
|48    |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1708          |     4|
|49    |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1709          |     7|
|50    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1500              |   900|
|51    |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1692            |     7|
|52    |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1693                |   263|
|53    |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1694           |   619|
|54    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1697 |   140|
|55    |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1704          |     5|
|56    |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1698            |     7|
|57    |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1699            |     4|
|58    |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1700            |     4|
|59    |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1701            |     4|
|60    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1702            |    16|
|61    |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1703            |     4|
|62    |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1695          |     4|
|63    |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1696          |     7|
|64    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1501              |   891|
|65    |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1679            |     7|
|66    |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1680                |   265|
|67    |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1681           |   608|
|68    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1684 |   139|
|69    |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1691          |     5|
|70    |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1685            |     7|
|71    |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1686            |     4|
|72    |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1687            |     4|
|73    |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1688            |     4|
|74    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1689            |    16|
|75    |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1690            |     4|
|76    |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1682          |     4|
|77    |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1683          |     7|
|78    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1502              |   900|
|79    |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1666            |     7|
|80    |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1667                |   263|
|81    |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1668           |   619|
|82    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1671 |   140|
|83    |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1678          |     5|
|84    |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1672            |     7|
|85    |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1673            |     4|
|86    |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1674            |     4|
|87    |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1675            |     4|
|88    |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1676            |    16|
|89    |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1677            |     4|
|90    |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1669          |     4|
|91    |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1670          |     7|
|92    |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1503              |   900|
|93    |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1653            |     7|
|94    |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1654                |   263|
|95    |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1655           |   619|
|96    |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1658 |   140|
|97    |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1665          |     5|
|98    |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1659            |     7|
|99    |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1660            |     4|
|100   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1661            |     4|
|101   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1662            |     4|
|102   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1663            |    16|
|103   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1664            |     4|
|104   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1656          |     4|
|105   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1657          |     7|
|106   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1504              |   900|
|107   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1640            |     7|
|108   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1641                |   263|
|109   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1642           |   619|
|110   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1645 |   140|
|111   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1652          |     5|
|112   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1646            |     7|
|113   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1647            |     4|
|114   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1648            |     4|
|115   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1649            |     4|
|116   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1650            |    16|
|117   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1651            |     4|
|118   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1643          |     4|
|119   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1644          |     7|
|120   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst  |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1505              |   903|
|121   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1627            |     7|
|122   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1628                |   265|
|123   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1629           |   620|
|124   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1632 |   140|
|125   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1639          |     5|
|126   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1633            |     7|
|127   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1634            |     4|
|128   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1635            |     4|
|129   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1636            |     4|
|130   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1637            |    16|
|131   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1638            |     4|
|132   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1630          |     4|
|133   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1631          |     7|
|134   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1506              |   891|
|135   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1614            |     7|
|136   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1615                |   265|
|137   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1616           |   608|
|138   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1619 |   139|
|139   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1626          |     5|
|140   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1620            |     7|
|141   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1621            |     4|
|142   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1622            |     4|
|143   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1623            |     4|
|144   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1624            |    16|
|145   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1625            |     4|
|146   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1617          |     4|
|147   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1618          |     7|
|148   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1507              |   891|
|149   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1601            |     7|
|150   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1602                |   265|
|151   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1603           |   608|
|152   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1606 |   139|
|153   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1613          |     5|
|154   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1607            |     7|
|155   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1608            |     4|
|156   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1609            |     4|
|157   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1610            |     4|
|158   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1611            |    16|
|159   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1612            |     4|
|160   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1604          |     4|
|161   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1605          |     7|
|162   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1508              |   900|
|163   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1588            |     7|
|164   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1589                |   263|
|165   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1590           |   619|
|166   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1593 |   140|
|167   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1600          |     5|
|168   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1594            |     7|
|169   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1595            |     4|
|170   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1596            |     4|
|171   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1597            |     4|
|172   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1598            |    16|
|173   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1599            |     4|
|174   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1591          |     4|
|175   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1592          |     7|
|176   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1509              |   891|
|177   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1575            |     7|
|178   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1576                |   265|
|179   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1577           |   608|
|180   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1580 |   139|
|181   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1587          |     5|
|182   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1581            |     7|
|183   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1582            |     4|
|184   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1583            |     4|
|185   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1584            |     4|
|186   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1585            |    16|
|187   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1586            |     4|
|188   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1578          |     4|
|189   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1579          |     7|
|190   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1510              |   900|
|191   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1562            |     7|
|192   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1563                |   263|
|193   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1564           |   619|
|194   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1567 |   140|
|195   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1574          |     5|
|196   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1568            |     7|
|197   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1569            |     4|
|198   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1570            |     4|
|199   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1571            |     4|
|200   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1572            |    16|
|201   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1573            |     4|
|202   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1565          |     4|
|203   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1566          |     7|
|204   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1511              |   900|
|205   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1549            |     7|
|206   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1550                |   263|
|207   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1551           |   619|
|208   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1554 |   140|
|209   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1561          |     5|
|210   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1555            |     7|
|211   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1556            |     4|
|212   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1557            |     4|
|213   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1558            |     4|
|214   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1559            |    16|
|215   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1560            |     4|
|216   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1552          |     4|
|217   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1553          |     7|
|218   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1512              |   900|
|219   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1536            |     7|
|220   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1537                |   263|
|221   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1538           |   619|
|222   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1541 |   140|
|223   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1548          |     5|
|224   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1542            |     7|
|225   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1543            |     4|
|226   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1544            |     4|
|227   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1545            |     4|
|228   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1546            |    16|
|229   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1547            |     4|
|230   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1539          |     4|
|231   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1540          |     7|
|232   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1513              |   900|
|233   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1523            |     7|
|234   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb_1524                |   263|
|235   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_1525           |   619|
|236   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter_1528 |   140|
|237   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1535          |     5|
|238   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1529            |     7|
|239   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1530            |     4|
|240   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1531            |     4|
|241   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1532            |     4|
|242   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1533            |    16|
|243   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1534            |     4|
|244   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1526          |     4|
|245   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1527          |     7|
|246   |                \gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst   |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_1514              |   900|
|247   |                  bit_synchronizer_drprst_inst                                                                                                 |gtwizard_ultrascale_v1_7_6_bit_synchronizer                 |     7|
|248   |                  gtwizard_ultrascale_v1_7_6_gte4_drp_arb_i                                                                                    |gtwizard_ultrascale_v1_7_6_gte4_drp_arb                     |   263|
|249   |                  gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i                                                                               |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx                |   619|
|250   |                    U_TXOUTCLK_FREQ_COUNTER                                                                                                    |gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_freq_counter      |   140|
|251   |                      reset_synchronizer_testclk_rst_inst                                                                                      |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1522          |     5|
|252   |                    bit_synchronizer_cplllock_inst                                                                                             |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1516            |     7|
|253   |                    bit_synchronizer_txoutclksel_inst0                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1517            |     4|
|254   |                    bit_synchronizer_txoutclksel_inst1                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1518            |     4|
|255   |                    bit_synchronizer_txoutclksel_inst2                                                                                         |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1519            |     4|
|256   |                    bit_synchronizer_txprgdivresetdone_inst                                                                                    |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1520            |    16|
|257   |                    bit_synchronizer_txprogdivreset_inst                                                                                       |gtwizard_ultrascale_v1_7_6_bit_synchronizer_1521            |     4|
|258   |                  reset_synchronizer_resetin_rx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer               |     4|
|259   |                  reset_synchronizer_resetin_tx_inst                                                                                           |gtwizard_ultrascale_v1_7_6_reset_synchronizer_1515          |     7|
|260   |        phy_clk_i                                                                                                                              |pcie4_uscale_plus_0_gt_phy_clk                              |     5|
|261   |        \phy_lane[0].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq                             |   139|
|262   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1460                               |    16|
|263   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1484                          |     6|
|264   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1485                          |    10|
|265   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1461               |    24|
|266   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1478                          |     4|
|267   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1479                          |     4|
|268   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1480                          |     4|
|269   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1481                          |     4|
|270   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1482                          |     4|
|271   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1483                          |     4|
|272   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1462               |    12|
|273   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1475                          |     4|
|274   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1476                          |     4|
|275   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1477                          |     4|
|276   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1463               |    24|
|277   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1469                          |     4|
|278   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1470                          |     4|
|279   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1471                          |     4|
|280   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1472                          |     4|
|281   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1473                          |     4|
|282   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1474                          |     4|
|283   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1464               |    16|
|284   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1465                          |     4|
|285   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1466                          |     4|
|286   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1467                          |     4|
|287   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1468                          |     4|
|288   |        \phy_lane[0].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq                             |   168|
|289   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1445               |    31|
|290   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1454                          |     5|
|291   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1455                          |     6|
|292   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1456                          |     5|
|293   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1457                          |     5|
|294   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1458                          |     5|
|295   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1459                          |     5|
|296   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1446                               |    14|
|297   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1452                          |     7|
|298   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1453                          |     7|
|299   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1447               |    16|
|300   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1448                          |     4|
|301   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1449                          |     4|
|302   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1450                          |     4|
|303   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1451                          |     4|
|304   |        \phy_lane[0].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm               |    37|
|305   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1441               |     5|
|306   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1444                          |     5|
|307   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1442               |     6|
|308   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1443                          |     6|
|309   |        \phy_lane[0].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3                    |     4|
|310   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1440                          |     4|
|311   |        \phy_lane[10].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_432                |    51|
|312   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1432               |     7|
|313   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1439                          |     7|
|314   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1433               |     4|
|315   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1438                          |     4|
|316   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1434               |     4|
|317   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1437                          |     4|
|318   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1435               |     4|
|319   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1436                          |     4|
|320   |        \phy_lane[10].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_433                         |   139|
|321   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1406                               |    16|
|322   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1430                          |     6|
|323   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1431                          |    10|
|324   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1407               |    24|
|325   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1424                          |     4|
|326   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1425                          |     4|
|327   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1426                          |     4|
|328   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1427                          |     4|
|329   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1428                          |     4|
|330   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1429                          |     4|
|331   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1408               |    12|
|332   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1421                          |     4|
|333   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1422                          |     4|
|334   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1423                          |     4|
|335   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1409               |    24|
|336   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1415                          |     4|
|337   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1416                          |     4|
|338   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1417                          |     4|
|339   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1418                          |     4|
|340   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1419                          |     4|
|341   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1420                          |     4|
|342   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1410               |    16|
|343   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1411                          |     4|
|344   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1412                          |     4|
|345   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1413                          |     4|
|346   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1414                          |     4|
|347   |        \phy_lane[10].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_434                         |   168|
|348   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1391               |    31|
|349   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1400                          |     5|
|350   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1401                          |     6|
|351   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1402                          |     5|
|352   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1403                          |     5|
|353   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1404                          |     5|
|354   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1405                          |     5|
|355   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1392                               |    14|
|356   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1398                          |     7|
|357   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1399                          |     7|
|358   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1393               |    16|
|359   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1394                          |     4|
|360   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1395                          |     4|
|361   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1396                          |     4|
|362   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1397                          |     4|
|363   |        \phy_lane[10].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_435           |    37|
|364   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1387               |     5|
|365   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1390                          |     5|
|366   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1388               |     6|
|367   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1389                          |     6|
|368   |        \phy_lane[10].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_436                |     4|
|369   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1386                          |     4|
|370   |        \phy_lane[11].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_437                |    51|
|371   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1378               |     7|
|372   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1385                          |     7|
|373   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1379               |     4|
|374   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1384                          |     4|
|375   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1380               |     4|
|376   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1383                          |     4|
|377   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1381               |     4|
|378   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1382                          |     4|
|379   |        \phy_lane[11].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_438                         |   139|
|380   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1352                               |    16|
|381   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1376                          |     6|
|382   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1377                          |    10|
|383   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1353               |    24|
|384   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1370                          |     4|
|385   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1371                          |     4|
|386   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1372                          |     4|
|387   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1373                          |     4|
|388   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1374                          |     4|
|389   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1375                          |     4|
|390   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1354               |    12|
|391   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1367                          |     4|
|392   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1368                          |     4|
|393   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1369                          |     4|
|394   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1355               |    24|
|395   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1361                          |     4|
|396   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1362                          |     4|
|397   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1363                          |     4|
|398   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1364                          |     4|
|399   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1365                          |     4|
|400   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1366                          |     4|
|401   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1356               |    16|
|402   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1357                          |     4|
|403   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1358                          |     4|
|404   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1359                          |     4|
|405   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1360                          |     4|
|406   |        \phy_lane[11].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_439                         |   168|
|407   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1337               |    31|
|408   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1346                          |     5|
|409   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1347                          |     6|
|410   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1348                          |     5|
|411   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1349                          |     5|
|412   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1350                          |     5|
|413   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1351                          |     5|
|414   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1338                               |    14|
|415   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1344                          |     7|
|416   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1345                          |     7|
|417   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1339               |    16|
|418   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1340                          |     4|
|419   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1341                          |     4|
|420   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1342                          |     4|
|421   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1343                          |     4|
|422   |        \phy_lane[11].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_440           |    37|
|423   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1333               |     5|
|424   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1336                          |     5|
|425   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1334               |     6|
|426   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1335                          |     6|
|427   |        \phy_lane[11].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_441                |     4|
|428   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1332                          |     4|
|429   |        \phy_lane[12].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_442                |    51|
|430   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1324               |     7|
|431   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1331                          |     7|
|432   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1325               |     4|
|433   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1330                          |     4|
|434   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1326               |     4|
|435   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1329                          |     4|
|436   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1327               |     4|
|437   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1328                          |     4|
|438   |        \phy_lane[12].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_443                         |   139|
|439   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1298                               |    16|
|440   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1322                          |     6|
|441   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1323                          |    10|
|442   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1299               |    24|
|443   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1316                          |     4|
|444   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1317                          |     4|
|445   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1318                          |     4|
|446   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1319                          |     4|
|447   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1320                          |     4|
|448   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1321                          |     4|
|449   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1300               |    12|
|450   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1313                          |     4|
|451   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1314                          |     4|
|452   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1315                          |     4|
|453   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1301               |    24|
|454   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1307                          |     4|
|455   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1308                          |     4|
|456   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1309                          |     4|
|457   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1310                          |     4|
|458   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1311                          |     4|
|459   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1312                          |     4|
|460   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1302               |    16|
|461   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1303                          |     4|
|462   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1304                          |     4|
|463   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1305                          |     4|
|464   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1306                          |     4|
|465   |        \phy_lane[12].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_444                         |   168|
|466   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1283               |    31|
|467   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1292                          |     5|
|468   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1293                          |     6|
|469   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1294                          |     5|
|470   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1295                          |     5|
|471   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1296                          |     5|
|472   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1297                          |     5|
|473   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1284                               |    14|
|474   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1290                          |     7|
|475   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1291                          |     7|
|476   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1285               |    16|
|477   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1286                          |     4|
|478   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1287                          |     4|
|479   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1288                          |     4|
|480   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1289                          |     4|
|481   |        \phy_lane[12].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_445           |    37|
|482   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1279               |     5|
|483   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1282                          |     5|
|484   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1280               |     6|
|485   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1281                          |     6|
|486   |        \phy_lane[12].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_446                |     4|
|487   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1278                          |     4|
|488   |        \phy_lane[13].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_447                |    51|
|489   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1270               |     7|
|490   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1277                          |     7|
|491   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1271               |     4|
|492   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1276                          |     4|
|493   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1272               |     4|
|494   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1275                          |     4|
|495   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1273               |     4|
|496   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1274                          |     4|
|497   |        \phy_lane[13].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_448                         |   139|
|498   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1244                               |    16|
|499   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1268                          |     6|
|500   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1269                          |    10|
|501   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1245               |    24|
|502   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1262                          |     4|
|503   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1263                          |     4|
|504   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1264                          |     4|
|505   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1265                          |     4|
|506   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1266                          |     4|
|507   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1267                          |     4|
|508   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1246               |    12|
|509   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1259                          |     4|
|510   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1260                          |     4|
|511   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1261                          |     4|
|512   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1247               |    24|
|513   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1253                          |     4|
|514   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1254                          |     4|
|515   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1255                          |     4|
|516   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1256                          |     4|
|517   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1257                          |     4|
|518   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1258                          |     4|
|519   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1248               |    16|
|520   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1249                          |     4|
|521   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1250                          |     4|
|522   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1251                          |     4|
|523   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1252                          |     4|
|524   |        \phy_lane[13].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_449                         |   168|
|525   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1229               |    31|
|526   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1238                          |     5|
|527   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1239                          |     6|
|528   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1240                          |     5|
|529   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1241                          |     5|
|530   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1242                          |     5|
|531   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1243                          |     5|
|532   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1230                               |    14|
|533   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1236                          |     7|
|534   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1237                          |     7|
|535   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1231               |    16|
|536   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1232                          |     4|
|537   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1233                          |     4|
|538   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1234                          |     4|
|539   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1235                          |     4|
|540   |        \phy_lane[13].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_450           |    37|
|541   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1225               |     5|
|542   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1228                          |     5|
|543   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1226               |     6|
|544   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1227                          |     6|
|545   |        \phy_lane[13].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_451                |     4|
|546   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1224                          |     4|
|547   |        \phy_lane[14].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_452                |    51|
|548   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1216               |     7|
|549   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1223                          |     7|
|550   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1217               |     4|
|551   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1222                          |     4|
|552   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1218               |     4|
|553   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1221                          |     4|
|554   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1219               |     4|
|555   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1220                          |     4|
|556   |        \phy_lane[14].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_453                         |   139|
|557   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1190                               |    16|
|558   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1214                          |     6|
|559   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1215                          |    10|
|560   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1191               |    24|
|561   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1208                          |     4|
|562   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1209                          |     4|
|563   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1210                          |     4|
|564   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1211                          |     4|
|565   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1212                          |     4|
|566   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1213                          |     4|
|567   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1192               |    12|
|568   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1205                          |     4|
|569   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1206                          |     4|
|570   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1207                          |     4|
|571   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1193               |    24|
|572   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1199                          |     4|
|573   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1200                          |     4|
|574   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1201                          |     4|
|575   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1202                          |     4|
|576   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1203                          |     4|
|577   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1204                          |     4|
|578   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1194               |    16|
|579   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1195                          |     4|
|580   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1196                          |     4|
|581   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1197                          |     4|
|582   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1198                          |     4|
|583   |        \phy_lane[14].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_454                         |   168|
|584   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1175               |    31|
|585   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1184                          |     5|
|586   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1185                          |     6|
|587   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1186                          |     5|
|588   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1187                          |     5|
|589   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1188                          |     5|
|590   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1189                          |     5|
|591   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1176                               |    14|
|592   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1182                          |     7|
|593   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1183                          |     7|
|594   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1177               |    16|
|595   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1178                          |     4|
|596   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1179                          |     4|
|597   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1180                          |     4|
|598   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1181                          |     4|
|599   |        \phy_lane[14].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_455           |    37|
|600   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1171               |     5|
|601   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1174                          |     5|
|602   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1172               |     6|
|603   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1173                          |     6|
|604   |        \phy_lane[14].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_456                |     4|
|605   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1170                          |     4|
|606   |        \phy_lane[15].cdr_ctrl_on_eidle_i                                                                                                      |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_457                |    51|
|607   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1162               |     7|
|608   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1169                          |     7|
|609   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1163               |     4|
|610   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1168                          |     4|
|611   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1164               |     4|
|612   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1167                          |     4|
|613   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1165               |     4|
|614   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1166                          |     4|
|615   |        \phy_lane[15].phy_rxeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_rxeq_458                         |   139|
|616   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1136                               |    16|
|617   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1160                          |     6|
|618   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1161                          |    10|
|619   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1137               |    24|
|620   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1154                          |     4|
|621   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1155                          |     4|
|622   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1156                          |     4|
|623   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1157                          |     4|
|624   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1158                          |     4|
|625   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1159                          |     4|
|626   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1138               |    12|
|627   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1151                          |     4|
|628   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1152                          |     4|
|629   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1153                          |     4|
|630   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1139               |    24|
|631   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1145                          |     4|
|632   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1146                          |     4|
|633   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1147                          |     4|
|634   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1148                          |     4|
|635   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1149                          |     4|
|636   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1150                          |     4|
|637   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1140               |    16|
|638   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1141                          |     4|
|639   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1142                          |     4|
|640   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1143                          |     4|
|641   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1144                          |     4|
|642   |        \phy_lane[15].phy_txeq_i                                                                                                               |pcie4_uscale_plus_0_gt_phy_txeq_459                         |   168|
|643   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1121               |    31|
|644   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1130                          |     5|
|645   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1131                          |     6|
|646   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1132                          |     5|
|647   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1133                          |     5|
|648   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1134                          |     5|
|649   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1135                          |     5|
|650   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1122                               |    14|
|651   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1128                          |     7|
|652   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1129                          |     7|
|653   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1123               |    16|
|654   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1124                          |     4|
|655   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1125                          |     4|
|656   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1126                          |     4|
|657   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1127                          |     4|
|658   |        \phy_lane[15].receiver_detect_termination_i                                                                                            |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_460           |    37|
|659   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1117               |     5|
|660   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1120                          |     5|
|661   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1118               |     6|
|662   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1119                          |     6|
|663   |        \phy_lane[15].sync_cdrhold                                                                                                             |pcie4_uscale_plus_0_sync__parameterized3_461                |     4|
|664   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1116                          |     4|
|665   |        \phy_lane[1].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_462                |    51|
|666   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1108               |     7|
|667   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1115                          |     7|
|668   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1109               |     4|
|669   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1114                          |     4|
|670   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1110               |     4|
|671   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1113                          |     4|
|672   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1111               |     4|
|673   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1112                          |     4|
|674   |        \phy_lane[1].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_463                         |   139|
|675   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1082                               |    16|
|676   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1106                          |     6|
|677   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1107                          |    10|
|678   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1083               |    24|
|679   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1100                          |     4|
|680   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1101                          |     4|
|681   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1102                          |     4|
|682   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1103                          |     4|
|683   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1104                          |     4|
|684   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1105                          |     4|
|685   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1084               |    12|
|686   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1097                          |     4|
|687   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1098                          |     4|
|688   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1099                          |     4|
|689   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1085               |    24|
|690   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1091                          |     4|
|691   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1092                          |     4|
|692   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1093                          |     4|
|693   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1094                          |     4|
|694   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1095                          |     4|
|695   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1096                          |     4|
|696   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1086               |    16|
|697   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1087                          |     4|
|698   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1088                          |     4|
|699   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1089                          |     4|
|700   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1090                          |     4|
|701   |        \phy_lane[1].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_464                         |   168|
|702   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1067               |    31|
|703   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1076                          |     5|
|704   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1077                          |     6|
|705   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1078                          |     5|
|706   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1079                          |     5|
|707   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1080                          |     5|
|708   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1081                          |     5|
|709   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1068                               |    14|
|710   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1074                          |     7|
|711   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1075                          |     7|
|712   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1069               |    16|
|713   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1070                          |     4|
|714   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1071                          |     4|
|715   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1072                          |     4|
|716   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1073                          |     4|
|717   |        \phy_lane[1].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_465           |    37|
|718   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1063               |     5|
|719   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1066                          |     5|
|720   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1064               |     6|
|721   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1065                          |     6|
|722   |        \phy_lane[1].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_466                |     4|
|723   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1062                          |     4|
|724   |        \phy_lane[2].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_467                |    51|
|725   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1054               |     7|
|726   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1061                          |     7|
|727   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1055               |     4|
|728   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1060                          |     4|
|729   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1056               |     4|
|730   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1059                          |     4|
|731   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1057               |     4|
|732   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1058                          |     4|
|733   |        \phy_lane[2].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_468                         |   139|
|734   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1028                               |    16|
|735   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1052                          |     6|
|736   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1053                          |    10|
|737   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_1029               |    24|
|738   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1046                          |     4|
|739   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1047                          |     4|
|740   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1048                          |     4|
|741   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1049                          |     4|
|742   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1050                          |     4|
|743   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1051                          |     4|
|744   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_1030               |    12|
|745   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1043                          |     4|
|746   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1044                          |     4|
|747   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1045                          |     4|
|748   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_1031               |    24|
|749   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1037                          |     4|
|750   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1038                          |     4|
|751   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1039                          |     4|
|752   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1040                          |     4|
|753   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1041                          |     4|
|754   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1042                          |     4|
|755   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_1032               |    16|
|756   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1033                          |     4|
|757   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1034                          |     4|
|758   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1035                          |     4|
|759   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1036                          |     4|
|760   |        \phy_lane[2].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_469                         |   168|
|761   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_1013               |    31|
|762   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1022                          |     5|
|763   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1023                          |     6|
|764   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1024                          |     5|
|765   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1025                          |     5|
|766   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1026                          |     5|
|767   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1027                          |     5|
|768   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_1014                               |    14|
|769   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1020                          |     7|
|770   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1021                          |     7|
|771   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_1015               |    16|
|772   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1016                          |     4|
|773   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1017                          |     4|
|774   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1018                          |     4|
|775   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1019                          |     4|
|776   |        \phy_lane[2].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_470           |    37|
|777   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1009               |     5|
|778   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1012                          |     5|
|779   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1010               |     6|
|780   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1011                          |     6|
|781   |        \phy_lane[2].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_471                |     4|
|782   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_1008                          |     4|
|783   |        \phy_lane[3].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_472                |    51|
|784   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_1000               |     7|
|785   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1007                          |     7|
|786   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_1001               |     4|
|787   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1006                          |     4|
|788   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_1002               |     4|
|789   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1005                          |     4|
|790   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_1003               |     4|
|791   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_1004                          |     4|
|792   |        \phy_lane[3].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_473                         |   139|
|793   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_974                                |    16|
|794   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_998                           |     6|
|795   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_999                           |    10|
|796   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_975                |    24|
|797   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_992                           |     4|
|798   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_993                           |     4|
|799   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_994                           |     4|
|800   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_995                           |     4|
|801   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_996                           |     4|
|802   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_997                           |     4|
|803   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_976                |    12|
|804   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_989                           |     4|
|805   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_990                           |     4|
|806   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_991                           |     4|
|807   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_977                |    24|
|808   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_983                           |     4|
|809   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_984                           |     4|
|810   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_985                           |     4|
|811   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_986                           |     4|
|812   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_987                           |     4|
|813   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_988                           |     4|
|814   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_978                |    16|
|815   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_979                           |     4|
|816   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_980                           |     4|
|817   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_981                           |     4|
|818   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_982                           |     4|
|819   |        \phy_lane[3].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_474                         |   168|
|820   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_959                |    31|
|821   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_968                           |     5|
|822   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_969                           |     6|
|823   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_970                           |     5|
|824   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_971                           |     5|
|825   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_972                           |     5|
|826   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_973                           |     5|
|827   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_960                                |    14|
|828   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_966                           |     7|
|829   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_967                           |     7|
|830   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_961                |    16|
|831   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_962                           |     4|
|832   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_963                           |     4|
|833   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_964                           |     4|
|834   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_965                           |     4|
|835   |        \phy_lane[3].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_475           |    37|
|836   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_955                |     5|
|837   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_958                           |     5|
|838   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_956                |     6|
|839   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_957                           |     6|
|840   |        \phy_lane[3].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_476                |     4|
|841   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_954                           |     4|
|842   |        \phy_lane[4].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_477                |    51|
|843   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_946                |     7|
|844   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_953                           |     7|
|845   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_947                |     4|
|846   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_952                           |     4|
|847   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_948                |     4|
|848   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_951                           |     4|
|849   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_949                |     4|
|850   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_950                           |     4|
|851   |        \phy_lane[4].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_478                         |   139|
|852   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_920                                |    16|
|853   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_944                           |     6|
|854   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_945                           |    10|
|855   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_921                |    24|
|856   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_938                           |     4|
|857   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_939                           |     4|
|858   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_940                           |     4|
|859   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_941                           |     4|
|860   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_942                           |     4|
|861   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_943                           |     4|
|862   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_922                |    12|
|863   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_935                           |     4|
|864   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_936                           |     4|
|865   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_937                           |     4|
|866   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_923                |    24|
|867   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_929                           |     4|
|868   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_930                           |     4|
|869   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_931                           |     4|
|870   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_932                           |     4|
|871   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_933                           |     4|
|872   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_934                           |     4|
|873   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_924                |    16|
|874   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_925                           |     4|
|875   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_926                           |     4|
|876   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_927                           |     4|
|877   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_928                           |     4|
|878   |        \phy_lane[4].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_479                         |   168|
|879   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_905                |    31|
|880   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_914                           |     5|
|881   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_915                           |     6|
|882   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_916                           |     5|
|883   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_917                           |     5|
|884   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_918                           |     5|
|885   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_919                           |     5|
|886   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_906                                |    14|
|887   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_912                           |     7|
|888   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_913                           |     7|
|889   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_907                |    16|
|890   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_908                           |     4|
|891   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_909                           |     4|
|892   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_910                           |     4|
|893   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_911                           |     4|
|894   |        \phy_lane[4].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_480           |    37|
|895   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_901                |     5|
|896   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_904                           |     5|
|897   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_902                |     6|
|898   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_903                           |     6|
|899   |        \phy_lane[4].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_481                |     4|
|900   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_900                           |     4|
|901   |        \phy_lane[5].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_482                |    51|
|902   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_892                |     7|
|903   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_899                           |     7|
|904   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_893                |     4|
|905   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_898                           |     4|
|906   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_894                |     4|
|907   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_897                           |     4|
|908   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_895                |     4|
|909   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_896                           |     4|
|910   |        \phy_lane[5].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_483                         |   139|
|911   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_866                                |    16|
|912   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_890                           |     6|
|913   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_891                           |    10|
|914   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_867                |    24|
|915   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_884                           |     4|
|916   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_885                           |     4|
|917   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_886                           |     4|
|918   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_887                           |     4|
|919   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_888                           |     4|
|920   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_889                           |     4|
|921   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_868                |    12|
|922   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_881                           |     4|
|923   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_882                           |     4|
|924   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_883                           |     4|
|925   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_869                |    24|
|926   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_875                           |     4|
|927   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_876                           |     4|
|928   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_877                           |     4|
|929   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_878                           |     4|
|930   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_879                           |     4|
|931   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_880                           |     4|
|932   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_870                |    16|
|933   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_871                           |     4|
|934   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_872                           |     4|
|935   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_873                           |     4|
|936   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_874                           |     4|
|937   |        \phy_lane[5].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_484                         |   168|
|938   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_851                |    31|
|939   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_860                           |     5|
|940   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_861                           |     6|
|941   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_862                           |     5|
|942   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_863                           |     5|
|943   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_864                           |     5|
|944   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_865                           |     5|
|945   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_852                                |    14|
|946   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_858                           |     7|
|947   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_859                           |     7|
|948   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_853                |    16|
|949   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_854                           |     4|
|950   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_855                           |     4|
|951   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_856                           |     4|
|952   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_857                           |     4|
|953   |        \phy_lane[5].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_485           |    37|
|954   |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_847                |     5|
|955   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_850                           |     5|
|956   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_848                |     6|
|957   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_849                           |     6|
|958   |        \phy_lane[5].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_486                |     4|
|959   |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_846                           |     4|
|960   |        \phy_lane[6].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_487                |    51|
|961   |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_838                |     7|
|962   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_845                           |     7|
|963   |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_839                |     4|
|964   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_844                           |     4|
|965   |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_840                |     4|
|966   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_843                           |     4|
|967   |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_841                |     4|
|968   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_842                           |     4|
|969   |        \phy_lane[6].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_488                         |   139|
|970   |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_812                                |    16|
|971   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_836                           |     6|
|972   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_837                           |    10|
|973   |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_813                |    24|
|974   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_830                           |     4|
|975   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_831                           |     4|
|976   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_832                           |     4|
|977   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_833                           |     4|
|978   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_834                           |     4|
|979   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_835                           |     4|
|980   |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_814                |    12|
|981   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_827                           |     4|
|982   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_828                           |     4|
|983   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_829                           |     4|
|984   |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_815                |    24|
|985   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_821                           |     4|
|986   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_822                           |     4|
|987   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_823                           |     4|
|988   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_824                           |     4|
|989   |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_825                           |     4|
|990   |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_826                           |     4|
|991   |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_816                |    16|
|992   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_817                           |     4|
|993   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_818                           |     4|
|994   |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_819                           |     4|
|995   |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_820                           |     4|
|996   |        \phy_lane[6].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_489                         |   168|
|997   |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_797                |    31|
|998   |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_806                           |     5|
|999   |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_807                           |     6|
|1000  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_808                           |     5|
|1001  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_809                           |     5|
|1002  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_810                           |     5|
|1003  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_811                           |     5|
|1004  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_798                                |    14|
|1005  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_804                           |     7|
|1006  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_805                           |     7|
|1007  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_799                |    16|
|1008  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_800                           |     4|
|1009  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_801                           |     4|
|1010  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_802                           |     4|
|1011  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_803                           |     4|
|1012  |        \phy_lane[6].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_490           |    37|
|1013  |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_793                |     5|
|1014  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_796                           |     5|
|1015  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_794                |     6|
|1016  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_795                           |     6|
|1017  |        \phy_lane[6].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_491                |     4|
|1018  |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_792                           |     4|
|1019  |        \phy_lane[7].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_492                |    51|
|1020  |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_784                |     7|
|1021  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_791                           |     7|
|1022  |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_785                |     4|
|1023  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_790                           |     4|
|1024  |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_786                |     4|
|1025  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_789                           |     4|
|1026  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_787                |     4|
|1027  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_788                           |     4|
|1028  |        \phy_lane[7].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_493                         |   139|
|1029  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_758                                |    16|
|1030  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_782                           |     6|
|1031  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_783                           |    10|
|1032  |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_759                |    24|
|1033  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_776                           |     4|
|1034  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_777                           |     4|
|1035  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_778                           |     4|
|1036  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_779                           |     4|
|1037  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_780                           |     4|
|1038  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_781                           |     4|
|1039  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_760                |    12|
|1040  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_773                           |     4|
|1041  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_774                           |     4|
|1042  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_775                           |     4|
|1043  |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_761                |    24|
|1044  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_767                           |     4|
|1045  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_768                           |     4|
|1046  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_769                           |     4|
|1047  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_770                           |     4|
|1048  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_771                           |     4|
|1049  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_772                           |     4|
|1050  |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_762                |    16|
|1051  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_763                           |     4|
|1052  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_764                           |     4|
|1053  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_765                           |     4|
|1054  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_766                           |     4|
|1055  |        \phy_lane[7].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_494                         |   168|
|1056  |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_743                |    31|
|1057  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_752                           |     5|
|1058  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_753                           |     6|
|1059  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_754                           |     5|
|1060  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_755                           |     5|
|1061  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_756                           |     5|
|1062  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_757                           |     5|
|1063  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_744                                |    14|
|1064  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_750                           |     7|
|1065  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_751                           |     7|
|1066  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_745                |    16|
|1067  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_746                           |     4|
|1068  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_747                           |     4|
|1069  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_748                           |     4|
|1070  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_749                           |     4|
|1071  |        \phy_lane[7].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_495           |    37|
|1072  |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_739                |     5|
|1073  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_742                           |     5|
|1074  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_740                |     6|
|1075  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_741                           |     6|
|1076  |        \phy_lane[7].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_496                |     4|
|1077  |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_738                           |     4|
|1078  |        \phy_lane[8].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_497                |    51|
|1079  |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_730                |     7|
|1080  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_737                           |     7|
|1081  |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_731                |     4|
|1082  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_736                           |     4|
|1083  |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_732                |     4|
|1084  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_735                           |     4|
|1085  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_733                |     4|
|1086  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_734                           |     4|
|1087  |        \phy_lane[8].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_498                         |   139|
|1088  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_704                                |    16|
|1089  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_728                           |     6|
|1090  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_729                           |    10|
|1091  |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_705                |    24|
|1092  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_722                           |     4|
|1093  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_723                           |     4|
|1094  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_724                           |     4|
|1095  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_725                           |     4|
|1096  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_726                           |     4|
|1097  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_727                           |     4|
|1098  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2_706                |    12|
|1099  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_719                           |     4|
|1100  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_720                           |     4|
|1101  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_721                           |     4|
|1102  |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_707                |    24|
|1103  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_713                           |     4|
|1104  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_714                           |     4|
|1105  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_715                           |     4|
|1106  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_716                           |     4|
|1107  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_717                           |     4|
|1108  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_718                           |     4|
|1109  |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_708                |    16|
|1110  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_709                           |     4|
|1111  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_710                           |     4|
|1112  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_711                           |     4|
|1113  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_712                           |     4|
|1114  |        \phy_lane[8].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_499                         |   168|
|1115  |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1_689                |    31|
|1116  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_698                           |     5|
|1117  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_699                           |     6|
|1118  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_700                           |     5|
|1119  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_701                           |     5|
|1120  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_702                           |     5|
|1121  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_703                           |     5|
|1122  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_690                                |    14|
|1123  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_696                           |     7|
|1124  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_697                           |     7|
|1125  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_691                |    16|
|1126  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_692                           |     4|
|1127  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_693                           |     4|
|1128  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_694                           |     4|
|1129  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_695                           |     4|
|1130  |        \phy_lane[8].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_500           |    37|
|1131  |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_685                |     5|
|1132  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_688                           |     5|
|1133  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_686                |     6|
|1134  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_687                           |     6|
|1135  |        \phy_lane[8].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_501                |     4|
|1136  |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_684                           |     4|
|1137  |        \phy_lane[9].cdr_ctrl_on_eidle_i                                                                                                       |pcie4_uscale_plus_0_gt_cdr_ctrl_on_eidle_502                |    51|
|1138  |          sync_gen34                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized3_676                |     7|
|1139  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_683                           |     7|
|1140  |          sync_gen34_eios_det                                                                                                                  |pcie4_uscale_plus_0_sync__parameterized3_677                |     4|
|1141  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_682                           |     4|
|1142  |          sync_rxcdrreset_in                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_678                |     4|
|1143  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_681                           |     4|
|1144  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_679                |     4|
|1145  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_680                           |     4|
|1146  |        \phy_lane[9].phy_rxeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_rxeq_503                         |   139|
|1147  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync_651                                |    16|
|1148  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_674                           |     6|
|1149  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_675                           |    10|
|1150  |          sync_lffs                                                                                                                            |pcie4_uscale_plus_0_sync__parameterized1_652                |    24|
|1151  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_668                           |     4|
|1152  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_669                           |     4|
|1153  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_670                           |     4|
|1154  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_671                           |     4|
|1155  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_672                           |     4|
|1156  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_673                           |     4|
|1157  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized2                    |    12|
|1158  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_665                           |     4|
|1159  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_666                           |     4|
|1160  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_667                           |     4|
|1161  |          sync_txcoeff                                                                                                                         |pcie4_uscale_plus_0_sync__parameterized1_653                |    24|
|1162  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_659                           |     4|
|1163  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_660                           |     4|
|1164  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_661                           |     4|
|1165  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_662                           |     4|
|1166  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_663                           |     4|
|1167  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_664                           |     4|
|1168  |          sync_txpreset                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized0_654                |    16|
|1169  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_655                           |     4|
|1170  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_656                           |     4|
|1171  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_657                           |     4|
|1172  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_658                           |     4|
|1173  |        \phy_lane[9].phy_txeq_i                                                                                                                |pcie4_uscale_plus_0_gt_phy_txeq_504                         |   168|
|1174  |          sync_coeff                                                                                                                           |pcie4_uscale_plus_0_sync__parameterized1                    |    31|
|1175  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_645                           |     5|
|1176  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_646                           |     6|
|1177  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_647                           |     5|
|1178  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_648                           |     5|
|1179  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_649                           |     5|
|1180  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_650                           |     5|
|1181  |          sync_ctrl                                                                                                                            |pcie4_uscale_plus_0_sync                                    |    14|
|1182  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_643                           |     7|
|1183  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_644                           |     7|
|1184  |          sync_preset                                                                                                                          |pcie4_uscale_plus_0_sync__parameterized0_638                |    16|
|1185  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_639                           |     4|
|1186  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_640                           |     4|
|1187  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_641                           |     4|
|1188  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_642                           |     4|
|1189  |        \phy_lane[9].receiver_detect_termination_i                                                                                             |pcie4_uscale_plus_0_gt_receiver_detect_rxterm_505           |    37|
|1190  |          sync_mac_in_detect                                                                                                                   |pcie4_uscale_plus_0_sync__parameterized3_634                |     5|
|1191  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_637                           |     5|
|1192  |          sync_rxelecidle                                                                                                                      |pcie4_uscale_plus_0_sync__parameterized3_635                |     6|
|1193  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_636                           |     6|
|1194  |        \phy_lane[9].sync_cdrhold                                                                                                              |pcie4_uscale_plus_0_sync__parameterized3_506                |     4|
|1195  |          \sync_vec[0].sync_cell_i                                                                                                             |pcie4_uscale_plus_0_sync_cell_633                           |     4|
|1196  |        phy_rst_i                                                                                                                              |pcie4_uscale_plus_0_gt_phy_rst                              |   638|
|1197  |          sync_cplllock                                                                                                                        |pcie4_uscale_plus_0_sync__parameterized4                    |    65|
|1198  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_617                           |     5|
|1199  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_618                           |     4|
|1200  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_619                           |     4|
|1201  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_620                           |     4|
|1202  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_621                           |     4|
|1203  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_622                           |     4|
|1204  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_623                           |     4|
|1205  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_624                           |     4|
|1206  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_625                           |     4|
|1207  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_626                           |     4|
|1208  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_627                           |     4|
|1209  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_628                           |     4|
|1210  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_629                           |     4|
|1211  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_630                           |     4|
|1212  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_631                           |     4|
|1213  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_632                           |     4|
|1214  |          sync_gtpowergood                                                                                                                     |pcie4_uscale_plus_0_sync__parameterized4_507                |    64|
|1215  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_601                           |     4|
|1216  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_602                           |     4|
|1217  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_603                           |     4|
|1218  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_604                           |     4|
|1219  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_605                           |     4|
|1220  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_606                           |     4|
|1221  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_607                           |     4|
|1222  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_608                           |     4|
|1223  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_609                           |     4|
|1224  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_610                           |     4|
|1225  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_611                           |     4|
|1226  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_612                           |     4|
|1227  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_613                           |     4|
|1228  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_614                           |     4|
|1229  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_615                           |     4|
|1230  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_616                           |     4|
|1231  |          sync_phystatus                                                                                                                       |pcie4_uscale_plus_0_sync__parameterized4_508                |    73|
|1232  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_585                           |     4|
|1233  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_586                           |     4|
|1234  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_587                           |     4|
|1235  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_588                           |     4|
|1236  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_589                           |     5|
|1237  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_590                           |     4|
|1238  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_591                           |     4|
|1239  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_592                           |     5|
|1240  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_593                           |     4|
|1241  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_594                           |     4|
|1242  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_595                           |     4|
|1243  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_596                           |    10|
|1244  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_597                           |     4|
|1245  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_598                           |     4|
|1246  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_599                           |     4|
|1247  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_600                           |     5|
|1248  |          sync_qpll0lock                                                                                                                       |pcie4_uscale_plus_0_sync__parameterized0                    |    16|
|1249  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_581                           |     4|
|1250  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_582                           |     4|
|1251  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_583                           |     4|
|1252  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_584                           |     4|
|1253  |          sync_qpll1lock                                                                                                                       |pcie4_uscale_plus_0_sync__parameterized0_509                |    21|
|1254  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_577                           |     4|
|1255  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_578                           |     6|
|1256  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_579                           |     7|
|1257  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_580                           |     4|
|1258  |          sync_rxresetdone                                                                                                                     |pcie4_uscale_plus_0_sync__parameterized4_510                |    71|
|1259  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_561                           |     4|
|1260  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_562                           |     5|
|1261  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_563                           |     4|
|1262  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_564                           |     4|
|1263  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_565                           |     5|
|1264  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_566                           |     4|
|1265  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_567                           |     4|
|1266  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_568                           |     5|
|1267  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_569                           |     5|
|1268  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_570                           |     4|
|1269  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_571                           |     4|
|1270  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_572                           |     6|
|1271  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_573                           |     4|
|1272  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_574                           |     4|
|1273  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_575                           |     4|
|1274  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_576                           |     5|
|1275  |          sync_txprogdivresetdone                                                                                                              |pcie4_uscale_plus_0_sync__parameterized4_511                |    73|
|1276  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_545                           |     4|
|1277  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_546                           |     4|
|1278  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_547                           |     4|
|1279  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_548                           |     4|
|1280  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_549                           |     5|
|1281  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_550                           |     4|
|1282  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_551                           |     4|
|1283  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_552                           |     5|
|1284  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_553                           |     4|
|1285  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_554                           |     4|
|1286  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_555                           |     4|
|1287  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_556                           |    10|
|1288  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_557                           |     4|
|1289  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_558                           |     4|
|1290  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_559                           |     4|
|1291  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_560                           |     5|
|1292  |          sync_txresetdone                                                                                                                     |pcie4_uscale_plus_0_sync__parameterized4_512                |    72|
|1293  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_529                           |     4|
|1294  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_530                           |     9|
|1295  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_531                           |     4|
|1296  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_532                           |     4|
|1297  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_533                           |     5|
|1298  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_534                           |     4|
|1299  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_535                           |     4|
|1300  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_536                           |     4|
|1301  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_537                           |     5|
|1302  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_538                           |     4|
|1303  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_539                           |     4|
|1304  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_540                           |     5|
|1305  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_541                           |     4|
|1306  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_542                           |     4|
|1307  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_543                           |     4|
|1308  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_544                           |     4|
|1309  |          sync_txsync_done                                                                                                                     |pcie4_uscale_plus_0_sync__parameterized4_513                |    72|
|1310  |            \sync_vec[0].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell                               |     4|
|1311  |            \sync_vec[10].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_514                           |     4|
|1312  |            \sync_vec[11].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_515                           |     4|
|1313  |            \sync_vec[12].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_516                           |     4|
|1314  |            \sync_vec[13].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_517                           |     5|
|1315  |            \sync_vec[14].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_518                           |     4|
|1316  |            \sync_vec[15].sync_cell_i                                                                                                          |pcie4_uscale_plus_0_sync_cell_519                           |     4|
|1317  |            \sync_vec[1].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_520                           |     5|
|1318  |            \sync_vec[2].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_521                           |     4|
|1319  |            \sync_vec[3].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_522                           |     4|
|1320  |            \sync_vec[4].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_523                           |     4|
|1321  |            \sync_vec[5].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_524                           |     8|
|1322  |            \sync_vec[6].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_525                           |     4|
|1323  |            \sync_vec[7].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_526                           |     4|
|1324  |            \sync_vec[8].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_527                           |     4|
|1325  |            \sync_vec[9].sync_cell_i                                                                                                           |pcie4_uscale_plus_0_sync_cell_528                           |     6|
|1326  |      phy_pipeline                                                                                                                             |pcie4_uscale_plus_0_phy_pipeline                            |  2449|
|1327  |        as_cdr_hold_req_chain                                                                                                                  |pcie4_uscale_plus_0_phy_ff_chain__parameterized1            |     2|
|1328  |        as_mac_in_detect_chain                                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain__parameterized2            |     1|
|1329  |        \per_lane_ff_chain[0].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3            |    16|
|1330  |        \per_lane_ff_chain[0].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain                            |    96|
|1331  |        \per_lane_ff_chain[0].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_2          |     1|
|1332  |        \per_lane_ff_chain[0].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0            |     2|
|1333  |        \per_lane_ff_chain[0].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_3          |     1|
|1334  |        \per_lane_ff_chain[0].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_4          |     1|
|1335  |        \per_lane_ff_chain[0].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_5          |     2|
|1336  |        \per_lane_ff_chain[0].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_6          |     1|
|1337  |        \per_lane_ff_chain[0].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7            |     1|
|1338  |        \per_lane_ff_chain[0].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_7          |     1|
|1339  |        \per_lane_ff_chain[0].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_8          |     1|
|1340  |        \per_lane_ff_chain[0].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_9          |     4|
|1341  |        \per_lane_ff_chain[0].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4            |     3|
|1342  |        \per_lane_ff_chain[0].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_10         |     2|
|1343  |        \per_lane_ff_chain[0].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_11         |     1|
|1344  |        \per_lane_ff_chain[0].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_12         |     1|
|1345  |        \per_lane_ff_chain[0].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_13                         |    32|
|1346  |        \per_lane_ff_chain[0].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_14         |     1|
|1347  |        \per_lane_ff_chain[0].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_15         |     2|
|1348  |        \per_lane_ff_chain[0].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_16         |     1|
|1349  |        \per_lane_ff_chain[0].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6            |     2|
|1350  |        \per_lane_ff_chain[0].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_17         |     2|
|1351  |        \per_lane_ff_chain[0].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_18         |     1|
|1352  |        \per_lane_ff_chain[0].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_19         |    16|
|1353  |        \per_lane_ff_chain[0].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5            |     4|
|1354  |        \per_lane_ff_chain[0].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_20         |     1|
|1355  |        \per_lane_ff_chain[0].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_21         |     2|
|1356  |        \per_lane_ff_chain[10].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_22         |     1|
|1357  |        \per_lane_ff_chain[10].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_23                         |    32|
|1358  |        \per_lane_ff_chain[10].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_24         |     1|
|1359  |        \per_lane_ff_chain[10].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_25         |     2|
|1360  |        \per_lane_ff_chain[10].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_26         |     1|
|1361  |        \per_lane_ff_chain[10].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_27         |     1|
|1362  |        \per_lane_ff_chain[10].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_28         |     2|
|1363  |        \per_lane_ff_chain[10].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_29         |     1|
|1364  |        \per_lane_ff_chain[10].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_30         |     1|
|1365  |        \per_lane_ff_chain[10].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_31         |     1|
|1366  |        \per_lane_ff_chain[10].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_32         |     1|
|1367  |        \per_lane_ff_chain[10].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_33         |     4|
|1368  |        \per_lane_ff_chain[10].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_34         |     3|
|1369  |        \per_lane_ff_chain[10].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_35         |     2|
|1370  |        \per_lane_ff_chain[10].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_36         |     1|
|1371  |        \per_lane_ff_chain[10].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_37         |     1|
|1372  |        \per_lane_ff_chain[10].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_38                         |    32|
|1373  |        \per_lane_ff_chain[10].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_39         |     1|
|1374  |        \per_lane_ff_chain[10].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_40         |     2|
|1375  |        \per_lane_ff_chain[10].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_41         |     1|
|1376  |        \per_lane_ff_chain[10].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_42         |     2|
|1377  |        \per_lane_ff_chain[10].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_43         |     2|
|1378  |        \per_lane_ff_chain[10].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_44         |     1|
|1379  |        \per_lane_ff_chain[10].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_45         |    16|
|1380  |        \per_lane_ff_chain[10].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_46         |     4|
|1381  |        \per_lane_ff_chain[10].phy_txstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_47         |     1|
|1382  |        \per_lane_ff_chain[10].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_48         |     2|
|1383  |        \per_lane_ff_chain[11].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_49         |     1|
|1384  |        \per_lane_ff_chain[11].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_50                         |    32|
|1385  |        \per_lane_ff_chain[11].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_51         |     1|
|1386  |        \per_lane_ff_chain[11].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_52         |     2|
|1387  |        \per_lane_ff_chain[11].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_53         |     1|
|1388  |        \per_lane_ff_chain[11].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_54         |     1|
|1389  |        \per_lane_ff_chain[11].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_55         |     2|
|1390  |        \per_lane_ff_chain[11].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_56         |     1|
|1391  |        \per_lane_ff_chain[11].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_57         |     1|
|1392  |        \per_lane_ff_chain[11].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_58         |     1|
|1393  |        \per_lane_ff_chain[11].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_59         |     1|
|1394  |        \per_lane_ff_chain[11].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_60         |     4|
|1395  |        \per_lane_ff_chain[11].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_61         |     3|
|1396  |        \per_lane_ff_chain[11].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_62         |     2|
|1397  |        \per_lane_ff_chain[11].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_63         |     1|
|1398  |        \per_lane_ff_chain[11].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_64         |     1|
|1399  |        \per_lane_ff_chain[11].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_65                         |    32|
|1400  |        \per_lane_ff_chain[11].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_66         |     1|
|1401  |        \per_lane_ff_chain[11].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_67         |     2|
|1402  |        \per_lane_ff_chain[11].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_68         |     1|
|1403  |        \per_lane_ff_chain[11].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_69         |     2|
|1404  |        \per_lane_ff_chain[11].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_70         |     2|
|1405  |        \per_lane_ff_chain[11].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_71         |     1|
|1406  |        \per_lane_ff_chain[11].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_72         |    16|
|1407  |        \per_lane_ff_chain[11].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_73         |     4|
|1408  |        \per_lane_ff_chain[11].phy_txstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_74         |     1|
|1409  |        \per_lane_ff_chain[11].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_75         |     2|
|1410  |        \per_lane_ff_chain[12].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_76         |     1|
|1411  |        \per_lane_ff_chain[12].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_77                         |    32|
|1412  |        \per_lane_ff_chain[12].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_78         |     1|
|1413  |        \per_lane_ff_chain[12].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_79         |     2|
|1414  |        \per_lane_ff_chain[12].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_80         |     1|
|1415  |        \per_lane_ff_chain[12].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_81         |     1|
|1416  |        \per_lane_ff_chain[12].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_82         |     2|
|1417  |        \per_lane_ff_chain[12].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_83         |     1|
|1418  |        \per_lane_ff_chain[12].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_84         |     1|
|1419  |        \per_lane_ff_chain[12].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_85         |     1|
|1420  |        \per_lane_ff_chain[12].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_86         |     1|
|1421  |        \per_lane_ff_chain[12].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_87         |     4|
|1422  |        \per_lane_ff_chain[12].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_88         |     3|
|1423  |        \per_lane_ff_chain[12].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_89         |     2|
|1424  |        \per_lane_ff_chain[12].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_90         |     1|
|1425  |        \per_lane_ff_chain[12].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_91         |     1|
|1426  |        \per_lane_ff_chain[12].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_92                         |    32|
|1427  |        \per_lane_ff_chain[12].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_93         |     1|
|1428  |        \per_lane_ff_chain[12].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_94         |     2|
|1429  |        \per_lane_ff_chain[12].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_95         |     1|
|1430  |        \per_lane_ff_chain[12].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_96         |     2|
|1431  |        \per_lane_ff_chain[12].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_97         |     2|
|1432  |        \per_lane_ff_chain[12].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_98         |     1|
|1433  |        \per_lane_ff_chain[12].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_99         |    16|
|1434  |        \per_lane_ff_chain[12].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_100        |     4|
|1435  |        \per_lane_ff_chain[12].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_101        |     2|
|1436  |        \per_lane_ff_chain[13].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_102        |     1|
|1437  |        \per_lane_ff_chain[13].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_103                        |    32|
|1438  |        \per_lane_ff_chain[13].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_104        |     1|
|1439  |        \per_lane_ff_chain[13].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_105        |     2|
|1440  |        \per_lane_ff_chain[13].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_106        |     1|
|1441  |        \per_lane_ff_chain[13].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_107        |     1|
|1442  |        \per_lane_ff_chain[13].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_108        |     2|
|1443  |        \per_lane_ff_chain[13].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_109        |     1|
|1444  |        \per_lane_ff_chain[13].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_110        |     1|
|1445  |        \per_lane_ff_chain[13].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_111        |     1|
|1446  |        \per_lane_ff_chain[13].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_112        |     1|
|1447  |        \per_lane_ff_chain[13].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_113        |     4|
|1448  |        \per_lane_ff_chain[13].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_114        |     3|
|1449  |        \per_lane_ff_chain[13].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_115        |     2|
|1450  |        \per_lane_ff_chain[13].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_116        |     1|
|1451  |        \per_lane_ff_chain[13].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_117        |     1|
|1452  |        \per_lane_ff_chain[13].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_118                        |    32|
|1453  |        \per_lane_ff_chain[13].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_119        |     1|
|1454  |        \per_lane_ff_chain[13].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_120        |     2|
|1455  |        \per_lane_ff_chain[13].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_121        |     1|
|1456  |        \per_lane_ff_chain[13].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_122        |     2|
|1457  |        \per_lane_ff_chain[13].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_123        |     2|
|1458  |        \per_lane_ff_chain[13].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_124        |     1|
|1459  |        \per_lane_ff_chain[13].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_125        |    16|
|1460  |        \per_lane_ff_chain[13].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_126        |     4|
|1461  |        \per_lane_ff_chain[13].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_127        |     2|
|1462  |        \per_lane_ff_chain[14].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_128        |     1|
|1463  |        \per_lane_ff_chain[14].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_129                        |    32|
|1464  |        \per_lane_ff_chain[14].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_130        |     1|
|1465  |        \per_lane_ff_chain[14].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_131        |     2|
|1466  |        \per_lane_ff_chain[14].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_132        |     1|
|1467  |        \per_lane_ff_chain[14].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_133        |     1|
|1468  |        \per_lane_ff_chain[14].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_134        |     2|
|1469  |        \per_lane_ff_chain[14].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_135        |     1|
|1470  |        \per_lane_ff_chain[14].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_136        |     1|
|1471  |        \per_lane_ff_chain[14].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_137        |     1|
|1472  |        \per_lane_ff_chain[14].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_138        |     1|
|1473  |        \per_lane_ff_chain[14].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_139        |     4|
|1474  |        \per_lane_ff_chain[14].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_140        |     3|
|1475  |        \per_lane_ff_chain[14].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_141        |     2|
|1476  |        \per_lane_ff_chain[14].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_142        |     1|
|1477  |        \per_lane_ff_chain[14].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_143        |     1|
|1478  |        \per_lane_ff_chain[14].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_144                        |    32|
|1479  |        \per_lane_ff_chain[14].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_145        |     1|
|1480  |        \per_lane_ff_chain[14].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_146        |     2|
|1481  |        \per_lane_ff_chain[14].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_147        |     1|
|1482  |        \per_lane_ff_chain[14].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_148        |     2|
|1483  |        \per_lane_ff_chain[14].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_149        |     2|
|1484  |        \per_lane_ff_chain[14].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_150        |     1|
|1485  |        \per_lane_ff_chain[14].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_151        |    16|
|1486  |        \per_lane_ff_chain[14].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_152        |     4|
|1487  |        \per_lane_ff_chain[14].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_153        |     2|
|1488  |        \per_lane_ff_chain[15].phy_phystatus_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_154        |     1|
|1489  |        \per_lane_ff_chain[15].phy_rxdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_155                        |    32|
|1490  |        \per_lane_ff_chain[15].phy_rxdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_156        |     1|
|1491  |        \per_lane_ff_chain[15].phy_rxdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_157        |     2|
|1492  |        \per_lane_ff_chain[15].phy_rxelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_158        |     1|
|1493  |        \per_lane_ff_chain[15].phy_rxeq_adapt_done_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_159        |     1|
|1494  |        \per_lane_ff_chain[15].phy_rxeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_160        |     2|
|1495  |        \per_lane_ff_chain[15].phy_rxeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_161        |     1|
|1496  |        \per_lane_ff_chain[15].phy_rxeq_new_txcoeff_chain                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_162        |     1|
|1497  |        \per_lane_ff_chain[15].phy_rxeq_preset_sel_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_163        |     1|
|1498  |        \per_lane_ff_chain[15].phy_rxeq_txpreset_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_164        |     4|
|1499  |        \per_lane_ff_chain[15].phy_rxpolarity_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_165        |     1|
|1500  |        \per_lane_ff_chain[15].phy_rxstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_166        |     4|
|1501  |        \per_lane_ff_chain[15].phy_rxstatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_167        |     3|
|1502  |        \per_lane_ff_chain[15].phy_rxsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_168        |     2|
|1503  |        \per_lane_ff_chain[15].phy_rxvalid_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_169        |     1|
|1504  |        \per_lane_ff_chain[15].phy_txcompliance_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_170        |     1|
|1505  |        \per_lane_ff_chain[15].phy_txdata_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain_171                        |    32|
|1506  |        \per_lane_ff_chain[15].phy_txdata_valid_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_172        |     1|
|1507  |        \per_lane_ff_chain[15].phy_txdatak_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_173        |     2|
|1508  |        \per_lane_ff_chain[15].phy_txelecidle_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_174        |     1|
|1509  |        \per_lane_ff_chain[15].phy_txeq_coeff_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_175        |     2|
|1510  |        \per_lane_ff_chain[15].phy_txeq_ctrl_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_176        |     2|
|1511  |        \per_lane_ff_chain[15].phy_txeq_done_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_177        |     1|
|1512  |        \per_lane_ff_chain[15].phy_txeq_new_coeff_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_178        |    16|
|1513  |        \per_lane_ff_chain[15].phy_txeq_preset_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_179        |     4|
|1514  |        \per_lane_ff_chain[15].phy_txstart_block_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_180        |     1|
|1515  |        \per_lane_ff_chain[15].phy_txsync_header_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_181        |     2|
|1516  |        \per_lane_ff_chain[1].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_182        |     1|
|1517  |        \per_lane_ff_chain[1].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_183                        |    96|
|1518  |        \per_lane_ff_chain[1].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_184        |     1|
|1519  |        \per_lane_ff_chain[1].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_185        |     2|
|1520  |        \per_lane_ff_chain[1].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_186        |     1|
|1521  |        \per_lane_ff_chain[1].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_187        |     1|
|1522  |        \per_lane_ff_chain[1].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_188        |     2|
|1523  |        \per_lane_ff_chain[1].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_189        |     1|
|1524  |        \per_lane_ff_chain[1].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_190        |     1|
|1525  |        \per_lane_ff_chain[1].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_191        |     1|
|1526  |        \per_lane_ff_chain[1].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_192        |     1|
|1527  |        \per_lane_ff_chain[1].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_193        |     4|
|1528  |        \per_lane_ff_chain[1].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_194        |     3|
|1529  |        \per_lane_ff_chain[1].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_195        |     2|
|1530  |        \per_lane_ff_chain[1].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_196        |     1|
|1531  |        \per_lane_ff_chain[1].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_197        |     1|
|1532  |        \per_lane_ff_chain[1].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_198                        |    32|
|1533  |        \per_lane_ff_chain[1].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_199        |     1|
|1534  |        \per_lane_ff_chain[1].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_200        |     2|
|1535  |        \per_lane_ff_chain[1].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_201        |     1|
|1536  |        \per_lane_ff_chain[1].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_202        |     2|
|1537  |        \per_lane_ff_chain[1].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_203        |     2|
|1538  |        \per_lane_ff_chain[1].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_204        |     1|
|1539  |        \per_lane_ff_chain[1].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_205        |    16|
|1540  |        \per_lane_ff_chain[1].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_206        |     4|
|1541  |        \per_lane_ff_chain[1].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_207        |     1|
|1542  |        \per_lane_ff_chain[1].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_208        |     2|
|1543  |        \per_lane_ff_chain[2].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_209        |     1|
|1544  |        \per_lane_ff_chain[2].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_210                        |    96|
|1545  |        \per_lane_ff_chain[2].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_211        |     1|
|1546  |        \per_lane_ff_chain[2].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_212        |     2|
|1547  |        \per_lane_ff_chain[2].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_213        |     1|
|1548  |        \per_lane_ff_chain[2].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_214        |     1|
|1549  |        \per_lane_ff_chain[2].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_215        |     2|
|1550  |        \per_lane_ff_chain[2].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_216        |     1|
|1551  |        \per_lane_ff_chain[2].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_217        |     1|
|1552  |        \per_lane_ff_chain[2].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_218        |     1|
|1553  |        \per_lane_ff_chain[2].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_219        |     1|
|1554  |        \per_lane_ff_chain[2].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_220        |     4|
|1555  |        \per_lane_ff_chain[2].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_221        |     3|
|1556  |        \per_lane_ff_chain[2].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_222        |     2|
|1557  |        \per_lane_ff_chain[2].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_223        |     1|
|1558  |        \per_lane_ff_chain[2].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_224        |     1|
|1559  |        \per_lane_ff_chain[2].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_225                        |    32|
|1560  |        \per_lane_ff_chain[2].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_226        |     1|
|1561  |        \per_lane_ff_chain[2].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_227        |     2|
|1562  |        \per_lane_ff_chain[2].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_228        |     1|
|1563  |        \per_lane_ff_chain[2].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_229        |     2|
|1564  |        \per_lane_ff_chain[2].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_230        |     2|
|1565  |        \per_lane_ff_chain[2].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_231        |     1|
|1566  |        \per_lane_ff_chain[2].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_232        |    16|
|1567  |        \per_lane_ff_chain[2].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_233        |     4|
|1568  |        \per_lane_ff_chain[2].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_234        |     1|
|1569  |        \per_lane_ff_chain[2].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_235        |     2|
|1570  |        \per_lane_ff_chain[3].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_236        |     1|
|1571  |        \per_lane_ff_chain[3].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_237                        |    96|
|1572  |        \per_lane_ff_chain[3].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_238        |     1|
|1573  |        \per_lane_ff_chain[3].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_239        |     2|
|1574  |        \per_lane_ff_chain[3].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_240        |     1|
|1575  |        \per_lane_ff_chain[3].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_241        |     1|
|1576  |        \per_lane_ff_chain[3].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_242        |     2|
|1577  |        \per_lane_ff_chain[3].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_243        |     1|
|1578  |        \per_lane_ff_chain[3].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_244        |     1|
|1579  |        \per_lane_ff_chain[3].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_245        |     1|
|1580  |        \per_lane_ff_chain[3].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_246        |     1|
|1581  |        \per_lane_ff_chain[3].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_247        |     4|
|1582  |        \per_lane_ff_chain[3].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_248        |     3|
|1583  |        \per_lane_ff_chain[3].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_249        |     2|
|1584  |        \per_lane_ff_chain[3].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_250        |     1|
|1585  |        \per_lane_ff_chain[3].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_251        |     1|
|1586  |        \per_lane_ff_chain[3].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_252                        |    32|
|1587  |        \per_lane_ff_chain[3].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_253        |     1|
|1588  |        \per_lane_ff_chain[3].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_254        |     2|
|1589  |        \per_lane_ff_chain[3].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_255        |     1|
|1590  |        \per_lane_ff_chain[3].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_256        |     2|
|1591  |        \per_lane_ff_chain[3].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_257        |     2|
|1592  |        \per_lane_ff_chain[3].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_258        |     1|
|1593  |        \per_lane_ff_chain[3].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_259        |    16|
|1594  |        \per_lane_ff_chain[3].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_260        |     4|
|1595  |        \per_lane_ff_chain[3].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_261        |     1|
|1596  |        \per_lane_ff_chain[3].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_262        |     2|
|1597  |        \per_lane_ff_chain[4].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_263        |     1|
|1598  |        \per_lane_ff_chain[4].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_264                        |    96|
|1599  |        \per_lane_ff_chain[4].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_265        |     1|
|1600  |        \per_lane_ff_chain[4].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_266        |     2|
|1601  |        \per_lane_ff_chain[4].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_267        |     1|
|1602  |        \per_lane_ff_chain[4].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_268        |     1|
|1603  |        \per_lane_ff_chain[4].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_269        |     2|
|1604  |        \per_lane_ff_chain[4].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_270        |     1|
|1605  |        \per_lane_ff_chain[4].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_271        |     1|
|1606  |        \per_lane_ff_chain[4].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_272        |     1|
|1607  |        \per_lane_ff_chain[4].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_273        |     1|
|1608  |        \per_lane_ff_chain[4].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_274        |     4|
|1609  |        \per_lane_ff_chain[4].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_275        |     3|
|1610  |        \per_lane_ff_chain[4].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_276        |     2|
|1611  |        \per_lane_ff_chain[4].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_277        |     1|
|1612  |        \per_lane_ff_chain[4].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_278        |     1|
|1613  |        \per_lane_ff_chain[4].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_279                        |    32|
|1614  |        \per_lane_ff_chain[4].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_280        |     1|
|1615  |        \per_lane_ff_chain[4].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_281        |     2|
|1616  |        \per_lane_ff_chain[4].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_282        |     1|
|1617  |        \per_lane_ff_chain[4].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_283        |     2|
|1618  |        \per_lane_ff_chain[4].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_284        |     2|
|1619  |        \per_lane_ff_chain[4].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_285        |     1|
|1620  |        \per_lane_ff_chain[4].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_286        |    16|
|1621  |        \per_lane_ff_chain[4].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_287        |     4|
|1622  |        \per_lane_ff_chain[4].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_288        |     1|
|1623  |        \per_lane_ff_chain[4].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_289        |     2|
|1624  |        \per_lane_ff_chain[5].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_290        |     1|
|1625  |        \per_lane_ff_chain[5].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_291                        |    96|
|1626  |        \per_lane_ff_chain[5].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_292        |     1|
|1627  |        \per_lane_ff_chain[5].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_293        |     2|
|1628  |        \per_lane_ff_chain[5].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_294        |     1|
|1629  |        \per_lane_ff_chain[5].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_295        |     1|
|1630  |        \per_lane_ff_chain[5].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_296        |     2|
|1631  |        \per_lane_ff_chain[5].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_297        |     1|
|1632  |        \per_lane_ff_chain[5].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_298        |     1|
|1633  |        \per_lane_ff_chain[5].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_299        |     1|
|1634  |        \per_lane_ff_chain[5].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_300        |     1|
|1635  |        \per_lane_ff_chain[5].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_301        |     4|
|1636  |        \per_lane_ff_chain[5].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_302        |     3|
|1637  |        \per_lane_ff_chain[5].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_303        |     2|
|1638  |        \per_lane_ff_chain[5].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_304        |     1|
|1639  |        \per_lane_ff_chain[5].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_305        |     1|
|1640  |        \per_lane_ff_chain[5].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_306                        |    32|
|1641  |        \per_lane_ff_chain[5].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_307        |     1|
|1642  |        \per_lane_ff_chain[5].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_308        |     2|
|1643  |        \per_lane_ff_chain[5].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_309        |     1|
|1644  |        \per_lane_ff_chain[5].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_310        |     2|
|1645  |        \per_lane_ff_chain[5].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_311        |     2|
|1646  |        \per_lane_ff_chain[5].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_312        |     1|
|1647  |        \per_lane_ff_chain[5].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_313        |    16|
|1648  |        \per_lane_ff_chain[5].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_314        |     4|
|1649  |        \per_lane_ff_chain[5].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_315        |     1|
|1650  |        \per_lane_ff_chain[5].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_316        |     2|
|1651  |        \per_lane_ff_chain[6].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_317        |     1|
|1652  |        \per_lane_ff_chain[6].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_318                        |    96|
|1653  |        \per_lane_ff_chain[6].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_319        |     1|
|1654  |        \per_lane_ff_chain[6].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_320        |     2|
|1655  |        \per_lane_ff_chain[6].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_321        |     1|
|1656  |        \per_lane_ff_chain[6].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_322        |     1|
|1657  |        \per_lane_ff_chain[6].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_323        |     2|
|1658  |        \per_lane_ff_chain[6].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_324        |     1|
|1659  |        \per_lane_ff_chain[6].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_325        |     1|
|1660  |        \per_lane_ff_chain[6].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_326        |     1|
|1661  |        \per_lane_ff_chain[6].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_327        |     1|
|1662  |        \per_lane_ff_chain[6].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_328        |     4|
|1663  |        \per_lane_ff_chain[6].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_329        |     3|
|1664  |        \per_lane_ff_chain[6].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_330        |     2|
|1665  |        \per_lane_ff_chain[6].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_331        |     1|
|1666  |        \per_lane_ff_chain[6].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_332        |     1|
|1667  |        \per_lane_ff_chain[6].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_333                        |    32|
|1668  |        \per_lane_ff_chain[6].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_334        |     1|
|1669  |        \per_lane_ff_chain[6].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_335        |     2|
|1670  |        \per_lane_ff_chain[6].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_336        |     1|
|1671  |        \per_lane_ff_chain[6].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_337        |     2|
|1672  |        \per_lane_ff_chain[6].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_338        |     2|
|1673  |        \per_lane_ff_chain[6].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_339        |     1|
|1674  |        \per_lane_ff_chain[6].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_340        |    16|
|1675  |        \per_lane_ff_chain[6].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_341        |     4|
|1676  |        \per_lane_ff_chain[6].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_342        |     1|
|1677  |        \per_lane_ff_chain[6].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_343        |     2|
|1678  |        \per_lane_ff_chain[7].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_344        |     1|
|1679  |        \per_lane_ff_chain[7].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_345                        |    96|
|1680  |        \per_lane_ff_chain[7].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_346        |     1|
|1681  |        \per_lane_ff_chain[7].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_347        |     2|
|1682  |        \per_lane_ff_chain[7].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_348        |     1|
|1683  |        \per_lane_ff_chain[7].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_349        |     1|
|1684  |        \per_lane_ff_chain[7].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_350        |     2|
|1685  |        \per_lane_ff_chain[7].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_351        |     1|
|1686  |        \per_lane_ff_chain[7].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_352        |     1|
|1687  |        \per_lane_ff_chain[7].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_353        |     1|
|1688  |        \per_lane_ff_chain[7].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_354        |     1|
|1689  |        \per_lane_ff_chain[7].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_355        |     4|
|1690  |        \per_lane_ff_chain[7].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_356        |     3|
|1691  |        \per_lane_ff_chain[7].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_357        |     2|
|1692  |        \per_lane_ff_chain[7].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_358        |     1|
|1693  |        \per_lane_ff_chain[7].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_359        |     1|
|1694  |        \per_lane_ff_chain[7].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_360                        |    32|
|1695  |        \per_lane_ff_chain[7].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_361        |     1|
|1696  |        \per_lane_ff_chain[7].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_362        |     2|
|1697  |        \per_lane_ff_chain[7].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_363        |     1|
|1698  |        \per_lane_ff_chain[7].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_364        |     2|
|1699  |        \per_lane_ff_chain[7].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_365        |     2|
|1700  |        \per_lane_ff_chain[7].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_366        |     1|
|1701  |        \per_lane_ff_chain[7].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_367        |    16|
|1702  |        \per_lane_ff_chain[7].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_368        |     4|
|1703  |        \per_lane_ff_chain[7].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_369        |     1|
|1704  |        \per_lane_ff_chain[7].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_370        |     2|
|1705  |        \per_lane_ff_chain[8].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_371        |     1|
|1706  |        \per_lane_ff_chain[8].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_372                        |    32|
|1707  |        \per_lane_ff_chain[8].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_373        |     1|
|1708  |        \per_lane_ff_chain[8].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_374        |     2|
|1709  |        \per_lane_ff_chain[8].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_375        |     1|
|1710  |        \per_lane_ff_chain[8].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_376        |     1|
|1711  |        \per_lane_ff_chain[8].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_377        |     2|
|1712  |        \per_lane_ff_chain[8].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_378        |     1|
|1713  |        \per_lane_ff_chain[8].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_379        |     1|
|1714  |        \per_lane_ff_chain[8].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_380        |     1|
|1715  |        \per_lane_ff_chain[8].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_381        |     1|
|1716  |        \per_lane_ff_chain[8].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_382        |     4|
|1717  |        \per_lane_ff_chain[8].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_383        |     3|
|1718  |        \per_lane_ff_chain[8].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_384        |     2|
|1719  |        \per_lane_ff_chain[8].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_385        |     1|
|1720  |        \per_lane_ff_chain[8].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_386        |     1|
|1721  |        \per_lane_ff_chain[8].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_387                        |    32|
|1722  |        \per_lane_ff_chain[8].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_388        |     1|
|1723  |        \per_lane_ff_chain[8].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_389        |     2|
|1724  |        \per_lane_ff_chain[8].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_390        |     1|
|1725  |        \per_lane_ff_chain[8].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_391        |     2|
|1726  |        \per_lane_ff_chain[8].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_392        |     2|
|1727  |        \per_lane_ff_chain[8].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_393        |     1|
|1728  |        \per_lane_ff_chain[8].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_394        |    16|
|1729  |        \per_lane_ff_chain[8].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_395        |     4|
|1730  |        \per_lane_ff_chain[8].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_396        |     1|
|1731  |        \per_lane_ff_chain[8].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_397        |     2|
|1732  |        \per_lane_ff_chain[9].phy_phystatus_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_398        |     1|
|1733  |        \per_lane_ff_chain[9].phy_rxdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_399                        |    32|
|1734  |        \per_lane_ff_chain[9].phy_rxdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_400        |     1|
|1735  |        \per_lane_ff_chain[9].phy_rxdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_401        |     2|
|1736  |        \per_lane_ff_chain[9].phy_rxelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized3_402        |     1|
|1737  |        \per_lane_ff_chain[9].phy_rxeq_adapt_done_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_403        |     1|
|1738  |        \per_lane_ff_chain[9].phy_rxeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_404        |     2|
|1739  |        \per_lane_ff_chain[9].phy_rxeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_405        |     1|
|1740  |        \per_lane_ff_chain[9].phy_rxeq_new_txcoeff_chain                                                                                       |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_406        |     1|
|1741  |        \per_lane_ff_chain[9].phy_rxeq_preset_sel_chain                                                                                        |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_407        |     1|
|1742  |        \per_lane_ff_chain[9].phy_rxpolarity_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_408        |     1|
|1743  |        \per_lane_ff_chain[9].phy_rxstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_409        |     4|
|1744  |        \per_lane_ff_chain[9].phy_rxstatus_chain                                                                                               |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_410        |     3|
|1745  |        \per_lane_ff_chain[9].phy_rxsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_411        |     2|
|1746  |        \per_lane_ff_chain[9].phy_rxvalid_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_412        |     1|
|1747  |        \per_lane_ff_chain[9].phy_txcompliance_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_413        |     1|
|1748  |        \per_lane_ff_chain[9].phy_txdata_chain                                                                                                 |pcie4_uscale_plus_0_phy_ff_chain_414                        |    32|
|1749  |        \per_lane_ff_chain[9].phy_txdata_valid_chain                                                                                           |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_415        |     1|
|1750  |        \per_lane_ff_chain[9].phy_txdatak_chain                                                                                                |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_416        |     2|
|1751  |        \per_lane_ff_chain[9].phy_txelecidle_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_417        |     1|
|1752  |        \per_lane_ff_chain[9].phy_txeq_coeff_chain                                                                                             |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_418        |     2|
|1753  |        \per_lane_ff_chain[9].phy_txeq_ctrl_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_419        |     2|
|1754  |        \per_lane_ff_chain[9].phy_txeq_done_chain                                                                                              |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_420        |     1|
|1755  |        \per_lane_ff_chain[9].phy_txeq_new_coeff_chain                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized7_421        |    16|
|1756  |        \per_lane_ff_chain[9].phy_txeq_preset_chain                                                                                            |pcie4_uscale_plus_0_phy_ff_chain__parameterized5_422        |     4|
|1757  |        \per_lane_ff_chain[9].phy_txstart_block_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_423        |     1|
|1758  |        \per_lane_ff_chain[9].phy_txsync_header_chain                                                                                          |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_424        |     2|
|1759  |        phy_powerdown_chain                                                                                                                    |pcie4_uscale_plus_0_phy_ff_chain__parameterized8            |     2|
|1760  |        phy_rate_chain                                                                                                                         |pcie4_uscale_plus_0_phy_ff_chain__parameterized0_425        |     2|
|1761  |        phy_txdeemph_chain                                                                                                                     |pcie4_uscale_plus_0_phy_ff_chain__parameterized2_426        |     1|
|1762  |        phy_txdetectrx_chain                                                                                                                   |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_427        |     1|
|1763  |        phy_txeq_fs_chain                                                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_428        |     2|
|1764  |        phy_txeq_lf_chain                                                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized6_429        |     2|
|1765  |        phy_txmargin_chain                                                                                                                     |pcie4_uscale_plus_0_phy_ff_chain__parameterized4_430        |     3|
|1766  |        phy_txswing_chain                                                                                                                      |pcie4_uscale_plus_0_phy_ff_chain__parameterized1_431        |     1|
|1767  |    pcie_4_0_pipe_inst                                                                                                                         |pcie4_uscale_plus_0_pipe                                    | 24669|
|1768  |      pcie4_0_512b_intfc_mod                                                                                                                   |pcie4_uscale_plus_0_512b_intfc                              | 20448|
|1769  |        pcie_4_0_512b_intfc_int_mod                                                                                                            |pcie4_uscale_plus_0_512b_intfc_int                          | 20448|
|1770  |          pcie_4_0_512b_cc_intfc_mod                                                                                                           |pcie4_uscale_plus_0_512b_cc_intfc                           |  2743|
|1771  |            pcie_4_0_512b_async_fifo_blk                                                                                                       |pcie4_uscale_plus_0_512b_async_fifo                         |   925|
|1772  |            pcie_4_0_512b_cc_output_mux_blk                                                                                                    |pcie4_uscale_plus_0_512b_cc_output_mux                      |  1209|
|1773  |          pcie_4_0_512b_cq_intfc_mod                                                                                                           |pcie4_uscale_plus_0_512b_cq_intfc                           |  7480|
|1774  |            pcie_4_0_512b_cq_output_mux_blk                                                                                                    |pcie4_uscale_plus_0_512b_cq_output_mux                      |  3176|
|1775  |            pcie_4_0_512b_sync_fifo_blk                                                                                                        |pcie4_uscale_plus_0_512b_sync_fifo                          |  1797|
|1776  |          pcie_4_0_512b_rc_intfc_mod                                                                                                           |pcie4_uscale_plus_0_512b_rc_intfc                           |  7232|
|1777  |            pcie_4_0_512b_rc_output_mux_blk                                                                                                    |pcie4_uscale_plus_0_512b_rc_output_mux                      |  3096|
|1778  |            pcie_4_0_512b_sync_fifo_blk                                                                                                        |pcie4_uscale_plus_0_512b_sync_fifo__parameterized0          |  1744|
|1779  |          pcie_4_0_512b_rq_intfc_mod                                                                                                           |pcie4_uscale_plus_0_512b_rq_intfc                           |  2986|
|1780  |            pcie_4_0_512b_async_fifo_blk                                                                                                       |pcie4_uscale_plus_0_512b_async_fifo__parameterized0         |  1006|
|1781  |            pcie_4_0_512b_rq_output_mux_blk                                                                                                    |pcie4_uscale_plus_0_512b_rq_output_mux                      |  1317|
|1782  |      pcie_4_0_bram_inst                                                                                                                       |pcie4_uscale_plus_0_bram                                    |  2125|
|1783  |        \RAM32K.bram_comp_inst                                                                                                                 |pcie4_uscale_plus_0_bram_32k                                |   956|
|1784  |          bram_16k_0_int                                                                                                                       |pcie4_uscale_plus_0_bram_16k_int_0                          |     6|
|1785  |          bram_16k_1_int                                                                                                                       |pcie4_uscale_plus_0_bram_16k_int_1                          |     6|
|1786  |        bram_post_inst                                                                                                                         |pcie4_uscale_plus_0_bram_16k                                |   634|
|1787  |          bram_16k_int                                                                                                                         |pcie4_uscale_plus_0_bram_16k_int                            |     6|
|1788  |        bram_repl_inst                                                                                                                         |pcie4_uscale_plus_0_bram_rep                                |   535|
|1789  |          bram_rep_int_0                                                                                                                       |pcie4_uscale_plus_0_bram_rep_int                            |     4|
|1790  |      pcie_4_0_init_ctrl_inst                                                                                                                  |pcie4_uscale_plus_0_init_ctrl                               |    60|
|1791  |      pcie_4_0_pl_eq_inst                                                                                                                      |pcie4_uscale_plus_0_pl_eq                                   |     5|
|1792  |      pcie_4_0_vf_decode_inst                                                                                                                  |pcie4_uscale_plus_0_vf_decode                               |  2016|
+------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:00 ; elapsed = 00:07:35 . Memory (MB): peak = 4236.363 ; gain = 2545.926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13457 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:46 ; elapsed = 00:06:45 . Memory (MB): peak = 4236.363 ; gain = 2038.590
Synthesis Optimization Complete : Time (s): cpu = 00:06:01 ; elapsed = 00:07:38 . Memory (MB): peak = 4236.363 ; gain = 2545.926
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[28].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_6_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4283.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
511 Infos, 263 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:35 ; elapsed = 00:08:14 . Memory (MB): peak = 4283.160 ; gain = 3867.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4283.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/pcie4_uscale_plus_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 4283.160 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4283.160 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pcie4_uscale_plus_0, cache-ID = 3708bc7bd125c51e
INFO: [Coretcl 2-1174] Renamed 1791 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4283.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/guow_test/verilog-pcie-demo/example/VU37P/fpga_axi/fpga/fpga.runs/pcie4_uscale_plus_0_synth_1/pcie4_uscale_plus_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4283.160 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pcie4_uscale_plus_0_utilization_synth.rpt -pb pcie4_uscale_plus_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4283.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 15 18:12:05 2020...
