Analysis & Synthesis report for m1ps
Tue Oct 15 15:36:53 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:inst22|altsyncram:ram_rtl_0|altsyncram_p5g1:auto_generated
 16. Parameter Settings for User Entity Instance: IFID_Pipe:inst31
 17. Parameter Settings for User Entity Instance: memory:inst23
 18. Parameter Settings for User Entity Instance: PC:inst30
 19. Parameter Settings for User Entity Instance: ALU:inst18
 20. Parameter Settings for User Entity Instance: mux2to1:inst2
 21. Parameter Settings for User Entity Instance: mux2to1:inst34
 22. Parameter Settings for User Entity Instance: memory:inst22
 23. Parameter Settings for User Entity Instance: mux2to1:inst38
 24. Parameter Settings for User Entity Instance: bank:inst25
 25. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:0:regs
 26. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:1:regs
 27. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:2:regs
 28. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:3:regs
 29. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:4:regs
 30. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:5:regs
 31. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:6:regs
 32. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:7:regs
 33. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:8:regs
 34. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:9:regs
 35. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:10:regs
 36. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:11:regs
 37. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:12:regs
 38. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:13:regs
 39. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:14:regs
 40. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:15:regs
 41. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:16:regs
 42. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:17:regs
 43. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:18:regs
 44. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:19:regs
 45. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:20:regs
 46. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:21:regs
 47. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:22:regs
 48. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:23:regs
 49. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:24:regs
 50. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:25:regs
 51. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:26:regs
 52. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:27:regs
 53. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:28:regs
 54. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:29:regs
 55. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:30:regs
 56. Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:31:regs
 57. Parameter Settings for User Entity Instance: mux2to1:inst3
 58. Parameter Settings for User Entity Instance: MUX:mux4to1
 59. Parameter Settings for Inferred Entity Instance: memory:inst22|altsyncram:ram_rtl_0
 60. altsyncram Parameter Settings by Entity Instance
 61. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 15 15:36:53 2013        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; m1ps                                         ;
; Top-level Entity Name              ; processor                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 395                                          ;
;     Total combinational functions  ; 231                                          ;
;     Dedicated logic registers      ; 338                                          ;
; Total registers                    ; 338                                          ;
; Total pins                         ; 256                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 32,768                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; processor          ; m1ps               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+
; Packages/mux2to1.vhd             ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/mux2to1.vhd                                     ;
; Packages/processor.bdf           ; yes             ; User Block Diagram/Schematic File  ; C:/Users/The/Desktop/m1ps/Packages/processor.bdf                                   ;
; Packages/sign_ext.vhd            ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/sign_ext.vhd                                    ;
; IDEX.vhd                         ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/IDEX.vhd                                                 ;
; EXMEM.vhd                        ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/EXMEM.vhd                                                ;
; MEMWB.vhd                        ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/MEMWB.vhd                                                ;
; Packages/Forward_unit.vhd        ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/Forward_unit.vhd                                ;
; Packages/MUX4_1.vhd              ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/MUX4_1.vhd                                      ;
; Packages/Hazard_detection.vhd    ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/Hazard_detection.vhd                            ;
; Packages/IFID_Pipe.vhd           ; yes             ; User VHDL File                     ; C:/Users/The/Desktop/m1ps/Packages/IFID_Pipe.vhd                                   ;
; uc.vhd                           ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/uc.vhd                                          ;
; memory.vhd                       ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/memory.vhd                                      ;
; pc.vhd                           ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/pc.vhd                                          ;
; alu.vhd                          ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/alu.vhd                                         ;
; bank.vhd                         ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/bank.vhd                                        ;
; reg.vhd                          ; yes             ; Auto-Found VHDL File               ; C:/Users/The/Desktop/m1ps/packages/reg.vhd                                         ;
; mux.tdf                          ; yes             ; Megafunction                       ; c:/program files (x86)/altera/91sp2/quartus/libraries/megafunctions/mux.tdf        ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/program files (x86)/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf    ;
; db/mux_omc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/The/Desktop/m1ps/db/mux_omc.tdf                                           ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/program files (x86)/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_p5g1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/The/Desktop/m1ps/db/altsyncram_p5g1.tdf                                   ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 395   ;
;                                             ;       ;
; Total combinational functions               ; 231   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 56    ;
;     -- 3 input functions                    ; 106   ;
;     -- <=2 input functions                  ; 69    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 168   ;
;     -- arithmetic mode                      ; 63    ;
;                                             ;       ;
; Total registers                             ; 338   ;
;     -- Dedicated logic registers            ; 338   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 256   ;
; Total memory bits                           ; 32768 ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 370   ;
; Total fan-out                               ; 2419  ;
; Average fan-out                             ; 2.82  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; |processor                                ; 231 (5)           ; 338 (0)      ; 32768       ; 0            ; 0       ; 0         ; 256  ; 0            ; |processor                                                                   ; work         ;
;    |ALU:inst18|                           ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|ALU:inst18                                                        ;              ;
;    |EXMEM:inst33|                         ; 0 (0)             ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|EXMEM:inst33                                                      ;              ;
;    |FORWARD_UNIT:inst19|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|FORWARD_UNIT:inst19                                               ;              ;
;    |HAZARD_DETECTION:inst24|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|HAZARD_DETECTION:inst24                                           ;              ;
;    |IDEX:inst32|                          ; 0 (0)             ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IDEX:inst32                                                       ;              ;
;    |IFID_Pipe:inst31|                     ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|IFID_Pipe:inst31                                                  ;              ;
;    |MEMWB:inst36|                         ; 0 (0)             ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MEMWB:inst36                                                      ;              ;
;    |MUX4_1:inst16|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|MUX4_1:inst16                                                     ;              ;
;    |PC:inst30|                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|PC:inst30                                                         ;              ;
;    |UC:inst39|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|UC:inst39                                                         ;              ;
;    |bank:inst25|                          ; 32 (32)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|bank:inst25                                                       ;              ;
;       |reg:\Registers:31:regs|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|bank:inst25|reg:\Registers:31:regs                                ;              ;
;    |memory:inst22|                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|memory:inst22                                                     ;              ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|memory:inst22|altsyncram:ram_rtl_0                                ;              ;
;          |altsyncram_p5g1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|memory:inst22|altsyncram:ram_rtl_0|altsyncram_p5g1:auto_generated ;              ;
;    |memory:inst23|                        ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|memory:inst23                                                     ;              ;
;    |mux2to1:inst2|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux2to1:inst2                                                     ;              ;
;    |mux2to1:inst34|                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux2to1:inst34                                                    ;              ;
;    |mux2to1:inst38|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux2to1:inst38                                                    ;              ;
;    |mux2to1:inst3|                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor|mux2to1:inst3                                                     ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; memory:inst22|altsyncram:ram_rtl_0|altsyncram_p5g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------------+--------------------------------------------------+
; Register name                                      ; Reason for Removal                               ;
+----------------------------------------------------+--------------------------------------------------+
; IFID_Pipe:inst31|Instruction_Out[11..15,26..27,30] ; Stuck at GND due to stuck port data_in           ;
; IDEX:inst32|INSTRUCTION_O[11..15,26..27]           ; Stuck at GND due to stuck port data_in           ;
; EXMEM:inst33|INSTRUCTION_O[26..27]                 ; Stuck at GND due to stuck port data_in           ;
; IFID_Pipe:inst31|Instruction_Out[5..10,23..25]     ; Stuck at GND due to stuck port data_in           ;
; IDEX:inst32|INSTRUCTION_O[23..25]                  ; Stuck at GND due to stuck port data_in           ;
; EXMEM:inst33|INSTRUCTION_O[23..25]                 ; Stuck at GND due to stuck port data_in           ;
; MEMWB:inst36|INSTRUCTION_O[2..4]                   ; Stuck at GND due to stuck port data_in           ;
; EXMEM:inst33|INSTRUCTION_O[28]                     ; Lost fanout                                      ;
; IDEX:inst32|INSTRUCTION_O[28]                      ; Lost fanout                                      ;
; IDEX:inst32|DM_Wr_O                                ; Stuck at GND due to stuck port data_in           ;
; EXMEM:inst33|DM_Wr_O                               ; Stuck at GND due to stuck port data_in           ;
; memory:inst22|ram_43_bypass[0]                     ; Stuck at GND due to stuck port data_in           ;
; memory:inst22|ram_43_bypass[1..52]                 ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:30:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[31]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[31]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[30]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[30]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[29]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[29]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[28]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[28]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[27]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[27]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[26]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[26]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[25]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[25]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[24]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[24]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[23]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[23]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[22]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[22]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[21]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[21]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[20]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[20]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[19]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[19]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[18]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[18]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[17]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[17]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[16]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[16]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[15]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[15]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[14]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[14]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[13]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[13]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[12]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[12]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[11]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[11]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[10]     ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[10]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[9]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[9]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[8]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[8]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[7]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[7]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[6]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[6]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[5]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[5]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[4]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[4]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[3]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[3]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[2]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[2]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[1]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[1]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:30:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:29:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:28:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:27:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:26:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:25:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:24:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:23:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:22:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:21:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:20:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:19:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:18:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:17:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:16:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:15:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:14:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:13:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:12:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:11:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:10:regs|dataout[0]      ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:9:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:8:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:7:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:6:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:5:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:4:regs|dataout[0]       ; Stuck at GND due to stuck port clock_enable      ;
; bank:inst25|reg:\Registers:0:regs|dataout[0..31]   ; Stuck at GND due to stuck port clock_enable      ;
; IFID_Pipe:inst31|Instruction_Out[21]               ; Merged with IFID_Pipe:inst31|Instruction_Out[28] ;
; IFID_Pipe:inst31|Instruction_Out[16..20]           ; Merged with IFID_Pipe:inst31|Instruction_Out[22] ;
; IFID_Pipe:inst31|Instruction_Out[1,3]              ; Merged with IFID_Pipe:inst31|Instruction_Out[4]  ;
; IDEX:inst32|INSTRUCTION_O[16..20]                  ; Merged with IDEX:inst32|INSTRUCTION_O[22]        ;
; bank:inst25|reg:\Registers:2:regs|dataout[31]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[31]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[30]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[30]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[29]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[29]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[28]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[28]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[27]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[27]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[26]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[26]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[25]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[25]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[24]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[24]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[23]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[23]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[22]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[22]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[21]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[21]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[20]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[20]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[19]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[19]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[18]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[18]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[17]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[17]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[16]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[16]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[15]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[15]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[14]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[14]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[13]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[13]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[12]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[12]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[11]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[11]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[10]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[10]      ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[9]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[9]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[8]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[8]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[7]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[7]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[6]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[6]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[5]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[5]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[4]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[4]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[3]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[3]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[2]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[2]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[1]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[1]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:2:regs|dataout[0]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:1:regs|dataout[0]       ; Lost fanout                                      ;
; bank:inst25|reg:\Registers:3:regs|dataout[0..31]   ; Lost fanout                                      ;
; IDEX:inst32|RS2_O[5..31]                           ; Stuck at GND due to stuck port data_in           ;
; EXMEM:inst33|RS2_O[5..31]                          ; Stuck at GND due to stuck port data_in           ;
; IDEX:inst32|RS2_O[1,3]                             ; Merged with IDEX:inst32|RS2_O[4]                 ;
; EXMEM:inst33|RS2_O[1,3]                            ; Merged with EXMEM:inst33|RS2_O[4]                ;
; Total Number of Removed Registers = 1155           ;                                                  ;
+----------------------------------------------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                     ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal             ; Registers Removed due to This Register                                         ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------+
; IFID_Pipe:inst31|Instruction_Out[25]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[25], EXMEM:inst33|INSTRUCTION_O[25],                 ;
;                                               ; due to stuck port data_in      ; MEMWB:inst36|INSTRUCTION_O[4], bank:inst25|reg:\Registers:30:regs|dataout[31], ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[31],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[31],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[31],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[31],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[31],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[30],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[29],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[28],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[27],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[26],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[25],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[24],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[23],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[22],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[21],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[20],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[19],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[18],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[17],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[16],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[15],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[14],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[13],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[12],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[11],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[10],                                ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[9],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[8],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[7],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[6],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[5],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[4],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[3],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[2],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[1],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:30:regs|dataout[0],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:29:regs|dataout[0],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:28:regs|dataout[0],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:27:regs|dataout[0],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:26:regs|dataout[0],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:25:regs|dataout[0]                                  ;
; IFID_Pipe:inst31|Instruction_Out[15]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[15], EXMEM:inst33|INSTRUCTION_O[28],                 ;
;                                               ; due to stuck port data_in      ; IDEX:inst32|INSTRUCTION_O[28], IDEX:inst32|RS2_O[31], IDEX:inst32|RS2_O[30],   ;
;                                               ;                                ; IDEX:inst32|RS2_O[29], IDEX:inst32|RS2_O[28], IDEX:inst32|RS2_O[27],           ;
;                                               ;                                ; IDEX:inst32|RS2_O[26], IDEX:inst32|RS2_O[25], IDEX:inst32|RS2_O[24],           ;
;                                               ;                                ; IDEX:inst32|RS2_O[23], IDEX:inst32|RS2_O[22], IDEX:inst32|RS2_O[21],           ;
;                                               ;                                ; IDEX:inst32|RS2_O[20], IDEX:inst32|RS2_O[19], IDEX:inst32|RS2_O[18],           ;
;                                               ;                                ; IDEX:inst32|RS2_O[17], IDEX:inst32|RS2_O[16], IDEX:inst32|RS2_O[15],           ;
;                                               ;                                ; EXMEM:inst33|RS2_O[31], EXMEM:inst33|RS2_O[30], EXMEM:inst33|RS2_O[29],        ;
;                                               ;                                ; EXMEM:inst33|RS2_O[28], EXMEM:inst33|RS2_O[27], EXMEM:inst33|RS2_O[26],        ;
;                                               ;                                ; EXMEM:inst33|RS2_O[25], EXMEM:inst33|RS2_O[24], EXMEM:inst33|RS2_O[23],        ;
;                                               ;                                ; EXMEM:inst33|RS2_O[22], EXMEM:inst33|RS2_O[21], EXMEM:inst33|RS2_O[20],        ;
;                                               ;                                ; EXMEM:inst33|RS2_O[19], EXMEM:inst33|RS2_O[18], EXMEM:inst33|RS2_O[17],        ;
;                                               ;                                ; EXMEM:inst33|RS2_O[16], EXMEM:inst33|RS2_O[15]                                 ;
; IFID_Pipe:inst31|Instruction_Out[30]          ; Stuck at GND                   ; IDEX:inst32|DM_Wr_O, EXMEM:inst33|DM_Wr_O, memory:inst22|ram_43_bypass[0],     ;
;                                               ; due to stuck port data_in      ; memory:inst22|ram_43_bypass[21]                                                ;
; IFID_Pipe:inst31|Instruction_Out[14]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[14], IDEX:inst32|RS2_O[14], EXMEM:inst33|RS2_O[14]   ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[13]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[13], IDEX:inst32|RS2_O[13], EXMEM:inst33|RS2_O[13]   ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[12]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[12], IDEX:inst32|RS2_O[12], EXMEM:inst33|RS2_O[12]   ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[11]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[11], IDEX:inst32|RS2_O[11], EXMEM:inst33|RS2_O[11]   ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; bank:inst25|reg:\Registers:0:regs|dataout[7]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[7],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[7],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[7]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[24] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[24],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[24],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[24]                                  ;
; IFID_Pipe:inst31|Instruction_Out[24]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[24], EXMEM:inst33|INSTRUCTION_O[24],                 ;
;                                               ; due to stuck port data_in      ; MEMWB:inst36|INSTRUCTION_O[3]                                                  ;
; IFID_Pipe:inst31|Instruction_Out[23]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[23], EXMEM:inst33|INSTRUCTION_O[23],                 ;
;                                               ; due to stuck port data_in      ; MEMWB:inst36|INSTRUCTION_O[2]                                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[5]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[5],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[5],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[5]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[4]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[4],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[4],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[4]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[3]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[3],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[3],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[3]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[2]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[2],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[2],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[2]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[1]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[1],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[1],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[1]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[0]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[0],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[0],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[0]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[31] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[31],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[31],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[31]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[30] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[30],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[30],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[30]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[29] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[29],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[29],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[29]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[28] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[28],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[28],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[28]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[27] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[27],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[27],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[27]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[26] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[26],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[26],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[26]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[25] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[25],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[25],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[25]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[6]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[6],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[6],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[6]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[23] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[23],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[23],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[23]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[22] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[22],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[22],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[22]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[21] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[21],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[21],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[21]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[20] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[20],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[20],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[20]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[19] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[19],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[19],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[19]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[18] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[18],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[18],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[18]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[17] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[17],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[17],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[17]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[16] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[16],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[16],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[16]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[15] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[15],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[15],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[15]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[14] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[14],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[14],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[14]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[13] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[13],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[13],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[13]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[12] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[12],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[12],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[12]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[11] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[11],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[11],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[11]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[10] ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[10],                                 ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[10],                                 ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[10]                                  ;
; bank:inst25|reg:\Registers:0:regs|dataout[9]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[9],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[9],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[9]                                   ;
; bank:inst25|reg:\Registers:0:regs|dataout[8]  ; Stuck at GND                   ; bank:inst25|reg:\Registers:2:regs|dataout[8],                                  ;
;                                               ; due to stuck port clock_enable ; bank:inst25|reg:\Registers:1:regs|dataout[8],                                  ;
;                                               ;                                ; bank:inst25|reg:\Registers:3:regs|dataout[8]                                   ;
; IFID_Pipe:inst31|Instruction_Out[27]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[27], EXMEM:inst33|INSTRUCTION_O[27]                  ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[10]          ; Stuck at GND                   ; IDEX:inst32|RS2_O[10], EXMEM:inst33|RS2_O[10]                                  ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[9]           ; Stuck at GND                   ; IDEX:inst32|RS2_O[9], EXMEM:inst33|RS2_O[9]                                    ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[8]           ; Stuck at GND                   ; IDEX:inst32|RS2_O[8], EXMEM:inst33|RS2_O[8]                                    ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[7]           ; Stuck at GND                   ; IDEX:inst32|RS2_O[7], EXMEM:inst33|RS2_O[7]                                    ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[6]           ; Stuck at GND                   ; IDEX:inst32|RS2_O[6], EXMEM:inst33|RS2_O[6]                                    ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[5]           ; Stuck at GND                   ; IDEX:inst32|RS2_O[5], EXMEM:inst33|RS2_O[5]                                    ;
;                                               ; due to stuck port data_in      ;                                                                                ;
; IFID_Pipe:inst31|Instruction_Out[26]          ; Stuck at GND                   ; IDEX:inst32|INSTRUCTION_O[26], EXMEM:inst33|INSTRUCTION_O[26]                  ;
;                                               ; due to stuck port data_in      ;                                                                                ;
+-----------------------------------------------+--------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 338   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 103   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic             ;
+---------------------------------+----------------------+
; Register Name                   ; RAM Name             ;
+---------------------------------+----------------------+
; memory:inst22|ram_43_bypass[0]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[1]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[2]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[3]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[4]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[5]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[6]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[7]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[8]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[9]  ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[10] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[11] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[12] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[13] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[14] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[15] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[16] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[17] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[18] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[19] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[20] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[21] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[22] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[23] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[24] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[25] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[26] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[27] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[28] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[29] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[30] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[31] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[32] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[33] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[34] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[35] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[36] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[37] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[38] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[39] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[40] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[41] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[42] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[43] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[44] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[45] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[46] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[47] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[48] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[49] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[50] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[51] ; memory:inst22|ram~43 ;
; memory:inst22|ram_43_bypass[52] ; memory:inst22|ram~43 ;
+---------------------------------+----------------------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+-------------------------------+----------------------+------+
; Register Name                 ; Megafunction         ; Type ;
+-------------------------------+----------------------+------+
; memory:inst22|read_address[9] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[8] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[7] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[6] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[5] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[4] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[3] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[2] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[1] ; memory:inst22|ram~43 ; RAM  ;
; memory:inst22|read_address[0] ; memory:inst22|ram~43 ; RAM  ;
+-------------------------------+----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor|MUX4_1:inst16|Mux20   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |processor|MUX4_1:inst17|Mux21   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processor|UC:inst39|Reg_Wr      ;
; 34:1               ; 32 bits   ; 704 LEs       ; 192 LEs              ; 512 LEs                ; No         ; |processor|bank:inst25|DATA_OUT1 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for memory:inst22|altsyncram:ram_rtl_0|altsyncram_p5g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IFID_Pipe:inst31 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; wordsize       ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:inst23 ;
+----------------+-------------------+-----------------------+
; Parameter Name ; Value             ; Type                  ;
+----------------+-------------------+-----------------------+
; wordsize       ; 32                ; Signed Integer        ;
; bits_of_addr   ; 10                ; Signed Integer        ;
; mif_file       ; Packages/call.mif ; String                ;
+----------------+-------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:inst30 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; increment      ; 1     ; Signed Integer                ;
; wordsize       ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:inst18 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; wordsize       ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; large          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst34 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; large          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:inst22 ;
+----------------+--------------------+----------------------+
; Parameter Name ; Value              ; Type                 ;
+----------------+--------------------+----------------------+
; wordsize       ; 32                 ; Signed Integer       ;
; bits_of_addr   ; 10                 ; Signed Integer       ;
; mif_file       ; /Memory/memory.mif ; String               ;
+----------------+--------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst38 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; large          ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; wordsize       ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:0:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:1:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:2:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:3:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:4:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:5:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:6:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:7:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:8:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:9:regs ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:10:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:11:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:12:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:13:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:14:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:15:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:16:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:17:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:18:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:19:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:20:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:21:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:22:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:23:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:24:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:25:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:26:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:27:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:28:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:29:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:30:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:inst25|reg:\Registers:31:regs ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; wordsize       ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:inst3 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; large          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX:mux4to1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 4     ; Untyped                         ;
; WIDTHS         ; 2     ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:inst22|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Untyped                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 32                   ; Untyped                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; /Memory/memory.mif   ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_p5g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; memory:inst22|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                          ;
;     -- WIDTH_A                            ; 32                                 ;
;     -- NUMWORDS_A                         ; 1024                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 32                                 ;
;     -- NUMWORDS_B                         ; 1024                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ;
+-------------------------------------------+------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Oct 15 15:36:49 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off m1ps -c m1ps
Info: Found 2 design units, including 1 entities, in source file packages/mux2to1.vhd
    Info: Found design unit 1: mux2to1-structural
    Info: Found entity 1: mux2to1
Info: Found 2 design units, including 1 entities, in source file mm_toplevel/mm_toplevel.vhd
    Info: Found design unit 1: mM_toplevel-a_mM_toplevel
    Info: Found entity 1: mM_toplevel
Info: Found 1 design units, including 0 entities, in source file packages/pack.vhd
    Info: Found design unit 1: Processor
Info: Found 1 design units, including 1 entities, in source file packages/processor.bdf
    Info: Found entity 1: processor
Info: Found 2 design units, including 1 entities, in source file packages/sign_ext.vhd
    Info: Found design unit 1: sign_ext-Behaviour
    Info: Found entity 1: sign_ext
Info: Found 2 design units, including 1 entities, in source file idex.vhd
    Info: Found design unit 1: IDEX-BEHAVIOUR
    Info: Found entity 1: IDEX
Info: Found 2 design units, including 1 entities, in source file exmem.vhd
    Info: Found design unit 1: EXMEM-BEHAVIOUR
    Info: Found entity 1: EXMEM
Info: Found 2 design units, including 1 entities, in source file memwb.vhd
    Info: Found design unit 1: MEMWB-BEHAVIOUR
    Info: Found entity 1: MEMWB
Info: Found 2 design units, including 1 entities, in source file packages/forward_unit.vhd
    Info: Found design unit 1: FORWARD_UNIT-Behaviour
    Info: Found entity 1: FORWARD_UNIT
Info: Found 2 design units, including 1 entities, in source file packages/mux4_1.vhd
    Info: Found design unit 1: MUX4_1-Behaviour
    Info: Found entity 1: MUX4_1
Info: Found 2 design units, including 1 entities, in source file packages/hazard_detection.vhd
    Info: Found design unit 1: HAZARD_DETECTION-Behaviour
    Info: Found entity 1: HAZARD_DETECTION
Info: Found 2 design units, including 1 entities, in source file packages/ifid_pipe.vhd
    Info: Found design unit 1: IFID_Pipe-Behavior
    Info: Found entity 1: IFID_Pipe
Info: Elaborating entity "processor" for the top level hierarchy
Info: Elaborating entity "HAZARD_DETECTION" for hierarchy "HAZARD_DETECTION:inst24"
Warning (10492): VHDL Process Statement warning at Hazard_detection.vhd(16): signal "IDEX_MemRead" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Hazard_detection.vhd(17): signal "IDEX_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "IDEX" for hierarchy "IDEX:inst32"
Warning: Using design file packages/uc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: UC-Behavior
    Info: Found entity 1: UC
Info: Elaborating entity "UC" for hierarchy "UC:inst39"
Warning (10036): Verilog HDL or VHDL warning at uc.vhd(18): object "current_state" assigned a value but never read
Info (10041): Inferred latch for "current_state.EX" at uc.vhd(20)
Info (10041): Inferred latch for "current_state.DECODE" at uc.vhd(20)
Info (10041): Inferred latch for "current_state.FETCH" at uc.vhd(20)
Info: Elaborating entity "IFID_Pipe" for hierarchy "IFID_Pipe:inst31"
Warning: Using design file packages/memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: memory-RTL
    Info: Found entity 1: memory
Info: Elaborating entity "memory" for hierarchy "memory:inst23"
Warning: Using design file packages/pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: PC-Behavior
    Info: Found entity 1: PC
Info: Elaborating entity "PC" for hierarchy "PC:inst30"
Warning (10492): VHDL Process Statement warning at pc.vhd(31): signal "En" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file packages/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: ALU-Behavior
    Info: Found entity 1: ALU
Info: Elaborating entity "ALU" for hierarchy "ALU:inst18"
Info: Elaborating entity "MUX4_1" for hierarchy "MUX4_1:inst16"
Info: Elaborating entity "mux2to1" for hierarchy "mux2to1:inst2"
Info: Elaborating entity "MEMWB" for hierarchy "MEMWB:inst36"
Info: Elaborating entity "EXMEM" for hierarchy "EXMEM:inst33"
Info: Elaborating entity "memory" for hierarchy "memory:inst22"
Info: Elaborating entity "FORWARD_UNIT" for hierarchy "FORWARD_UNIT:inst19"
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(21): signal "EXMEM_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(22): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(23): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(27): signal "EXMEM_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(28): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(29): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(34): signal "MEMWB_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(35): signal "MEMWB_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(36): signal "EXMEM_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(36): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(37): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(38): signal "MEMWB_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(42): signal "MEMWB_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(43): signal "MEMWB_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(44): signal "EXMEM_RW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(44): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(45): signal "EXMEM_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Forward_unit.vhd(46): signal "MEMWB_Reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "mux2to1" for hierarchy "mux2to1:inst38"
Warning: Using design file packages/bank.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: bank-Behavior
    Info: Found entity 1: bank
Info: Elaborating entity "bank" for hierarchy "bank:inst25"
Warning (10492): VHDL Process Statement warning at bank.vhd(53): signal "WR_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(53): signal "WR_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(55): signal "WR_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(55): signal "WR_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(56): signal "DATA_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(60): signal "WR_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(60): signal "WR_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(62): signal "WR_EN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(62): signal "WR_ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at bank.vhd(63): signal "DATA_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file packages/reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: reg-Behavior
    Info: Found entity 1: reg
Info: Elaborating entity "reg" for hierarchy "bank:inst25|reg:\Registers:0:regs"
Info: Elaborating entity "sign_ext" for hierarchy "sign_ext:inst5"
Info: Elaborating entity "MUX" for hierarchy "MUX:mux4to1"
Info: Elaborated megafunction instantiation "MUX:mux4to1"
Info: Instantiated megafunction "MUX:mux4to1" with the following parameter:
    Info: Parameter "WIDTH" = "4"
    Info: Parameter "WIDTHS" = "2"
Info: Elaborating entity "lpm_mux" for hierarchy "MUX:mux4to1|lpm_mux:$00001"
Info: Elaborated megafunction instantiation "MUX:mux4to1|lpm_mux:$00001", which is child of megafunction instantiation "MUX:mux4to1"
Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf
    Info: Found entity 1: mux_omc
Info: Elaborating entity "mux_omc" for hierarchy "MUX:mux4to1|lpm_mux:$00001|mux_omc:auto_generated"
Warning: Inferred RAM node "memory:inst22|ram~43" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "memory:inst22|ram~43" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 32
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 1024
        Info: Parameter WIDTH_B set to 32
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_B set to 1024
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to /Memory/memory.mif
Info: Elaborated megafunction instantiation "memory:inst22|altsyncram:ram_rtl_0"
Info: Instantiated megafunction "memory:inst22|altsyncram:ram_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "/Memory/memory.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p5g1.tdf
    Info: Found entity 1: altsyncram_p5g1
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[31]" to the node "RSource1[31]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[30]" to the node "RSource1[30]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[29]" to the node "RSource1[29]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[28]" to the node "RSource1[28]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[27]" to the node "RSource1[27]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[26]" to the node "RSource1[26]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[25]" to the node "RSource1[25]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[24]" to the node "RSource1[24]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[23]" to the node "RSource1[23]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[22]" to the node "RSource1[22]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[21]" to the node "RSource1[21]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[20]" to the node "RSource1[20]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[19]" to the node "RSource1[19]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[18]" to the node "RSource1[18]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[17]" to the node "RSource1[17]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[16]" to the node "RSource1[16]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[15]" to the node "RSource1[15]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[14]" to the node "RSource1[14]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[13]" to the node "RSource1[13]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[12]" to the node "RSource1[12]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[11]" to the node "RSource1[11]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[10]" to the node "RSource1[10]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[9]" to the node "RSource1[9]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[8]" to the node "RSource1[8]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[7]" to the node "RSource1[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[6]" to the node "RSource1[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[5]" to the node "RSource1[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[4]" to the node "RSource1[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[3]" to the node "RSource1[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[2]" to the node "RSource1[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[1]" to the node "RSource1[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[0]" to the node "RSource1[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[31]" to the node "IDEX:inst32|RS1_O[31]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[30]" to the node "IDEX:inst32|RS1_O[30]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[29]" to the node "IDEX:inst32|RS1_O[29]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[28]" to the node "IDEX:inst32|RS1_O[28]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[27]" to the node "IDEX:inst32|RS1_O[27]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[26]" to the node "IDEX:inst32|RS1_O[26]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[25]" to the node "IDEX:inst32|RS1_O[25]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[24]" to the node "IDEX:inst32|RS1_O[24]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[23]" to the node "IDEX:inst32|RS1_O[23]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[22]" to the node "IDEX:inst32|RS1_O[22]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[21]" to the node "IDEX:inst32|RS1_O[21]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[20]" to the node "IDEX:inst32|RS1_O[20]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[19]" to the node "IDEX:inst32|RS1_O[19]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[18]" to the node "IDEX:inst32|RS1_O[18]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[17]" to the node "IDEX:inst32|RS1_O[17]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[16]" to the node "IDEX:inst32|RS1_O[16]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[15]" to the node "IDEX:inst32|RS1_O[15]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[14]" to the node "IDEX:inst32|RS1_O[14]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[13]" to the node "IDEX:inst32|RS1_O[13]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[12]" to the node "IDEX:inst32|RS1_O[12]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[11]" to the node "IDEX:inst32|RS1_O[11]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[10]" to the node "IDEX:inst32|RS1_O[10]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[9]" to the node "IDEX:inst32|RS1_O[9]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[8]" to the node "IDEX:inst32|RS1_O[8]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[7]" to the node "IDEX:inst32|RS1_O[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[6]" to the node "IDEX:inst32|RS1_O[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[5]" to the node "IDEX:inst32|RS1_O[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[4]" to the node "IDEX:inst32|RS1_O[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[3]" to the node "IDEX:inst32|RS1_O[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[2]" to the node "IDEX:inst32|RS1_O[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[1]" to the node "IDEX:inst32|RS1_O[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "bank:inst25|DATA_OUT1[0]" to the node "IDEX:inst32|RS1_O[0]" into a wire
Warning: Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[31]" to the node "mux2to1:inst3|OUTPUT[31]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[30]" to the node "mux2to1:inst3|OUTPUT[30]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[29]" to the node "mux2to1:inst3|OUTPUT[29]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[28]" to the node "mux2to1:inst3|OUTPUT[28]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[27]" to the node "mux2to1:inst3|OUTPUT[27]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[26]" to the node "mux2to1:inst3|OUTPUT[26]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[25]" to the node "mux2to1:inst3|OUTPUT[25]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[24]" to the node "mux2to1:inst3|OUTPUT[24]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[23]" to the node "mux2to1:inst3|OUTPUT[23]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[22]" to the node "mux2to1:inst3|OUTPUT[22]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[21]" to the node "mux2to1:inst3|OUTPUT[21]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[20]" to the node "mux2to1:inst3|OUTPUT[20]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[19]" to the node "mux2to1:inst3|OUTPUT[19]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[18]" to the node "mux2to1:inst3|OUTPUT[18]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[17]" to the node "mux2to1:inst3|OUTPUT[17]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[16]" to the node "mux2to1:inst3|OUTPUT[16]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[15]" to the node "mux2to1:inst3|OUTPUT[15]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[14]" to the node "mux2to1:inst3|OUTPUT[14]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[13]" to the node "mux2to1:inst3|OUTPUT[13]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[12]" to the node "mux2to1:inst3|OUTPUT[12]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[11]" to the node "mux2to1:inst3|OUTPUT[11]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[10]" to the node "mux2to1:inst3|OUTPUT[10]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[9]" to the node "mux2to1:inst3|OUTPUT[9]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[8]" to the node "mux2to1:inst3|OUTPUT[8]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[7]" to the node "mux2to1:inst3|OUTPUT[7]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[6]" to the node "mux2to1:inst3|OUTPUT[6]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[5]" to the node "mux2to1:inst3|OUTPUT[5]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[4]" to the node "mux2to1:inst3|OUTPUT[4]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[3]" to the node "mux2to1:inst3|OUTPUT[3]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[2]" to the node "mux2to1:inst3|OUTPUT[2]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[1]" to the node "mux2to1:inst3|OUTPUT[1]" into a wire
    Warning: Converted the fanout from the open-drain buffer "bank:inst25|DATA_OUT2[0]" to the node "mux2to1:inst3|OUTPUT[0]" into a wire
Warning: Reduced the following open-drain buffers that are fed by GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[31]" to the output pin "RSource2[31]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[30]" to the output pin "RSource2[30]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[29]" to the output pin "RSource2[29]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[28]" to the output pin "RSource2[28]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[27]" to the output pin "RSource2[27]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[26]" to the output pin "RSource2[26]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[25]" to the output pin "RSource2[25]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[24]" to the output pin "RSource2[24]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[23]" to the output pin "RSource2[23]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[22]" to the output pin "RSource2[22]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[21]" to the output pin "RSource2[21]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[20]" to the output pin "RSource2[20]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[19]" to the output pin "RSource2[19]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[18]" to the output pin "RSource2[18]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[17]" to the output pin "RSource2[17]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[16]" to the output pin "RSource2[16]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[15]" to the output pin "RSource2[15]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[14]" to the output pin "RSource2[14]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[13]" to the output pin "RSource2[13]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[12]" to the output pin "RSource2[12]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[11]" to the output pin "RSource2[11]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[10]" to the output pin "RSource2[10]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[9]" to the output pin "RSource2[9]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[8]" to the output pin "RSource2[8]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[7]" to the output pin "RSource2[7]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[6]" to the output pin "RSource2[6]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[5]" to the output pin "RSource2[5]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[4]" to the output pin "RSource2[4]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[3]" to the output pin "RSource2[3]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[2]" to the output pin "RSource2[2]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[1]" to the output pin "RSource2[1]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "bank:inst25|DATA_OUT2[0]" to the output pin "RSource2[0]" to GND
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC_Ld_En" is stuck at GND
    Warning (13410): Pin "DM_Wr" is stuck at GND
    Warning (13410): Pin "instruction[30]" is stuck at GND
    Warning (13410): Pin "instruction[27]" is stuck at GND
    Warning (13410): Pin "instruction[26]" is stuck at GND
    Warning (13410): Pin "instruction[25]" is stuck at GND
    Warning (13410): Pin "instruction[24]" is stuck at GND
    Warning (13410): Pin "instruction[23]" is stuck at GND
    Warning (13410): Pin "instruction[15]" is stuck at GND
    Warning (13410): Pin "instruction[14]" is stuck at GND
    Warning (13410): Pin "instruction[13]" is stuck at GND
    Warning (13410): Pin "instruction[12]" is stuck at GND
    Warning (13410): Pin "instruction[11]" is stuck at GND
    Warning (13410): Pin "instruction[10]" is stuck at GND
    Warning (13410): Pin "instruction[9]" is stuck at GND
    Warning (13410): Pin "instruction[8]" is stuck at GND
    Warning (13410): Pin "instruction[7]" is stuck at GND
    Warning (13410): Pin "instruction[6]" is stuck at GND
    Warning (13410): Pin "instruction[5]" is stuck at GND
    Warning (13410): Pin "we" is stuck at GND
    Warning (13410): Pin "Reg2[31]" is stuck at GND
    Warning (13410): Pin "Reg2[30]" is stuck at GND
    Warning (13410): Pin "Reg2[29]" is stuck at GND
    Warning (13410): Pin "Reg2[28]" is stuck at GND
    Warning (13410): Pin "Reg2[27]" is stuck at GND
    Warning (13410): Pin "Reg2[26]" is stuck at GND
    Warning (13410): Pin "Reg2[25]" is stuck at GND
    Warning (13410): Pin "Reg2[24]" is stuck at GND
    Warning (13410): Pin "Reg2[23]" is stuck at GND
    Warning (13410): Pin "Reg2[22]" is stuck at GND
    Warning (13410): Pin "Reg2[21]" is stuck at GND
    Warning (13410): Pin "Reg2[20]" is stuck at GND
    Warning (13410): Pin "Reg2[19]" is stuck at GND
    Warning (13410): Pin "Reg2[18]" is stuck at GND
    Warning (13410): Pin "Reg2[17]" is stuck at GND
    Warning (13410): Pin "Reg2[16]" is stuck at GND
    Warning (13410): Pin "Reg2[15]" is stuck at GND
    Warning (13410): Pin "Reg2[14]" is stuck at GND
    Warning (13410): Pin "Reg2[13]" is stuck at GND
    Warning (13410): Pin "Reg2[12]" is stuck at GND
    Warning (13410): Pin "Reg2[11]" is stuck at GND
    Warning (13410): Pin "Reg2[10]" is stuck at GND
    Warning (13410): Pin "Reg2[9]" is stuck at GND
    Warning (13410): Pin "Reg2[8]" is stuck at GND
    Warning (13410): Pin "Reg2[7]" is stuck at GND
    Warning (13410): Pin "Reg2[6]" is stuck at GND
    Warning (13410): Pin "Reg2[5]" is stuck at GND
    Warning (13410): Pin "FWDA[1]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[30]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[27]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[26]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[25]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[24]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[23]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[15]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[14]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[13]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[12]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[11]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[10]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[9]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[8]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[7]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[6]" is stuck at GND
    Warning (13410): Pin "IM_instruction_out[5]" is stuck at GND
    Warning (13410): Pin "RSource2[31]" is stuck at GND
    Warning (13410): Pin "RSource2[30]" is stuck at GND
    Warning (13410): Pin "RSource2[29]" is stuck at GND
    Warning (13410): Pin "RSource2[28]" is stuck at GND
    Warning (13410): Pin "RSource2[27]" is stuck at GND
    Warning (13410): Pin "RSource2[26]" is stuck at GND
    Warning (13410): Pin "RSource2[25]" is stuck at GND
    Warning (13410): Pin "RSource2[24]" is stuck at GND
    Warning (13410): Pin "RSource2[23]" is stuck at GND
    Warning (13410): Pin "RSource2[22]" is stuck at GND
    Warning (13410): Pin "RSource2[21]" is stuck at GND
    Warning (13410): Pin "RSource2[20]" is stuck at GND
    Warning (13410): Pin "RSource2[19]" is stuck at GND
    Warning (13410): Pin "RSource2[18]" is stuck at GND
    Warning (13410): Pin "RSource2[17]" is stuck at GND
    Warning (13410): Pin "RSource2[16]" is stuck at GND
    Warning (13410): Pin "RSource2[15]" is stuck at GND
    Warning (13410): Pin "RSource2[14]" is stuck at GND
    Warning (13410): Pin "RSource2[13]" is stuck at GND
    Warning (13410): Pin "RSource2[12]" is stuck at GND
    Warning (13410): Pin "RSource2[11]" is stuck at GND
    Warning (13410): Pin "RSource2[10]" is stuck at GND
    Warning (13410): Pin "RSource2[9]" is stuck at GND
    Warning (13410): Pin "RSource2[8]" is stuck at GND
    Warning (13410): Pin "RSource2[7]" is stuck at GND
    Warning (13410): Pin "RSource2[6]" is stuck at GND
    Warning (13410): Pin "RSource2[5]" is stuck at GND
    Warning (13410): Pin "RSource2[4]" is stuck at GND
    Warning (13410): Pin "RSource2[3]" is stuck at GND
    Warning (13410): Pin "RSource2[2]" is stuck at GND
    Warning (13410): Pin "RSource2[1]" is stuck at GND
    Warning (13410): Pin "RSource2[0]" is stuck at GND
Info: 150 registers lost all their fanouts during netlist optimizations. The first 150 are displayed below.
    Info: Register "EXMEM:inst33|INSTRUCTION_O[28]" lost all its fanouts during netlist optimizations.
    Info: Register "IDEX:inst32|INSTRUCTION_O[28]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[1]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[2]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[3]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[4]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[5]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[6]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[7]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[8]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[9]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[10]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[11]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[12]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[13]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[14]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[15]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[16]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[17]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[18]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[19]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[20]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[21]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[22]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[23]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[24]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[25]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[26]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[27]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[28]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[29]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[30]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[31]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[32]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[33]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[34]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[35]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[36]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[37]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[38]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[39]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[40]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[41]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[42]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[43]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[44]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[45]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[46]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[47]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[48]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[49]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[50]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[51]" lost all its fanouts during netlist optimizations.
    Info: Register "memory:inst22|ram_43_bypass[52]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[31]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[31]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[30]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[30]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[29]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[29]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[28]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[28]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[27]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[27]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[26]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[26]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[25]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[25]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[24]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[24]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[23]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[23]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[22]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[22]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[21]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[21]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[20]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[20]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[19]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[19]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[18]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[18]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[17]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[17]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[16]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[16]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[15]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[15]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[14]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[14]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[13]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[13]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[12]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[12]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[11]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[11]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[10]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[10]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[9]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[9]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[8]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[8]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[7]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[7]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[6]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[6]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[5]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[5]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[4]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[4]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[3]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[3]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[2]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[2]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[1]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[1]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:2:regs|dataout[0]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:1:regs|dataout[0]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[31]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[30]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[29]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[28]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[27]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[26]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[25]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[24]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[23]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[22]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[21]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[20]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[19]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[18]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[17]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[16]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[15]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[14]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[13]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[12]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[11]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[10]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[9]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[8]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[7]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[6]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[5]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[4]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[3]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[2]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[1]" lost all its fanouts during netlist optimizations.
    Info: Register "bank:inst25|reg:\Registers:3:regs|dataout[0]" lost all its fanouts during netlist optimizations.
Info: Implemented 790 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 254 output pins
    Info: Implemented 502 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 268 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Tue Oct 15 15:36:53 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:07


