
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1460.27

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: regs[1921]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: regs[1921]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ regs[1921]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.38   16.97   35.26   35.26 ^ regs[1921]$_DFF_P_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _00048_ (net)
                 16.97    0.00   35.26 ^ _64818_/A1 (OAI22x1_ASAP7_75t_R)
     1    0.55    7.54    7.71   42.97 v _64818_/Y (OAI22x1_ASAP7_75t_R)
                                         regs_nxt[1921] (net)
                  7.54    0.00   42.97 v regs[1921]$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 42.97   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ regs[1921]$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.51    8.51   library hold time
                                  8.51   data required time
-----------------------------------------------------------------------------
                                  8.51   data required time
                                -42.97   data arrival time
-----------------------------------------------------------------------------
                                 34.46   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_addr_B[0] (input port clocked by clk)
Endpoint: data_out_B[94] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
  1026  468.32    0.00    0.00 1000.00 ^ rd_addr_B[0] (in)
                                         rd_addr_B[0] (net)
                  0.00    0.00 1000.00 ^ _49765_/A (INVx1_ASAP7_75t_R)
  1024  449.68 2189.86 1040.31 2040.31 v _49765_/Y (INVx1_ASAP7_75t_R)
                                         _11944_ (net)
               2189.86    0.00 2040.31 v _55892_/C (OA211x2_ASAP7_75t_R)
     1    0.62   59.42  395.23 2435.54 v _55892_/Y (OA211x2_ASAP7_75t_R)
                                         _17950_ (net)
                 59.42    0.00 2435.54 v _55895_/A1 (OA21x2_ASAP7_75t_R)
     1    0.63    7.35   24.83 2460.37 v _55895_/Y (OA21x2_ASAP7_75t_R)
                                         _17953_ (net)
                  7.35    0.00 2460.37 v _55896_/B (AO21x1_ASAP7_75t_R)
     1    0.55    7.87   14.98 2475.35 v _55896_/Y (AO21x1_ASAP7_75t_R)
                                         _17954_ (net)
                  7.87    0.00 2475.35 v _55897_/E (OR5x1_ASAP7_75t_R)
     1    0.44   15.19   36.93 2512.28 v _55897_/Y (OR5x1_ASAP7_75t_R)
                                         _17955_ (net)
                 15.19    0.00 2512.28 v _55898_/C (OA211x2_ASAP7_75t_R)
     1    0.00    8.34   27.45 2539.73 v _55898_/Y (OA211x2_ASAP7_75t_R)
                                         data_out_B[94] (net)
                  8.34    0.00 2539.73 v data_out_B[94] (out)
                               2539.73   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -2539.73   data arrival time
-----------------------------------------------------------------------------
                               1460.27   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_addr_B[0] (input port clocked by clk)
Endpoint: data_out_B[94] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
  1026  468.32    0.00    0.00 1000.00 ^ rd_addr_B[0] (in)
                                         rd_addr_B[0] (net)
                  0.00    0.00 1000.00 ^ _49765_/A (INVx1_ASAP7_75t_R)
  1024  449.68 2189.86 1040.31 2040.31 v _49765_/Y (INVx1_ASAP7_75t_R)
                                         _11944_ (net)
               2189.86    0.00 2040.31 v _55892_/C (OA211x2_ASAP7_75t_R)
     1    0.62   59.42  395.23 2435.54 v _55892_/Y (OA211x2_ASAP7_75t_R)
                                         _17950_ (net)
                 59.42    0.00 2435.54 v _55895_/A1 (OA21x2_ASAP7_75t_R)
     1    0.63    7.35   24.83 2460.37 v _55895_/Y (OA21x2_ASAP7_75t_R)
                                         _17953_ (net)
                  7.35    0.00 2460.37 v _55896_/B (AO21x1_ASAP7_75t_R)
     1    0.55    7.87   14.98 2475.35 v _55896_/Y (AO21x1_ASAP7_75t_R)
                                         _17954_ (net)
                  7.87    0.00 2475.35 v _55897_/E (OR5x1_ASAP7_75t_R)
     1    0.44   15.19   36.93 2512.28 v _55897_/Y (OR5x1_ASAP7_75t_R)
                                         _17955_ (net)
                 15.19    0.00 2512.28 v _55898_/C (OA211x2_ASAP7_75t_R)
     1    0.00    8.34   27.45 2539.73 v _55898_/Y (OA211x2_ASAP7_75t_R)
                                         data_out_B[94] (net)
                  8.34    0.00 2539.73 v data_out_B[94] (out)
                               2539.73   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -2539.73   data arrival time
-----------------------------------------------------------------------------
                               1460.27   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.90e-03   4.09e-04   6.28e-07   2.31e-03  54.0%
Combinational          1.33e-03   6.36e-04   2.52e-06   1.97e-03  46.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.23e-03   1.05e-03   3.15e-06   4.28e-03 100.0%
                          75.5%      24.5%       0.1%
