//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Fri Sep 20 10:48:22 2013

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               35      180      19.44%
Global Buffers                    1       4        25.00%
LUTs                              4       1536      0.26%
CLB Slices                        2       768       0.26%
Dffs or Latches                   1       1536      0.07%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

************************************************************

Library: work    Cell: high_address_check    View: INTERFACE

************************************************************

  Cell    Library  References     Total Area

 BUFGP    xcv     1 x
 FDC      xcv     1 x      1      1 Dffs or Latches
 IBUF     xcv     9 x
 LUT1     xcv     1 x      1      1 LUTs
 LUT2     xcv     1 x      1      1 LUTs
 LUT4     xcv     2 x      1      2 LUTs
 OBUF     xcv     1 x

 Number of ports :                      35
 Number of nets :                       26
 Number of instances :                  16
 Number of references to this view :     0

Total accumulated area : 
 Number of Dffs or Latches :             1
 Number of LUTs :                        4
 Number of gates :                       3
 Number of accumulated instances :      16


*****************************
 IO Register Mapping Report
*****************************
Design: work.high_address_check.INTERFACE

+----------------+-----------+----------+----------+----------+
| Port           | Direction |   INFF   |  OUTFF   |  TRIFF   |
+----------------+-----------+----------+----------+----------+
| clk            | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| rstN           | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(31)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(30)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(29)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(28)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(27)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(26)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(25)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(24)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(23)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(22)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(21)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(20)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(19)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(18)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(17)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(16)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(15)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(14)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(13)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(12)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(11)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(10)    | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(9)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(8)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(7)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(6)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(5)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(4)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(3)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(2)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(1)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| address(0)     | Input     |          |          |          |
+----------------+-----------+----------+----------+----------+
| high_addr      | Output    |          |          |          |
+----------------+-----------+----------+----------+----------+
Total registers mapped: 0
