==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z035-ffg676-2'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'hls_src/dndAccel.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls_src/dndAccel.cpp:4830:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: hls_src/dndAccel.cpp:4877:2
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls_src/dndAccel.cpp:4878:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: hls_src/dndAccel.cpp:4878:15
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: hls_src/dndAccel.cpp:4876:2
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file hls_src/dndAccel.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 948.117 ; gain = 852.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 948.117 ; gain = 852.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePixScale2' (hls_src/dndAccel.cpp:970).
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePixScale1' (hls_src/dndAccel.cpp:946).
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePixScale0' (hls_src/dndAccel.cpp:919).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePixScale2' (hls_src/dndAccel.cpp:973).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePixScale1' (hls_src/dndAccel.cpp:949).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePixScale0' (hls_src/dndAccel.cpp:924).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4188).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4179).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4170).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4160).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2339).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2325).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2311).
INFO: [XFORM 203-603] Inlining function 'writePixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2297).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4192).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4190).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4183).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4181).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4174).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4172).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4164).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4162).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2344).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2342).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2330).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2328).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2316).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2314).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2302).
INFO: [XFORM 203-603] Inlining function 'resetPixScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2300).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockColsScale2' (hls_src/dndAccel.cpp:1151).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockColsScale2' (hls_src/dndAccel.cpp:1143).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockColsScale1' (hls_src/dndAccel.cpp:1093).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockColsScale1' (hls_src/dndAccel.cpp:1085).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (hls_src/dndAccel.cpp:1033).
INFO: [XFORM 203-603] Inlining function 'readPixFromTwoCols' into 'readBlockCols' (hls_src/dndAccel.cpp:1025).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2347).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2333).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2319).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale2' into 'rwSlicesScale2' (hls_src/dndAccel.cpp:2305).
INFO: [XFORM 203-603] Inlining function 'rwSlicesScale2' into 'rwSlicesScale2WithSelect' (hls_src/dndAccel.cpp:4145).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4122).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4113).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4104).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4095).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2186).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2172).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2158).
INFO: [XFORM 203-603] Inlining function 'writePixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2144).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4126).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4124).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4117).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4115).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4108).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4106).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4099).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4097).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2191).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2189).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2177).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2175).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2163).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2161).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2149).
INFO: [XFORM 203-603] Inlining function 'resetPixScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2147).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2194).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2180).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2166).
INFO: [XFORM 203-603] Inlining function 'readBlockColsScale1' into 'rwSlicesScale1' (hls_src/dndAccel.cpp:2152).
INFO: [XFORM 203-603] Inlining function 'rwSlicesScale1' into 'rwSlicesScale1WithSelect' (hls_src/dndAccel.cpp:4078).
INFO: [XFORM 203-603] Inlining function 'reOrderStreamScale1' into 'reOrderStreamScale1WithSelect' (hls_src/dndAccel.cpp:4230).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4054).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4045).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4036).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4026).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2022).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2005).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1987).
INFO: [XFORM 203-603] Inlining function 'writePixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1970).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4058).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4056).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4049).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4047).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4040).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4038).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4030).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4028).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2027).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2025).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2010).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2008).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1992).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1990).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1975).
INFO: [XFORM 203-603] Inlining function 'resetPixScale0' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1973).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2032).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:2015).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1997).
INFO: [XFORM 203-603] Inlining function 'readBlockCols' into 'rwSlicesScale0' (hls_src/dndAccel.cpp:1980).
INFO: [XFORM 203-603] Inlining function 'rwSlicesScale0' into 'rwSlicesScale0WithSelect' (hls_src/dndAccel.cpp:4008).
INFO: [XFORM 203-603] Inlining function 'reOrderStreamScale0' into 'reOrderStreamScale0WithSelect' (hls_src/dndAccel.cpp:4212).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:56 . Memory (MB): peak = 948.117 ; gain = 852.004
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] hls_src/dndAccel.cpp:766: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:01:10 . Memory (MB): peak = 948.117 ; gain = 852.004
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:2270) in function 'rwSlicesScale2WithSelect' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:2115) in function 'rwSlicesScale1WithSelect' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:1941) in function 'rwSlicesScale0WithSelect' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (hls_src/dndAccel.cpp:1358) in function 'rotateSliceAllScales' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'rotateSliceResetLoop' (hls_src/dndAccel.cpp:1367) in function 'rotateSliceAllScales' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (hls_src/dndAccel.cpp:2526) in function 'reOrderStreamScale1WithSelect' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (hls_src/dndAccel.cpp:2433) in function 'reOrderStreamScale0WithSelect' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'minWide' (hls_src/dndAccel.cpp:731).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'colStreamToColSum_label2' (hls_src/dndAccel.cpp:2785) in function 'colStreamToColSumScale2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'colStreamToColSum_label2' (hls_src/dndAccel.cpp:2703) in function 'colStreamToColSumScale1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'colStreamToColSum_label2' (hls_src/dndAccel.cpp:2616) in function 'colStreamToColSumScale0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'accumulateStream_label3' (hls_src/dndAccel.cpp:3102) in function 'accumulateStreamScale2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'accumulateStream_label3' (hls_src/dndAccel.cpp:2983) in function 'accumulateStreamScale1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'accumulateStream_label3' (hls_src/dndAccel.cpp:2860) in function 'accumulateStreamScale0' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colZeroCntScale0' (hls_src/dndAccel.cpp:480).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSumScale0' (hls_src/dndAccel.cpp:276).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadScale0' (hls_src/dndAccel.cpp:130).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSumScale0' (hls_src/dndAccel.cpp:49).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (hls_src/dndAccel.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colZeroCntScale1' (hls_src/dndAccel.cpp:557).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSumScale1' (hls_src/dndAccel.cpp:317).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadScale1' (hls_src/dndAccel.cpp:165).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSumScale1' (hls_src/dndAccel.cpp:64).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (hls_src/dndAccel.cpp:69) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'min' (hls_src/dndAccel.cpp:710).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colZeroCntScale2' (hls_src/dndAccel.cpp:634).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'colSADSumScale2' (hls_src/dndAccel.cpp:358).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadScale2' (hls_src/dndAccel.cpp:200).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sadSumScale2' (hls_src/dndAccel.cpp:79).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'calOFLoop2' (hls_src/dndAccel.cpp:84) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'readWiderBitsLoop' (hls_src/dndAccel.cpp:758) in function 'rwSlicesScale2WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'writeWiderBitsLoop' (hls_src/dndAccel.cpp:802) in function 'rwSlicesScale2WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoop' (hls_src/dndAccel.cpp:1142) in function 'rwSlicesScale2WithSelect' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'readTwoColsWiderBitsLoop' (hls_src/dndAccel.cpp:784) in function 'rwSlicesScale2WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoopWithInitOffset' (hls_src/dndAccel.cpp:1150) in function 'rwSlicesScale2WithSelect' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.17' (hls_src/dndAccel.cpp:2353) in function 'rwSlicesScale2WithSelect' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'readWiderBitsLoop' (hls_src/dndAccel.cpp:758) in function 'rwSlicesScale1WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'writeWiderBitsLoop' (hls_src/dndAccel.cpp:802) in function 'rwSlicesScale1WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoop' (hls_src/dndAccel.cpp:1084) in function 'rwSlicesScale1WithSelect' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'readTwoColsWiderBitsLoop' (hls_src/dndAccel.cpp:784) in function 'rwSlicesScale1WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoopWithInitOffset' (hls_src/dndAccel.cpp:1092) in function 'rwSlicesScale1WithSelect' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.17' (hls_src/dndAccel.cpp:2197) in function 'rwSlicesScale1WithSelect' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'readWiderBitsLoop' (hls_src/dndAccel.cpp:758) in function 'rwSlicesScale0WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'writeWiderBitsLoop' (hls_src/dndAccel.cpp:802) in function 'rwSlicesScale0WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoop' (hls_src/dndAccel.cpp:1024) in function 'rwSlicesScale0WithSelect' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'readTwoColsWiderBitsLoop' (hls_src/dndAccel.cpp:784) in function 'rwSlicesScale0WithSelect' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'readRefLoopWithInitOffset' (hls_src/dndAccel.cpp:1032) in function 'rwSlicesScale0WithSelect' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.17' (hls_src/dndAccel.cpp:2036) in function 'rwSlicesScale0WithSelect' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (hls_src/dndAccel.cpp:1358) in function 'rotateSliceAllScales' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_src/dndAccel.cpp:1370) in function 'rotateSliceAllScales' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (hls_src/dndAccel.cpp:2538) in function 'reOrderStreamScale1WithSelect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (hls_src/dndAccel.cpp:2572) in function 'reOrderStreamScale1WithSelect' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (hls_src/dndAccel.cpp:2445) in function 'reOrderStreamScale0WithSelect' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (hls_src/dndAccel.cpp:2479) in function 'reOrderStreamScale0WithSelect' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'minLoop' (hls_src/dndAccel.cpp:739) in function 'minWide' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (hls_src/dndAccel.cpp:2814) in function 'colStreamToColSumScale2' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (hls_src/dndAccel.cpp:2827) in function 'colStreamToColSumScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'NPCLoop' (hls_src/dndAccel.cpp:2706) in function 'colStreamToColSumScale1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (hls_src/dndAccel.cpp:2725) in function 'colStreamToColSumScale1' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (hls_src/dndAccel.cpp:2738) in function 'colStreamToColSumScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'NPCLoop' (hls_src/dndAccel.cpp:2619) in function 'colStreamToColSumScale0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (hls_src/dndAccel.cpp:2638) in function 'colStreamToColSumScale0' completely with a factor of 31.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (hls_src/dndAccel.cpp:2651) in function 'colStreamToColSumScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (hls_src/dndAccel.cpp:3125) in function 'accumulateStreamScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (hls_src/dndAccel.cpp:3161) in function 'accumulateStreamScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (hls_src/dndAccel.cpp:3171) in function 'accumulateStreamScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'NPCLoop' (hls_src/dndAccel.cpp:2997) in function 'accumulateStreamScale1' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (hls_src/dndAccel.cpp:3013) in function 'accumulateStreamScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (hls_src/dndAccel.cpp:3038) in function 'accumulateStreamScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (hls_src/dndAccel.cpp:3072) in function 'accumulateStreamScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'NPCLoop' (hls_src/dndAccel.cpp:2874) in function 'accumulateStreamScale0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (hls_src/dndAccel.cpp:2890) in function 'accumulateStreamScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (hls_src/dndAccel.cpp:2915) in function 'accumulateStreamScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (hls_src/dndAccel.cpp:2949) in function 'accumulateStreamScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (hls_src/dndAccel.cpp:492) in function 'colZeroCntScale0' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (hls_src/dndAccel.cpp:496) in function 'colZeroCntScale0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:511) in function 'colZeroCntScale0' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_src/dndAccel.cpp:514) in function 'colZeroCntScale0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (hls_src/dndAccel.cpp:520) in function 'colZeroCntScale0' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (hls_src/dndAccel.cpp:532) in function 'colZeroCntScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (hls_src/dndAccel.cpp:535) in function 'colZeroCntScale0' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'colSADSumLoop' (hls_src/dndAccel.cpp:300) in function 'colSADSumScale0' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'colSADSumInnerLoop' (hls_src/dndAccel.cpp:306) in function 'colSADSumScale0' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'calOFDSPLoop' (hls_src/dndAccel.cpp:147) in function 'sadScale0' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:153) in function 'sadScale0' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'calOFLoop2' (hls_src/dndAccel.cpp:54) in function 'sadSumScale0' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (hls_src/dndAccel.cpp:569) in function 'colZeroCntScale1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (hls_src/dndAccel.cpp:573) in function 'colZeroCntScale1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:588) in function 'colZeroCntScale1' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_src/dndAccel.cpp:591) in function 'colZeroCntScale1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (hls_src/dndAccel.cpp:597) in function 'colZeroCntScale1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (hls_src/dndAccel.cpp:609) in function 'colZeroCntScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (hls_src/dndAccel.cpp:612) in function 'colZeroCntScale1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'colSADSumLoop' (hls_src/dndAccel.cpp:341) in function 'colSADSumScale1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'colSADSumInnerLoop' (hls_src/dndAccel.cpp:347) in function 'colSADSumScale1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'calOFDSPLoop' (hls_src/dndAccel.cpp:182) in function 'sadScale1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:188) in function 'sadScale1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'calOFLoop2' (hls_src/dndAccel.cpp:69) in function 'sadSumScale1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'minLoop' (hls_src/dndAccel.cpp:718) in function 'min' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (hls_src/dndAccel.cpp:646) in function 'colZeroCntScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (hls_src/dndAccel.cpp:650) in function 'colZeroCntScale2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:665) in function 'colZeroCntScale2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (hls_src/dndAccel.cpp:668) in function 'colZeroCntScale2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (hls_src/dndAccel.cpp:674) in function 'colZeroCntScale2' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (hls_src/dndAccel.cpp:686) in function 'colZeroCntScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (hls_src/dndAccel.cpp:689) in function 'colZeroCntScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'colSADSumLoop' (hls_src/dndAccel.cpp:382) in function 'colSADSumScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'colSADSumInnerLoop' (hls_src/dndAccel.cpp:388) in function 'colSADSumScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'calOFDSPLoop' (hls_src/dndAccel.cpp:217) in function 'sadScale2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (hls_src/dndAccel.cpp:223) in function 'sadScale2' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'calOFLoop2' (hls_src/dndAccel.cpp:84) in function 'sadSumScale2' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (hls_src/dndAccel.cpp:205) automatically.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (hls_src/dndAccel.cpp:170) automatically.
INFO: [XFORM 203-102] Partitioning array 'sum.V' (hls_src/dndAccel.cpp:135) automatically.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlicesScale2.V' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlicesScale1.V' : incorrect partition factor 1.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlices.V' : incorrect partition factor 1.
INFO: [XFORM 203-131] Reshaping array 'out2Scale2.V' (hls_src/dndAccel.cpp:2265) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out1Scale2.V' (hls_src/dndAccel.cpp:2264) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out2Scale1.V' (hls_src/dndAccel.cpp:2107) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out1Scale1.V' (hls_src/dndAccel.cpp:2106) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out1.V' (hls_src/dndAccel.cpp:1930) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out2.V' (hls_src/dndAccel.cpp:1931) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'lastSumDataScale2.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'inputData' (hls_src/dndAccel.cpp:3109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlicesScale2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlicesScale1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'areaEventRegs'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlockCol.V' (hls_src/dndAccel.cpp:2510) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tagBlockCol.V' (hls_src/dndAccel.cpp:2510) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refBlockCol.V' (hls_src/dndAccel.cpp:2417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tagBlockCol.V' (hls_src/dndAccel.cpp:2417) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refTagValidPixCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tagColValidCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (hls_src/dndAccel.cpp:2630) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (hls_src/dndAccel.cpp:2629) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (hls_src/dndAccel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (hls_src/dndAccel.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refTagValidPixCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tagColValidCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (hls_src/dndAccel.cpp:2717) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (hls_src/dndAccel.cpp:2716) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (hls_src/dndAccel.cpp:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (hls_src/dndAccel.cpp:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'refTagValidPixCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tagColValidCnt'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in2.V' (hls_src/dndAccel.cpp:2806) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in1.V' (hls_src/dndAccel.cpp:2805) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input1.V' (hls_src/dndAccel.cpp:383) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input2.V' (hls_src/dndAccel.cpp:383) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'EVABMOFStreamWithControl', detected/extracted 21 process function(s): 
	 'EVABMOFStreamWithControl.entry485'
	 'Block__proc'
	 'truncateStreamWithControl'
	 'rotateSliceAllScales'
	 'rwSlicesScale2WithSelect'
	 'colStreamToColSumScale2WithSelect'
	 'accumulateStreamScale2WithSelect'
	 'findStreamMinScale2WithSelect'
	 'getInitOffsetForNextScale1WithSelect'
	 'rwSlicesScale1WithSelect'
	 'reOrderStreamScale1WithSelect'
	 'colStreamToColSumScale1WithSelect'
	 'accumulateStreamScale1WithSelect'
	 'findStreamMinScale1WithSelect'
	 'getInitOffsetForNextScale0WithSelect'
	 'rwSlicesScale0WithSelect'
	 'reOrderStreamScale0WithSelect'
	 'colStreamToColSumScale0WithSelect'
	 'accumulateStreamScale0WithSelect'
	 'findStreamMinScale0WithSelect'
	 'Block__proc467'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:2567:27) to (hls_src/dndAccel.cpp:2569:3) in function 'reOrderStreamScale1WithSelect'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:2474:27) to (hls_src/dndAccel.cpp:2476:3) in function 'reOrderStreamScale0WithSelect'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:3282:16) to (hls_src/dndAccel.cpp:3290:3) in function 'findStreamMinScale2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:3247:16) to (hls_src/dndAccel.cpp:3255:3) in function 'findStreamMinScale1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:3211:16) to (hls_src/dndAccel.cpp:3219:3) in function 'findStreamMinScale0'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:2860:4) to (hls_src/dndAccel.cpp:2913:4) in function 'accumulateStreamScale0'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hls_src/dndAccel.cpp:3803:9) in function 'feedbackAndCombineOutputStream'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSumScale2' (hls_src/dndAccel.cpp:79)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSumScale1' (hls_src/dndAccel.cpp:64)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sadSumScale0' (hls_src/dndAccel.cpp:49)...21 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'colZeroCntScale2' (hls_src/dndAccel.cpp:634)...99 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'colZeroCntScale1' (hls_src/dndAccel.cpp:557)...191 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'colZeroCntScale0' (hls_src/dndAccel.cpp:480)...366 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'accumulateStreamScale1' (hls_src/dndAccel.cpp:2970)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'accumulateStreamScale0' (hls_src/dndAccel.cpp:2847)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'feedbackAndCombineOutputStream' (hls_src/dndAccel.cpp:3736)...18 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:23 ; elapsed = 00:04:04 . Memory (MB): peak = 948.117 ; gain = 852.004
INFO: [XFORM 203-541] Flattening a loop nest 'feedbackReadOFLoop' (hls_src/dndAccel.cpp:3322:4) in function 'feedback'.
INFO: [XFORM 203-541] Flattening a loop nest 'colStreamToColSum_label1' (hls_src/dndAccel.cpp:2783:3) in function 'colStreamToColSumScale2'.
INFO: [XFORM 203-541] Flattening a loop nest 'colStreamToColSum_label1' (hls_src/dndAccel.cpp:2701:3) in function 'colStreamToColSumScale1'.
INFO: [XFORM 203-541] Flattening a loop nest 'colStreamToColSum_label1' (hls_src/dndAccel.cpp:2614:3) in function 'colStreamToColSumScale0'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (hls_src/dndAccel.cpp:3099:15) in function 'accumulateStreamScale2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (hls_src/dndAccel.cpp:2980:15) in function 'accumulateStreamScale1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (hls_src/dndAccel.cpp:2857:15) in function 'accumulateStreamScale0'.
WARNING: [XFORM 203-631] Renaming function 'truncateStreamWithControl' to 'truncateStreamWithCo' (hls_src/dndAccel.cpp:3709:1)
WARNING: [XFORM 203-631] Renaming function 'rwSlicesScale2WithSelect' to 'rwSlicesScale2WithSe' (hls_src/dndAccel.cpp:764:21)
WARNING: [XFORM 203-631] Renaming function 'rwSlicesScale1WithSelect' to 'rwSlicesScale1WithSe' (hls_src/dndAccel.cpp:764:3)
WARNING: [XFORM 203-631] Renaming function 'rwSlicesScale0WithSelect' to 'rwSlicesScale0WithSe' (hls_src/dndAccel.cpp:764:3)
WARNING: [XFORM 203-631] Renaming function 'reOrderStreamScale1WithSelect' to 'reOrderStreamScale1W' (hls_src/dndAccel.cpp:2526:86)
WARNING: [XFORM 203-631] Renaming function 'reOrderStreamScale0WithSelect' to 'reOrderStreamScale0W' (hls_src/dndAccel.cpp:2433:86)
WARNING: [XFORM 203-631] Renaming function 'getInitOffsetForNextScale1WithSelect' to 'getInitOffsetForNext' (hls_src/dndAccel.cpp:4439:2)
WARNING: [XFORM 203-631] Renaming function 'getInitOffsetForNextScale0WithSelect' to 'getInitOffsetForNext.1' (hls_src/dndAccel.cpp:4475:2)
WARNING: [XFORM 203-631] Renaming function 'findStreamMinScale2WithSelect' to 'findStreamMinScale2W' (hls_src/dndAccel.cpp:4419:2)
WARNING: [XFORM 203-631] Renaming function 'findStreamMinScale1WithSelect' to 'findStreamMinScale1W' (hls_src/dndAccel.cpp:4402:2)
WARNING: [XFORM 203-631] Renaming function 'findStreamMinScale0WithSelect' to 'findStreamMinScale0W' (hls_src/dndAccel.cpp:4385:2)
WARNING: [XFORM 203-631] Renaming function 'feedbackAndCombineOutputStreamWithSelect' to 'feedbackAndCombineOu' (hls_src/dndAccel.cpp:4513:3)
WARNING: [XFORM 203-631] Renaming function 'feedbackAndCombineOutputStream' to 'feedbackAndCombineOu.1' (hls_src/dndAccel.cpp:3746:2)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale2WithSelect' to 'colStreamToColSumSca' (hls_src/dndAccel.cpp:4286:2)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale2' to 'colStreamToColSumSca.1' (hls_src/dndAccel.cpp:2778:5)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale1WithSelect' to 'colStreamToColSumSca.2' (hls_src/dndAccel.cpp:4265:2)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale1' to 'colStreamToColSumSca.3' (hls_src/dndAccel.cpp:2700:40)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale0WithSelect' to 'colStreamToColSumSca.4' (hls_src/dndAccel.cpp:4244:2)
WARNING: [XFORM 203-631] Renaming function 'colStreamToColSumScale0' to 'colStreamToColSumSca.5' (hls_src/dndAccel.cpp:2613:51)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale2WithSelect' to 'accumulateStreamScal' (hls_src/dndAccel.cpp:4360:2)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale2' to 'accumulateStreamScal.1' (hls_src/dndAccel.cpp:3099:48)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale1WithSelect' to 'accumulateStreamScal.2' (hls_src/dndAccel.cpp:4334:2)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale1' to 'accumulateStreamScal.3' (hls_src/dndAccel.cpp:2980:49)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale0WithSelect' to 'accumulateStreamScal.4' (hls_src/dndAccel.cpp:4308:2)
WARNING: [XFORM 203-631] Renaming function 'accumulateStreamScale0' to 'accumulateStreamScal.5' (hls_src/dndAccel.cpp:2857:50)
WARNING: [XFORM 203-631] Renaming function 'EVABMOFStreamWithControl.entry485' to 'EVABMOFStreamWithCon.1' (hls_src/dndAccel.cpp:4665:1)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale2.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlicesScale1.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'areaEventRegs.0' (hls_src/dndAccel.cpp:1372:5)
INFO: [HLS 200-472] Inferring partial write operation for 'areaEventRegs.0' (hls_src/dndAccel.cpp:1385:16)
INFO: [HLS 200-472] Inferring partial write operation for 'OFRetRegs' (hls_src/dndAccel.cpp:3311:19)
INFO: [HLS 200-472] Inferring partial write operation for 'OFRetRegs' (hls_src/dndAccel.cpp:3337:5)
INFO: [HLS 200-472] Inferring partial write operation for 'colData0.V' (hls_src/dndAccel.cpp:2791:19)
INFO: [HLS 200-472] Inferring partial write operation for 'colData1.V' (hls_src/dndAccel.cpp:2792:19)
INFO: [HLS 200-472] Inferring partial write operation for 'colData1.V' (hls_src/dndAccel.cpp:2799:51)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.0' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.1' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.3' (hls_src/dndAccel.cpp:974:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale2.V.2' (hls_src/dndAccel.cpp:837:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.0' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.1' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.3' (hls_src/dndAccel.cpp:950:22)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlicesScale1.V.2' (hls_src/dndAccel.cpp:831:19)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.1' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.3' (hls_src/dndAccel.cpp:926:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:825:13)
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.2' (hls_src/dndAccel.cpp:825:13)
INFO: [XFORM 203-531] Rewinding loop 'colStreamToColSum_label1_colStreamToColSum_label2' in function 'colStreamToColSumSca.5'.
INFO: [XFORM 203-531] Rewinding loop 'colStreamToColSum_label1_colStreamToColSum_label2' in function 'colStreamToColSumSca.3'.
INFO: [XFORM 203-531] Rewinding loop 'colStreamToColSum_label1_colStreamToColSum_label2' in function 'colStreamToColSumSca.1'.
INFO: [XFORM 203-531] Rewinding loop 'L_accumulateStream_label3' in function 'accumulateStreamScal.5'.
INFO: [XFORM 203-531] Rewinding loop 'L_accumulateStream_label3' in function 'accumulateStreamScal.3'.
INFO: [XFORM 203-531] Rewinding loop 'L_accumulateStream_label3' in function 'accumulateStreamScal.1'.
WARNING: [XFORM 203-532] Unable to rewind loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:2270) in function 'rwSlicesScale2WithSe': initialization section preceding the loop contains control flow.
WARNING: [XFORM 203-532] Unable to rewind loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:2115) in function 'rwSlicesScale1WithSe': initialization section preceding the loop contains control flow.
WARNING: [XFORM 203-532] Unable to rewind loop (hls_src/dndAccel.cpp:2526) in function 'reOrderStreamScale1W': initialization section preceding the loop contains control flow.
WARNING: [XFORM 203-532] Unable to rewind loop 'rwSlicesInnerLoop' (hls_src/dndAccel.cpp:1941) in function 'rwSlicesScale0WithSe': initialization section preceding the loop contains control flow.
WARNING: [XFORM 203-532] Unable to rewind loop (hls_src/dndAccel.cpp:2433) in function 'reOrderStreamScale0W': initialization section preceding the loop contains control flow.
WARNING: [XFORM 203-631] Renaming function 'EVABMOFStreamWithControl.entry3' to 'EVABMOFStreamWithCon.2' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:54 ; elapsed = 00:05:35 . Memory (MB): peak = 998.844 ; gain = 902.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'EVABMOFStreamWithControl' ...
WARNING: [SYN 201-103] Legalizing function name 'EVABMOFStreamWithCon.2' to 'EVABMOFStreamWithCon_2'.
WARNING: [SYN 201-103] Legalizing function name 'EVABMOFStreamWithCon.1' to 'EVABMOFStreamWithCon_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'colStreamToColSumSca.1' to 'colStreamToColSumSca_1'.
WARNING: [SYN 201-103] Legalizing function name 'accumulateStreamScal.1' to 'accumulateStreamScal_1'.
WARNING: [SYN 201-103] Legalizing function name 'colStreamToColSumSca.3' to 'colStreamToColSumSca_3'.
WARNING: [SYN 201-103] Legalizing function name 'colStreamToColSumSca.2' to 'colStreamToColSumSca_2'.
WARNING: [SYN 201-103] Legalizing function name 'accumulateStreamScal.3' to 'accumulateStreamScal_3'.
WARNING: [SYN 201-103] Legalizing function name 'accumulateStreamScal.2' to 'accumulateStreamScal_2'.
WARNING: [SYN 201-103] Legalizing function name 'getInitOffsetForNext.1' to 'getInitOffsetForNext_1'.
WARNING: [SYN 201-103] Legalizing function name 'colStreamToColSumSca.5' to 'colStreamToColSumSca_5'.
WARNING: [SYN 201-103] Legalizing function name 'colStreamToColSumSca.4' to 'colStreamToColSumSca_4'.
WARNING: [SYN 201-103] Legalizing function name 'accumulateStreamScal.5' to 'accumulateStreamScal_5'.
WARNING: [SYN 201-103] Legalizing function name 'accumulateStreamScal.4' to 'accumulateStreamScal_4'.
WARNING: [SYN 201-103] Legalizing function name 'feedbackAndCombineOu.1' to 'feedbackAndCombineOu_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc467' to 'Block_proc467'.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'DSP_Macro' (hls_src/dndAccel.cpp:3856) on 'add' operation ('compressedRetData.V', hls_src/dndAccel.cpp:3855) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EVABMOFStreamWithCon_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 335.873 seconds; current allocated memory: 916.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 916.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EVABMOFStreamWithCon_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 916.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 916.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 916.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 916.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'truncateStreamWithCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'truncateStreamWithCo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 916.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 917.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rotateSliceAllScales' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rotateSliceResetLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.703 seconds; current allocated memory: 918.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 919.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rwSlicesScale2WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rwSlicesInnerLoop'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.326 seconds; current allocated memory: 923.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.789 seconds; current allocated memory: 927.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSumScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSumScale2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.4 seconds; current allocated memory: 928.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 928.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadScale2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 928.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 928.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSumScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSumScale2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 928.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 929.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colZeroCntScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colZeroCntScale2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 930.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 931.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colStreamToColSum_label1_colStreamToColSum_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 931.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'colData0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'colData1_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 932.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.653 seconds; current allocated memory: 933.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 933.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 933.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 933.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_accumulateStream_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 934.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 934.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 935.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 935.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 935.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 935.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale2W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 935.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 935.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getInitOffsetForNext' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 935.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 935.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rwSlicesScale1WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rwSlicesInnerLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 943.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.443 seconds; current allocated memory: 950.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reOrderStreamScale1W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.159 seconds; current allocated memory: 951.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 952.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSumScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSumScale1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 953.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 953.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadScale1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 953.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 953.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSumScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSumScale1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 954.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 954.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colZeroCntScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colZeroCntScale1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 956.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.206 seconds; current allocated memory: 958.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colStreamToColSum_label1_colStreamToColSum_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 958.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 960.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 960.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 961.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'minWide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'minWide'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 961.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 961.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_accumulateStream_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 962.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 963.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.634 seconds; current allocated memory: 963.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 963.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 964.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 964.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale1W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 964.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 964.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getInitOffsetForNext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 964.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 964.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rwSlicesScale0WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rwSlicesInnerLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 974.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.203 seconds; current allocated memory: 985.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reOrderStreamScale0W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.835 seconds; current allocated memory: 987.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 988.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadSumScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadSumScale0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 989.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 989.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sadScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sadScale0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 990.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 990.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colSADSumScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colSADSumScale0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 991.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 992.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colZeroCntScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'colZeroCntScale0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.363 seconds; current allocated memory: 996.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.109 seconds; current allocated memory: 999.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colStreamToColSum_label1_colStreamToColSum_label2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1000.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.346 seconds; current allocated memory: 1005.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'colStreamToColSumSca_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.758 seconds; current allocated memory: 1008.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 1009.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_accumulateStream_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.505 seconds; current allocated memory: 1014.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 1016.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accumulateStreamScal_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 1016.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 1016.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 1016.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 1016.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'findStreamMinScale0W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 1017.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 1017.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'feedbackReadOFLoop_feedbackReadOFInnerLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 1017.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 1017.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackAndCombineOu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 1018.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 1018.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackAndCombineOu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 1018.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 1019.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 1019.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 1019.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'EVABMOFStreamWithControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 1020.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.974 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EVABMOFStreamWithCon_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EVABMOFStreamWithCon_2'.
INFO: [HLS 200-111]  Elapsed time: 5.649 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EVABMOFStreamWithCon_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'EVABMOFStreamWithCon_1'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'truncateStreamWithCo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'truncateStreamWithCo'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rotateSliceAllScales' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'glSFASTAreaCntThr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'areaCountExceeded_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'currentTsHW' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastTsHW' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_0' to 'rotateSliceAllScabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_1' to 'rotateSliceAllScacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_2' to 'rotateSliceAllScadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_3' to 'rotateSliceAllScaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_4' to 'rotateSliceAllScafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_5' to 'rotateSliceAllScag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_6' to 'rotateSliceAllScahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_7' to 'rotateSliceAllScaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_8' to 'rotateSliceAllScajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_9' to 'rotateSliceAllScakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_10' to 'rotateSliceAllScalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_11' to 'rotateSliceAllScamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_12' to 'rotateSliceAllScancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_13' to 'rotateSliceAllScaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_14' to 'rotateSliceAllScapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_15' to 'rotateSliceAllScaqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_16' to 'rotateSliceAllScarcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_17' to 'rotateSliceAllScasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_18' to 'rotateSliceAllScatde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_19' to 'rotateSliceAllScaudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_20' to 'rotateSliceAllScavdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_21' to 'rotateSliceAllScawdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_22' to 'rotateSliceAllScaxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_23' to 'rotateSliceAllScayd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_24' to 'rotateSliceAllScazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_25' to 'rotateSliceAllScaAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_26' to 'rotateSliceAllScaBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_27' to 'rotateSliceAllScaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_28' to 'rotateSliceAllScaDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_29' to 'rotateSliceAllScaEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_30' to 'rotateSliceAllScaFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rotateSliceAllScales_areaEventRegs_31' to 'rotateSliceAllScaGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mux_325_16_1_1' to 'EVABMOFStreamWithHfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithHfu': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rotateSliceAllScales'.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rwSlicesScale2WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale2WithSe_glPLSlicesScale2_V_0' to 'rwSlicesScale2WitIfE' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'resetCntScale2_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale2WithSe_glPLSlicesScale2_V_3' to 'rwSlicesScale2WitJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale2WithSe_glPLSlicesScale2_V_1' to 'rwSlicesScale2WitKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale2WithSe_glPLSlicesScale2_V_2' to 'rwSlicesScale2WitLf8' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rwSlicesScale2WithSe'.
INFO: [HLS 200-111]  Elapsed time: 1.907 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSumScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSumScale2'.
INFO: [HLS 200-111]  Elapsed time: 6.542 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_sub_5ns_5ns_5_1_1' to 'EVABMOFStreamWithMgi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithMgi': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadScale2'.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSumScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSumScale2'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colZeroCntScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colZeroCntScale2'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'colStreamToColSumSca_1_colData0_V' to 'colStreamToColSumNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'colStreamToColSumSca_1_colData1_V' to 'colStreamToColSumOgC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca_1'.
INFO: [HLS 200-111]  Elapsed time: 2.434 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'min'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lastTagColValidCntSu' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastrefTagValidCntSu' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastSumDataScale2_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastSumRefZeroCntSca' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal_1'.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'currentMinScale2_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale2'.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale2W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale2W'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getInitOffsetForNext' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getInitOffsetForNext'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rwSlicesScale1WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale1WithSe_glPLSlicesScale1_V_0' to 'rwSlicesScale1WitPgM' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'resetCntScale1_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale1WithSe_glPLSlicesScale1_V_3' to 'rwSlicesScale1WitQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale1WithSe_glPLSlicesScale1_V_1' to 'rwSlicesScale1WitRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale1WithSe_glPLSlicesScale1_V_2' to 'rwSlicesScale1WitShg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rwSlicesScale1WithSe'.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reOrderStreamScale1W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mux_195_76_1_1' to 'EVABMOFStreamWithThq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithThq': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reOrderStreamScale1W'.
INFO: [HLS 200-111]  Elapsed time: 11.636 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSumScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSumScale1'.
INFO: [HLS 200-111]  Elapsed time: 1.786 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithMgi': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadScale1'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSumScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSumScale1'.
INFO: [HLS 200-111]  Elapsed time: 1.108 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colZeroCntScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colZeroCntScale1'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca_3'.
INFO: [HLS 200-111]  Elapsed time: 4.203 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca_2'.
INFO: [HLS 200-111]  Elapsed time: 1.677 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'minWide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'minWide'.
INFO: [HLS 200-111]  Elapsed time: 1.321 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lastrefTagValidCntSu_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastSumRefZeroCntSca_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastSumDataWideScale' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastTagColValidCntSu_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal_3'.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal_2'.
INFO: [HLS 200-111]  Elapsed time: 1.953 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'currentMinScale1_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale1'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale1W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale1W'.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getInitOffsetForNext_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getInitOffsetForNext_1'.
INFO: [HLS 200-111]  Elapsed time: 0.856 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rwSlicesScale0WithSe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale0WithSe_glPLSlices_V_0' to 'rwSlicesScale0WitUhA' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'resetCntScale0_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale0WithSe_glPLSlices_V_3' to 'rwSlicesScale0WitVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale0WithSe_glPLSlices_V_1' to 'rwSlicesScale0WitWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'rwSlicesScale0WithSe_glPLSlices_V_2' to 'rwSlicesScale0WitXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'rwSlicesScale0WithSe'.
INFO: [HLS 200-111]  Elapsed time: 1.914 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reOrderStreamScale0W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mux_315_124_1_1' to 'EVABMOFStreamWithYie' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithYie': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reOrderStreamScale0W'.
INFO: [HLS 200-111]  Elapsed time: 17.375 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadSumScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadSumScale0'.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sadScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithMgi': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sadScale0'.
INFO: [HLS 200-111]  Elapsed time: 1.988 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colSADSumScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colSADSumScale0'.
INFO: [HLS 200-111]  Elapsed time: 1.951 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colZeroCntScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colZeroCntScale0'.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca_5'.
INFO: [HLS 200-111]  Elapsed time: 7.642 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'colStreamToColSumSca_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'colStreamToColSumSca_4'.
INFO: [HLS 200-111]  Elapsed time: 5.432 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lastSumDataWide_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastSumRefZeroCnt' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastTagColValidCntSu_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lastrefTagValidCntSu_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal_5'.
INFO: [HLS 200-111]  Elapsed time: 4.591 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accumulateStreamScal_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accumulateStreamScal_4'.
INFO: [HLS 200-111]  Elapsed time: 3.238 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'currentMin_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale0'.
INFO: [HLS 200-111]  Elapsed time: 1.524 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'findStreamMinScale0W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'findStreamMinScale0W'.
INFO: [HLS 200-111]  Elapsed time: 1.458 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedback' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'areaEventThr' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mac_muladd_4s_4s_6ns_6_1_1' to 'EVABMOFStreamWithZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mac_muladd_16s_6s_16ns_16_1_1' to 'EVABMOFStreamWith0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mul_mul_16ns_7ns_23_1_1' to 'EVABMOFStreamWith1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mul_mul_16ns_10ns_25_1_1' to 'EVABMOFStreamWith2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWith0iy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWith1iI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWith2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWithZio': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedback'.
INFO: [HLS 200-111]  Elapsed time: 1.534 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackAndCombineOu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'EVABMOFStreamWithControl_mac_muladd_7ns_8s_11ns_14_1_1' to 'EVABMOFStreamWith3i2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'EVABMOFStreamWith3i2': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackAndCombineOu_1'.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackAndCombineOu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackAndCombineOu'.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc467' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc467'.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'EVABMOFStreamWithControl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/xStreamIn_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/yStreamIn_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/tsStreamIn_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/polStreamIn_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/controlStreamIn_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/xStreamOut_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/yStreamOut_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/tsStreamOut_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/polStreamOut_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/pixelDataStream_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/config_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/status_currentDeltaTSHW' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'EVABMOFStreamWithControl/status_currentAreaCntThr' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'EVABMOFStreamWithControl' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'config_V', 'status_currentDeltaTSHW' and 'status_currentAreaCntThr' to AXI-Lite port config.
INFO: [SYN 201-210] Renamed object name 'start_for_EVABMOFStreamWithCon_1_U0' to 'start_for_EVABMOF4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_p5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_rwSlicesScale2WithSe_U0' to 'start_for_rwSlice6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_colStreamToColSumSca_U0' to 'start_for_colStre7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_accumulateStreamScal_U0' to 'start_for_accumul8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findStreamMinScale2W_U0' to 'start_for_findStr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_getInitOffsetForNext_U0' to 'start_for_getInitbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_rwSlicesScale1WithSe_U0' to 'start_for_rwSlicebbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_reOrderStreamScale1W_U0' to 'start_for_reOrderbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_colStreamToColSumSca_2_U0' to 'start_for_colStrebdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_accumulateStreamScal_2_U0' to 'start_for_accumulbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findStreamMinScale1W_U0' to 'start_for_findStrbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_getInitOffsetForNext_1_U0' to 'start_for_getInitbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_rwSlicesScale0WithSe_U0' to 'start_for_rwSlicebhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_reOrderStreamScale0W_U0' to 'start_for_reOrderbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_colStreamToColSumSca_4_U0' to 'start_for_colStrebjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_accumulateStreamScal_4_U0' to 'start_for_accumulbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_findStreamMinScale0W_U0' to 'start_for_findStrbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc467_U0' to 'start_for_Block_pbml' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'EVABMOFStreamWithControl'.
INFO: [HLS 200-111]  Elapsed time: 2.377 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.97 MHz
INFO: [RTMG 210-278] Implementing memory 'rotateSliceAllScabkb_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'rwSlicesScale2WitIfE_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-287] Generating adder/subtractor assigned to DSP48: 'EVABMOFStreamWithMgi_AddSub_DSP_0'
INFO: [RTMG 210-278] Implementing memory 'colStreamToColSumNgs_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'colStreamToColSumOgC_ram (RAM_2P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'rwSlicesScale1WitPgM_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'rwSlicesScale0WitUhA_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'feedback_OFRetRegs_ram (RAM_2P_LUTRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'config_V_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_V_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glConfig_V_channel_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xInStream_V_V_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yInStream_V_V_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tsInStream_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pktEventDataStream_V_U(fifo_w96_d70_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_c_U(fifo_w1_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel18_c_U(fifo_w1_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel19_c_U(fifo_w1_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel20_c_U(fifo_w1_d7_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel21_c_U(fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel22_c_U(fifo_w1_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel23_c_U(fifo_w1_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel24_c_U(fifo_w1_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel25_c_U(fifo_w1_d12_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel26_c_U(fifo_w1_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel27_c_U(fifo_w1_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel28_c_U(fifo_w1_d15_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel29_c_U(fifo_w1_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel30_c_U(fifo_w1_d17_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel31_c_U(fifo_w1_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel32_c_U(fifo_w1_d19_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_V_channel33_c_U(fifo_w1_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xOutStream_V_V_U(fifo_w10_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yOutStream_V_V_U(fifo_w10_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'idxStream_V_V_U(fifo_w2_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xOutStreamScale1_V_V_U(fifo_w10_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yOutStreamScale1_V_V_U(fifo_w10_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'idxStreamScale1_V_V_U(fifo_w2_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xOutStreamScale2_V_V_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yOutStreamScale2_V_V_U(fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'idxStreamScale2_V_V_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'deltaTsHWBak_V_c_U(fifo_w9_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glRotateFlg_V_c_U(fifo_w1_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'glSFASTAreaCntThrBak_1_U(fifo_w16_d18_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refStreamScale2_V_V_U(fifo_w52_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagStreamInScale2_V_s_U(fifo_w52_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStreamScale2_V_V_U(fifo_w112_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refZeroCntStreamScal_3_U(fifo_w6_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagColValidCntStream_5_U(fifo_w42_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refTagValidCntStream_5_U(fifo_w42_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outSumStreamScale2_V_U(fifo_w16_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OF_yStreamScale2_V_U(fifo_w8_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'miniSumStreamScale2_s_U(fifo_w15_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OFRetStreamScale2_V_s_U(fifo_w6_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xInitOffsetScale1Str_2_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yInitOffsetScale1Str_2_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xInitOffsetScale1Str_3_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yInitOffsetScale1Str_3_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'miniSumStreamScale2C_1_U(fifo_w15_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OFRetStreamScale2Cop_1_U(fifo_w6_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refStreamScale1_V_V_U(fifo_w76_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagStreamInScale1_V_s_U(fifo_w76_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refNPCStreamScale1_V_U(fifo_w76_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagNPCStreamInScale1_1_U(fifo_w76_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStreamScale1_V_V_U(fifo_w112_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refZeroCntStreamScal_2_U(fifo_w6_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagColValidCntStream_4_U(fifo_w42_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refTagValidCntStream_4_U(fifo_w42_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outSumStreamScale1_V_U(fifo_w16_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OF_yStreamScale1_V_U(fifo_w8_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'miniSumStreamScale1_s_U(fifo_w15_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OFRetStreamScale1_V_s_U(fifo_w6_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xInitOffsetScale0Str_1_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'yInitOffsetScale0Str_1_U(fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'miniSumStreamScale1C_1_U(fifo_w15_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OFRetStreamScale1Cop_1_U(fifo_w6_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refStream_V_V_U(fifo_w124_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagStreamIn_V_V_U(fifo_w124_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refNPCStream_V_V_U(fifo_w372_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagNPCStreamIn_V_V_U(fifo_w372_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStream_V_V_U(fifo_w336_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refZeroCntStream_V_V_U(fifo_w18_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tagColValidCntStream_3_U(fifo_w126_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'refTagValidCntStream_3_U(fifo_w126_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outSumStream_V_U(fifo_w16_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OF_yStream_V_U(fifo_w8_d20_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'miniSumStreamScale0_s_U(fifo_w15_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OFRetStreamScale0_V_s_U(fifo_w6_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_EVABMOF4jc_U(start_for_EVABMOF4jc)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_p5jm_U(start_for_Block_p5jm)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rwSlice6jw_U(start_for_rwSlice6jw)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_colStre7jG_U(start_for_colStre7jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accumul8jQ_U(start_for_accumul8jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findStr9j0_U(start_for_findStr9j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_getInitbak_U(start_for_getInitbak)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rwSlicebbk_U(start_for_rwSlicebbk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reOrderbck_U(start_for_reOrderbck)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_colStrebdk_U(start_for_colStrebdk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accumulbek_U(start_for_accumulbek)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findStrbfk_U(start_for_findStrbfk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_getInitbgk_U(start_for_getInitbgk)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_rwSlicebhl_U(start_for_rwSlicebhl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reOrderbil_U(start_for_reOrderbil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_colStrebjl_U(start_for_colStrebjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_accumulbkl_U(start_for_accumulbkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_findStrbll_U(start_for_findStrbll)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pbml_U(start_for_Block_pbml)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:07:59 ; elapsed = 00:09:44 . Memory (MB): peak = 1501.707 ; gain = 1405.594
INFO: [VHDL 208-304] Generating VHDL RTL for EVABMOFStreamWithControl.
INFO: [VLOG 209-307] Generating Verilog RTL for EVABMOFStreamWithControl.
INFO: [HLS 200-112] Total elapsed time: 584.27 seconds; peak allocated memory: 1.294 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z035-ffg676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Cannot find source file dndAccel.cpp; skipping it.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z035-ffg676-2'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dnd_hls_prj/src/dndAccel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'readPixFromCol' into 'writePixScale0' (dnd_hls_prj/src/dndAccel.cpp:244).
INFO: [XFORM 203-603] Inlining function 'writePixToCol' into 'writePixScale0' (dnd_hls_prj/src/dndAccel.cpp:249).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] dnd_hls_prj/src/dndAccel.cpp:91: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-77] The top function 'writePixScale0' (dnd_hls_prj/src/dndAccel.cpp:229) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'writePixScale0' (dnd_hls_prj/src/dndAccel.cpp:82:57).
INFO: [HLS 200-489] Unrolling loop 'readWiderBitsLoop' (dnd_hls_prj/src/dndAccel.cpp:83) in function 'writePixScale0' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'writeWiderBitsLoop' (dnd_hls_prj/src/dndAccel.cpp:127) in function 'writePixScale0' completely with a factor of 4.
WARNING: [XFORM 203-105] Cannot partition array 'glPLSlices.V' : incorrect partition factor 1.
INFO: [XFORM 203-101] Partitioning array 'glPLSlices.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 948.539 ; gain = 852.324
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'glPLSlices.V.3'.
INFO: [HLS 200-472] Inferring partial write operation for 'glPLSlices.V.0' (dnd_hls_prj/src/dndAccel.cpp:251:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'writePixScale0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writePixScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writePixScale0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.797 seconds; current allocated memory: 248.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 249.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writePixScale0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'writePixScale0/x_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writePixScale0/y_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'writePixScale0/sliceIdx_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'writePixScale0' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'writePixScale0_glPLSlices_V_0' to 'writePixScale0_glbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePixScale0_glPLSlices_V_1' to 'writePixScale0_glcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePixScale0_glPLSlices_V_2' to 'writePixScale0_gldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePixScale0_glPLSlices_V_3' to 'writePixScale0_gleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'writePixScale0_mux_42_128_1_1' to 'writePixScale0_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'writePixScale0_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writePixScale0'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 249.640 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 112.04 MHz
INFO: [RTMG 210-278] Implementing memory 'writePixScale0_glbkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 948.539 ; gain = 852.324
INFO: [VHDL 208-304] Generating VHDL RTL for writePixScale0.
INFO: [VLOG 209-307] Generating Verilog RTL for writePixScale0.
INFO: [HLS 200-112] Total elapsed time: 26.152 seconds; peak allocated memory: 249.640 MB.
