<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p25" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_25{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_25{left:817px;bottom:1129px;}
#t3_25{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:1.11px;}
#t4_25{left:110px;bottom:1062px;letter-spacing:-0.14px;}
#t5_25{left:170px;bottom:1062px;letter-spacing:-0.18px;}
#t6_25{left:203px;bottom:1062px;letter-spacing:-0.13px;}
#t7_25{left:260px;bottom:1062px;letter-spacing:-0.2px;word-spacing:1.83px;}
#t8_25{left:578px;bottom:1062px;letter-spacing:-0.14px;}
#t9_25{left:638px;bottom:1062px;letter-spacing:-0.16px;word-spacing:1.33px;}
#ta_25{left:110px;bottom:1041px;letter-spacing:-0.15px;word-spacing:2.8px;}
#tb_25{left:110px;bottom:1020px;letter-spacing:-0.14px;word-spacing:1.53px;}
#tc_25{left:110px;bottom:999px;letter-spacing:-0.18px;}
#td_25{left:134px;bottom:999px;letter-spacing:-0.13px;}
#te_25{left:192px;bottom:999px;letter-spacing:-0.16px;word-spacing:2.57px;}
#tf_25{left:110px;bottom:979px;letter-spacing:-0.17px;word-spacing:0.75px;}
#tg_25{left:600px;bottom:979px;letter-spacing:-0.14px;}
#th_25{left:660px;bottom:979px;letter-spacing:-0.19px;word-spacing:0.78px;}
#ti_25{left:110px;bottom:958px;letter-spacing:-0.16px;word-spacing:1.4px;}
#tj_25{left:110px;bottom:922px;letter-spacing:-0.17px;word-spacing:0.15px;}
#tk_25{left:110px;bottom:901px;letter-spacing:-0.16px;word-spacing:2.17px;}
#tl_25{left:110px;bottom:881px;letter-spacing:-0.19px;word-spacing:1.6px;}
#tm_25{left:110px;bottom:860px;letter-spacing:-0.15px;word-spacing:4.17px;}
#tn_25{left:110px;bottom:839px;letter-spacing:-0.13px;word-spacing:4.05px;}
#to_25{left:615px;bottom:839px;letter-spacing:-0.21px;word-spacing:4.45px;}
#tp_25{left:110px;bottom:819px;letter-spacing:-0.15px;word-spacing:2.34px;}
#tq_25{left:110px;bottom:798px;letter-spacing:-0.19px;word-spacing:1.48px;}
#tr_25{left:110px;bottom:762px;letter-spacing:-0.16px;word-spacing:2.36px;}
#ts_25{left:110px;bottom:741px;letter-spacing:-0.17px;word-spacing:2.1px;}
#tt_25{left:110px;bottom:721px;letter-spacing:-0.2px;word-spacing:1.35px;}
#tu_25{left:110px;bottom:700px;letter-spacing:-0.19px;word-spacing:0.81px;}
#tv_25{left:110px;bottom:679px;letter-spacing:-0.18px;word-spacing:3.12px;}
#tw_25{left:110px;bottom:658px;letter-spacing:-0.16px;word-spacing:1.71px;}
#tx_25{left:110px;bottom:638px;letter-spacing:-0.17px;word-spacing:1.38px;}
#ty_25{left:110px;bottom:617px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tz_25{left:439px;bottom:617px;}
#t10_25{left:447px;bottom:617px;letter-spacing:-0.11px;}
#t11_25{left:110px;bottom:581px;letter-spacing:-0.16px;word-spacing:0.72px;}
#t12_25{left:110px;bottom:560px;letter-spacing:-0.2px;word-spacing:0.12px;}
#t13_25{left:110px;bottom:540px;letter-spacing:-0.18px;word-spacing:-0.27px;}
#t14_25{left:110px;bottom:519px;letter-spacing:-0.17px;word-spacing:1.02px;}
#t15_25{left:110px;bottom:498px;letter-spacing:-0.27px;word-spacing:2.32px;}
#t16_25{left:346px;bottom:498px;letter-spacing:-0.17px;}
#t17_25{left:369px;bottom:498px;letter-spacing:-0.2px;word-spacing:2.71px;}
#t18_25{left:110px;bottom:478px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t19_25{left:597px;bottom:478px;letter-spacing:-0.17px;}
#t1a_25{left:614px;bottom:478px;letter-spacing:-0.2px;word-spacing:2.12px;}
#t1b_25{left:110px;bottom:457px;letter-spacing:-0.16px;word-spacing:1.13px;}
#t1c_25{left:110px;bottom:436px;letter-spacing:-0.23px;word-spacing:0.62px;}
#t1d_25{left:110px;bottom:416px;letter-spacing:-0.15px;word-spacing:0.8px;}
#t1e_25{left:110px;bottom:395px;letter-spacing:-0.17px;word-spacing:1.23px;}
#t1f_25{left:110px;bottom:374px;letter-spacing:-0.16px;word-spacing:1.9px;}
#t1g_25{left:110px;bottom:353px;letter-spacing:-0.2px;word-spacing:1.48px;}
#t1h_25{left:110px;bottom:283px;letter-spacing:-0.04px;}
#t1i_25{left:166px;bottom:283px;letter-spacing:-0.02px;word-spacing:2.69px;}
#t1j_25{left:110px;bottom:233px;letter-spacing:-0.15px;word-spacing:0.82px;}
#t1k_25{left:110px;bottom:213px;letter-spacing:-0.16px;word-spacing:0.63px;}
#t1l_25{left:110px;bottom:192px;letter-spacing:-0.17px;word-spacing:1.98px;}
#t1m_25{left:110px;bottom:171px;letter-spacing:-0.56px;}
#t1n_25{left:163px;bottom:171px;letter-spacing:-0.14px;word-spacing:1.29px;}
#t1o_25{left:110px;bottom:151px;letter-spacing:-0.13px;word-spacing:-0.25px;}
#t1p_25{left:367px;bottom:151px;letter-spacing:-0.17px;}
#t1q_25{left:388px;bottom:151px;letter-spacing:-0.15px;word-spacing:-0.19px;}
#t1r_25{left:110px;bottom:130px;letter-spacing:-0.16px;word-spacing:1.37px;}
#t1s_25{left:110px;bottom:109px;letter-spacing:-0.23px;word-spacing:1.54px;}

.s1_25{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_25{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_25{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s4_25{font-size:17px;font-family:CMR10_270;color:#000080;}
.s5_25{font-size:22px;font-family:CMBX12_26j;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts25" type="text/css" >

@font-face {
	font-family: CMBX12_26j;
	src: url("fonts/CMBX12_26j.woff") format("woff");
}

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg25Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg25" style="-webkit-user-select: none;"><object width="935" height="1210" data="25/25.svg" type="image/svg+xml" id="pdf25" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_25" class="t s1_25">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_25" class="t s2_25">7 </span>
<span id="t3_25" class="t s2_25">Executing each RISC-V machine instruction entails one or more memory accesses, subdivided into </span>
<span id="t4_25" class="t s3_25">implicit </span><span id="t5_25" class="t s2_25">and </span><span id="t6_25" class="t s3_25">explicit </span><span id="t7_25" class="t s2_25">accesses. For each instruction executed, an </span><span id="t8_25" class="t s3_25">implicit </span><span id="t9_25" class="t s2_25">memory read (instruction </span>
<span id="ta_25" class="t s2_25">fetch) is done to obtain the encoded instruction to execute. Many RISC-V instructions perform </span>
<span id="tb_25" class="t s2_25" data-mappings='[[58,"fi"]]'>no further memory accesses beyond instruction fetch. Speciﬁc load and store instructions perform </span>
<span id="tc_25" class="t s2_25">an </span><span id="td_25" class="t s3_25">explicit </span><span id="te_25" class="t s2_25">read or write of memory at an address determined by the instruction. The execution </span>
<span id="tf_25" class="t s2_25">environment may dictate that instruction execution performs other </span><span id="tg_25" class="t s3_25">implicit </span><span id="th_25" class="t s2_25">memory accesses (such </span>
<span id="ti_25" class="t s2_25">as to implement address translation) beyond those documented for the unprivileged ISA. </span>
<span id="tj_25" class="t s2_25">The execution environment determines what portions of the non-vacant address space are accessible </span>
<span id="tk_25" class="t s2_25">for each kind of memory access. For example, the set of locations that can be implicitly read for </span>
<span id="tl_25" class="t s2_25">instruction fetch may or may not have any overlap with the set of locations that can be explicitly </span>
<span id="tm_25" class="t s2_25">read by a load instruction; and the set of locations that can be explicitly written by a store </span>
<span id="tn_25" class="t s2_25">instruction may be only a subset of locations that can be read. </span><span id="to_25" class="t s2_25">Ordinarily, if an instruction </span>
<span id="tp_25" class="t s2_25">attempts to access memory at an inaccessible address, an exception is raised for the instruction. </span>
<span id="tq_25" class="t s2_25">Vacant locations in the address space are never accessible. </span>
<span id="tr_25" class="t s2_25" data-mappings='[[17,"fi"]]'>Except when speciﬁed otherwise, implicit reads that do not raise an exception and that have no </span>
<span id="ts_25" class="t s2_25" data-mappings='[[6,"ff"]]'>side eﬀects may occur arbitrarily early and speculatively, even before the machine could possibly </span>
<span id="tt_25" class="t s2_25">prove that the read will be needed. For instance, a valid implementation could attempt to read all </span>
<span id="tu_25" class="t s2_25">of main memory at the earliest opportunity, cache as many fetchable (executable) bytes as possible </span>
<span id="tv_25" class="t s2_25">for later instruction fetches, and avoid reading main memory for instruction fetches ever again. </span>
<span id="tw_25" class="t s2_25">To ensure that certain implicit reads are ordered only after writes to the same memory locations, </span>
<span id="tx_25" class="t s2_25" data-mappings='[[27,"fi"],[68,"fi"]]'>software must execute speciﬁc fence or cache-control instructions deﬁned for this purpose (such as </span>
<span id="ty_25" class="t s2_25" data-mappings='[[26,"fi"]]'>the FENCE.I instruction deﬁned in Chapter </span><span id="tz_25" class="t s4_25">3</span><span id="t10_25" class="t s2_25">). </span>
<span id="t11_25" class="t s2_25" data-mappings='[[85,"ff"]]'>The memory accesses (implicit or explicit) made by a hart may appear to occur in a diﬀerent order </span>
<span id="t12_25" class="t s2_25">as perceived by another hart or by any other agent that can access the same memory. This perceived </span>
<span id="t13_25" class="t s2_25">reordering of memory accesses is always constrained, however, by the applicable memory consistency </span>
<span id="t14_25" class="t s2_25">model. The default memory consistency model for RISC-V is the RISC-V Weak Memory Ordering </span>
<span id="t15_25" class="t s2_25" data-mappings='[[11,"fi"]]'>(RVWMO), deﬁned in Chapter </span><span id="t16_25" class="t s4_25">14 </span><span id="t17_25" class="t s2_25">and in appendices. Optionally, an implementation may adopt </span>
<span id="t18_25" class="t s2_25" data-mappings='[[49,"fi"]]'>the stronger model of Total Store Ordering, as deﬁned in Chapter </span><span id="t19_25" class="t s4_25">23</span><span id="t1a_25" class="t s2_25">. The execution environment </span>
<span id="t1b_25" class="t s2_25">may also add constraints that further limit the perceived reordering of memory accesses. Since the </span>
<span id="t1c_25" class="t s2_25">RVWMO model is the weakest model allowed for any RISC-V implementation, software written for </span>
<span id="t1d_25" class="t s2_25">this model is compatible with the actual memory consistency rules of all RISC-V implementations. </span>
<span id="t1e_25" class="t s2_25" data-mappings='[[97,"fi"]]'>As with implicit reads, software must execute fence or cache-control instructions to ensure speciﬁc </span>
<span id="t1f_25" class="t s2_25">ordering of memory accesses beyond the requirements of the assumed memory consistency model </span>
<span id="t1g_25" class="t s2_25">and execution environment. </span>
<span id="t1h_25" class="t s5_25">1.5 </span><span id="t1i_25" class="t s5_25">Base Instruction-Length Encoding </span>
<span id="t1j_25" class="t s2_25" data-mappings='[[24,"fi"]]'>The base RISC-V ISA has ﬁxed-length 32-bit instructions that must be naturally aligned on 32-bit </span>
<span id="t1k_25" class="t s2_25">boundaries. However, the standard RISC-V encoding scheme is designed to support ISA extensions </span>
<span id="t1l_25" class="t s2_25">with variable-length instructions, where each instruction can be any number of 16-bit instruction </span>
<span id="t1m_25" class="t s3_25">parcels </span><span id="t1n_25" class="t s2_25">in length and parcels are naturally aligned on 16-bit boundaries. The standard compressed </span>
<span id="t1o_25" class="t s2_25">ISA extension described in Chapter </span><span id="t1p_25" class="t s4_25">16 </span><span id="t1q_25" class="t s2_25">reduces code size by providing compressed 16-bit instructions </span>
<span id="t1r_25" class="t s2_25">and relaxes the alignment constraints to allow all instructions (16 bit and 32 bit) to be aligned on </span>
<span id="t1s_25" class="t s2_25">any 16-bit boundary to improve code density. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
