{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1478728075843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1478728075844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  9 16:47:55 2016 " "Processing started: Wed Nov  9 16:47:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1478728075844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1478728075844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1478728075844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1478728076154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_testbench " "Found entity 1: lab4_testbench" {  } { { "lab4_testbench.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_imem " "Found entity 1: lab4_imem" {  } { { "lab4_imem.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_decoder " "Found entity 1: lab4_decoder" {  } { { "lab4_decoder.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "lab4_regfile.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_de2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_de2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_de2 " "Found entity 1: lab4_de2" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_control_unit " "Found entity 1: lab4_control_unit" {  } { { "lab4_control_unit.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1478728076525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1478728076525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 lab4_de2.v(24) " "Verilog HDL Implicit Net warning at lab4_de2.v(24): created implicit net for \"HEX0\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 lab4_de2.v(24) " "Verilog HDL Implicit Net warning at lab4_de2.v(24): created implicit net for \"HEX1\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 lab4_de2.v(24) " "Verilog HDL Implicit Net warning at lab4_de2.v(24): created implicit net for \"HEX2\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 lab4_de2.v(24) " "Verilog HDL Implicit Net warning at lab4_de2.v(24): created implicit net for \"HEX3\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX4 lab4_de2.v(25) " "Verilog HDL Implicit Net warning at lab4_de2.v(25): created implicit net for \"HEX4\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX5 lab4_de2.v(25) " "Verilog HDL Implicit Net warning at lab4_de2.v(25): created implicit net for \"HEX5\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076526 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX6 lab4_de2.v(25) " "Verilog HDL Implicit Net warning at lab4_de2.v(25): created implicit net for \"HEX6\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX7 lab4_de2.v(25) " "Verilog HDL Implicit Net warning at lab4_de2.v(25): created implicit net for \"HEX7\"" {  } { { "lab4_de2.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1478728076527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_de2 " "Elaborating entity \"lab4_de2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1478728076939 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "my_system system " "Node instance \"my_system\" instantiates undefined entity \"system\"" {  } { { "lab4_de2.v" "my_system" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_de2.v" 25 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1478728076981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1478728077094 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov  9 16:47:57 2016 " "Processing ended: Wed Nov  9 16:47:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1478728077094 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1478728077094 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1478728077094 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1478728077094 ""}
