# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab04.srcs/sources_1/new/receiver_fsm.sv"
sv xil_defaultlib  "../../../Lab04.srcs/sources_1/imports/Downloads/Lab 1 Reference Code + Requirements Checklist-20170919/clkenb.sv"
sv xil_defaultlib  "../../../Lab04.srcs/sources_1/new/receiver_top.sv"
sv xil_defaultlib  "../../../Lab04.srcs/sim_1/new/receiver_bench.sv"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
