

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Thu Apr 27 10:52:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5920|     5920|  59.200 us|  59.200 us|  5921|  5921|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TILE_ROW   |     4456|     4456|      1114|          -|          -|     4|        no|
        | + TILE_COL  |     1072|     1072|       268|          -|          -|     4|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 33 3 
3 --> 4 32 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 3 
32 --> 2 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 41 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21" [tiled_conv.cpp:23]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_7, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_6, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_4, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_4, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %linear_weights, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %linear_weights, void @empty_4, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_1, void @empty_20, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_4, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 56 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%linear_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %linear_weights"   --->   Operation 57 'read' 'linear_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 58 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 59 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0 = alloca i64 1" [tiled_conv.cpp:56]   --->   Operation 60 'alloca' 'conv_in_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0 = alloca i64 1" [tiled_conv.cpp:57]   --->   Operation 61 'alloca' 'conv_wt_buf_V_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 0"   --->   Operation 62 'getelementptr' 'conv_wt_buf_V_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_1 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 1"   --->   Operation 63 'getelementptr' 'conv_wt_buf_V_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_2 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 2"   --->   Operation 64 'getelementptr' 'conv_wt_buf_V_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_3 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 3"   --->   Operation 65 'getelementptr' 'conv_wt_buf_V_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_4 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 4"   --->   Operation 66 'getelementptr' 'conv_wt_buf_V_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_5 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 5"   --->   Operation 67 'getelementptr' 'conv_wt_buf_V_0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_6 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 6"   --->   Operation 68 'getelementptr' 'conv_wt_buf_V_0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_7 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 7"   --->   Operation 69 'getelementptr' 'conv_wt_buf_V_0_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_8 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 8"   --->   Operation 70 'getelementptr' 'conv_wt_buf_V_0_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_9 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 9"   --->   Operation 71 'getelementptr' 'conv_wt_buf_V_0_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_10 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 10"   --->   Operation 72 'getelementptr' 'conv_wt_buf_V_0_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_11 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 11"   --->   Operation 73 'getelementptr' 'conv_wt_buf_V_0_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_12 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 12"   --->   Operation 74 'getelementptr' 'conv_wt_buf_V_0_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_13 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 13"   --->   Operation 75 'getelementptr' 'conv_wt_buf_V_0_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_14 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 14"   --->   Operation 76 'getelementptr' 'conv_wt_buf_V_0_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_15 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 15"   --->   Operation 77 'getelementptr' 'conv_wt_buf_V_0_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_16 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 16"   --->   Operation 78 'getelementptr' 'conv_wt_buf_V_0_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_17 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 17"   --->   Operation 79 'getelementptr' 'conv_wt_buf_V_0_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_18 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 18"   --->   Operation 80 'getelementptr' 'conv_wt_buf_V_0_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_19 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 19"   --->   Operation 81 'getelementptr' 'conv_wt_buf_V_0_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_20 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 20"   --->   Operation 82 'getelementptr' 'conv_wt_buf_V_0_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_21 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 21"   --->   Operation 83 'getelementptr' 'conv_wt_buf_V_0_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_22 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 22"   --->   Operation 84 'getelementptr' 'conv_wt_buf_V_0_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_23 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 23"   --->   Operation 85 'getelementptr' 'conv_wt_buf_V_0_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_0_0_addr_24 = getelementptr i16 %conv_wt_buf_V_0_0, i64 0, i64 24"   --->   Operation 86 'getelementptr' 'conv_wt_buf_V_0_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0 = alloca i64 1" [tiled_conv.cpp:58]   --->   Operation 87 'alloca' 'conv_out_buf_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_out_buf_V_0_addr = getelementptr i15 %conv_out_buf_V_0, i64 0, i64 0"   --->   Operation 88 'getelementptr' 'conv_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%max_pool_out_buf_V_0 = alloca i64 1" [tiled_conv.cpp:60]   --->   Operation 89 'alloca' 'max_pool_out_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%layer1_output_V_0 = alloca i64 1" [tiled_conv.cpp:61]   --->   Operation 90 'alloca' 'layer1_output_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%linear_input_V = alloca i64 1" [tiled_conv.cpp:62]   --->   Operation 91 'alloca' 'linear_input_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln887 = store i15 0, i6 %conv_out_buf_V_0_addr"   --->   Operation 92 'store' 'store_ln887' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 15> <Depth = 36> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %layer_weights_read, i32 1, i32 63" [utils.cpp:118]   --->   Operation 93 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i63 %trunc_ln" [utils.cpp:118]   --->   Operation 94 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln118" [utils.cpp:118]   --->   Operation 95 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln76 = store i3 0, i3 %ti" [tiled_conv.cpp:76]   --->   Operation 96 'store' 'store_ln76' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln76 = br void %TILE_COL" [tiled_conv.cpp:76]   --->   Operation 97 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%ti_1 = load i3 %ti"   --->   Operation 98 'load' 'ti_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.13ns)   --->   "%icmp_ln76 = icmp_eq  i3 %ti_1, i3 4" [tiled_conv.cpp:76]   --->   Operation 99 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 100 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.65ns)   --->   "%add_ln76 = add i3 %ti_1, i3 1" [tiled_conv.cpp:76]   --->   Operation 101 'add' 'add_ln76' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %TILE_COL.split, void %for.end160" [tiled_conv.cpp:76]   --->   Operation 102 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i3 %ti_1" [tiled_conv.cpp:76]   --->   Operation 103 'zext' 'zext_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [tiled_conv.cpp:76]   --->   Operation 104 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty_33 = trunc i3 %ti_1"   --->   Operation 105 'trunc' 'empty_33' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_33, i3 0"   --->   Operation 106 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%p_shl1_cast = zext i5 %p_shl1"   --->   Operation 107 'zext' 'p_shl1_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%empty_34 = shl i3 %ti_1, i3 1"   --->   Operation 108 'shl' 'empty_34' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_35)   --->   "%p_shl2_cast = zext i3 %empty_34"   --->   Operation 109 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.78ns) (out node of the LUT)   --->   "%empty_35 = sub i6 %p_shl1_cast, i6 %p_shl2_cast"   --->   Operation 110 'sub' 'empty_35' <Predicate = (!icmp_ln76)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_33, i2 0"   --->   Operation 111 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %p_shl"   --->   Operation 112 'zext' 'p_shl_cast' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.73ns)   --->   "%empty_36 = sub i5 %p_shl_cast, i5 %zext_ln76" [tiled_conv.cpp:76]   --->   Operation 113 'sub' 'empty_36' <Predicate = (!icmp_ln76)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i5 %empty_36" [utils.cpp:41]   --->   Operation 114 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i6 %empty_35" [utils.cpp:41]   --->   Operation 115 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln79 = br void %VITIS_LOOP_104_1" [tiled_conv.cpp:79]   --->   Operation 116 'br' 'br_ln79' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_feature_map_read, i32 1, i32 63" [conv_7x7.cpp:115]   --->   Operation 117 'partselect' 'trunc_ln1' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.82>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tj = phi i3 %add_ln79, void %VITIS_LOOP_104_1.split, i3 0, void %TILE_COL.split" [tiled_conv.cpp:79]   --->   Operation 118 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.13ns)   --->   "%icmp_ln79 = icmp_eq  i3 %tj, i3 4" [tiled_conv.cpp:79]   --->   Operation 119 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 120 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.65ns)   --->   "%add_ln79 = add i3 %tj, i3 1" [tiled_conv.cpp:79]   --->   Operation 121 'add' 'add_ln79' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %VITIS_LOOP_104_1.split, void %for.inc149.preheader" [tiled_conv.cpp:79]   --->   Operation 122 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [2/2] (3.69ns)   --->   "%call_ln76 = call void @tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4, i5 %empty_36, i15 %layer1_output_V_0, i15 %linear_input_V" [tiled_conv.cpp:76]   --->   Operation 123 'call' 'call_ln76' <Predicate = (icmp_ln79)> <Delay = 3.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln76 = store i3 %add_ln76, i3 %ti" [tiled_conv.cpp:76]   --->   Operation 124 'store' 'store_ln76' <Predicate = (icmp_ln79)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 125 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 125 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 126 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 126 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 127 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 127 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 128 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 128 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 129 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 129 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 130 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 130 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 131 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 25" [utils.cpp:118]   --->   Operation 131 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.98>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i3 %tj" [utils.cpp:31]   --->   Operation 132 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln31, i3 0" [utils.cpp:31]   --->   Operation 133 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%zext_ln31 = zext i5 %shl_ln" [utils.cpp:31]   --->   Operation 134 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%shl_ln31 = shl i3 %tj, i3 1" [utils.cpp:31]   --->   Operation 135 'shl' 'shl_ln31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sub_ln45)   --->   "%zext_ln31_1 = zext i3 %shl_ln31" [utils.cpp:31]   --->   Operation 136 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln45 = sub i6 %zext_ln31, i6 %zext_ln31_1" [utils.cpp:45]   --->   Operation 137 'sub' 'sub_ln45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i6 %sub_ln45" [utils.cpp:45]   --->   Operation 138 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [2/2] (4.20ns)   --->   "%call_ln41 = call void @tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i6 %empty_35, i3 %trunc_ln41_1, i16 %conv_in_buf_V_0, i3 %trunc_ln45, i6 %sub_ln45, i64 %input_feature_map_read" [utils.cpp:41]   --->   Operation 139 'call' 'call_ln41' <Predicate = true> <Delay = 4.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln118 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i16 %conv_wt_buf_V_0_0" [utils.cpp:118]   --->   Operation 140 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln41 = call void @tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i6 %empty_35, i3 %trunc_ln41_1, i16 %conv_in_buf_V_0, i3 %trunc_ln45, i6 %sub_ln45, i64 %input_feature_map_read" [utils.cpp:41]   --->   Operation 141 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln118 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln, i16 %conv_wt_buf_V_0_0" [utils.cpp:118]   --->   Operation 142 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 143 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load = load i5 %conv_wt_buf_V_0_0_addr"   --->   Operation 143 'load' 'conv_wt_buf_V_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 144 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load = load i5 %conv_wt_buf_V_0_0_addr"   --->   Operation 144 'load' 'conv_wt_buf_V_0_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 145 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_1 = load i5 %conv_wt_buf_V_0_0_addr_1"   --->   Operation 145 'load' 'conv_wt_buf_V_0_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_14 : Operation 146 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_2 = load i5 %conv_wt_buf_V_0_0_addr_2"   --->   Operation 146 'load' 'conv_wt_buf_V_0_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 147 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_1 = load i5 %conv_wt_buf_V_0_0_addr_1"   --->   Operation 147 'load' 'conv_wt_buf_V_0_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_15 : Operation 148 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_2 = load i5 %conv_wt_buf_V_0_0_addr_2"   --->   Operation 148 'load' 'conv_wt_buf_V_0_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_15 : Operation 149 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_3 = load i5 %conv_wt_buf_V_0_0_addr_3"   --->   Operation 149 'load' 'conv_wt_buf_V_0_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_15 : Operation 150 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_4 = load i5 %conv_wt_buf_V_0_0_addr_4"   --->   Operation 150 'load' 'conv_wt_buf_V_0_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 151 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_3 = load i5 %conv_wt_buf_V_0_0_addr_3"   --->   Operation 151 'load' 'conv_wt_buf_V_0_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_16 : Operation 152 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_4 = load i5 %conv_wt_buf_V_0_0_addr_4"   --->   Operation 152 'load' 'conv_wt_buf_V_0_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_16 : Operation 153 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_5 = load i5 %conv_wt_buf_V_0_0_addr_5"   --->   Operation 153 'load' 'conv_wt_buf_V_0_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_16 : Operation 154 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_6 = load i5 %conv_wt_buf_V_0_0_addr_6"   --->   Operation 154 'load' 'conv_wt_buf_V_0_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 155 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_5 = load i5 %conv_wt_buf_V_0_0_addr_5"   --->   Operation 155 'load' 'conv_wt_buf_V_0_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_17 : Operation 156 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_6 = load i5 %conv_wt_buf_V_0_0_addr_6"   --->   Operation 156 'load' 'conv_wt_buf_V_0_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_17 : Operation 157 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_7 = load i5 %conv_wt_buf_V_0_0_addr_7"   --->   Operation 157 'load' 'conv_wt_buf_V_0_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_17 : Operation 158 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_8 = load i5 %conv_wt_buf_V_0_0_addr_8"   --->   Operation 158 'load' 'conv_wt_buf_V_0_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 159 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_7 = load i5 %conv_wt_buf_V_0_0_addr_7"   --->   Operation 159 'load' 'conv_wt_buf_V_0_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_18 : Operation 160 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_8 = load i5 %conv_wt_buf_V_0_0_addr_8"   --->   Operation 160 'load' 'conv_wt_buf_V_0_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_18 : Operation 161 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_9 = load i5 %conv_wt_buf_V_0_0_addr_9"   --->   Operation 161 'load' 'conv_wt_buf_V_0_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_18 : Operation 162 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_10 = load i5 %conv_wt_buf_V_0_0_addr_10"   --->   Operation 162 'load' 'conv_wt_buf_V_0_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 163 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_9 = load i5 %conv_wt_buf_V_0_0_addr_9"   --->   Operation 163 'load' 'conv_wt_buf_V_0_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_19 : Operation 164 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_10 = load i5 %conv_wt_buf_V_0_0_addr_10"   --->   Operation 164 'load' 'conv_wt_buf_V_0_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_19 : Operation 165 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_11 = load i5 %conv_wt_buf_V_0_0_addr_11"   --->   Operation 165 'load' 'conv_wt_buf_V_0_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_19 : Operation 166 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_12 = load i5 %conv_wt_buf_V_0_0_addr_12"   --->   Operation 166 'load' 'conv_wt_buf_V_0_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 167 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_11 = load i5 %conv_wt_buf_V_0_0_addr_11"   --->   Operation 167 'load' 'conv_wt_buf_V_0_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_20 : Operation 168 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_12 = load i5 %conv_wt_buf_V_0_0_addr_12"   --->   Operation 168 'load' 'conv_wt_buf_V_0_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_20 : Operation 169 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_13 = load i5 %conv_wt_buf_V_0_0_addr_13"   --->   Operation 169 'load' 'conv_wt_buf_V_0_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_20 : Operation 170 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_14 = load i5 %conv_wt_buf_V_0_0_addr_14"   --->   Operation 170 'load' 'conv_wt_buf_V_0_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 171 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_13 = load i5 %conv_wt_buf_V_0_0_addr_13"   --->   Operation 171 'load' 'conv_wt_buf_V_0_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_21 : Operation 172 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_14 = load i5 %conv_wt_buf_V_0_0_addr_14"   --->   Operation 172 'load' 'conv_wt_buf_V_0_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_21 : Operation 173 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_15 = load i5 %conv_wt_buf_V_0_0_addr_15"   --->   Operation 173 'load' 'conv_wt_buf_V_0_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_21 : Operation 174 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_16 = load i5 %conv_wt_buf_V_0_0_addr_16"   --->   Operation 174 'load' 'conv_wt_buf_V_0_0_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 175 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_15 = load i5 %conv_wt_buf_V_0_0_addr_15"   --->   Operation 175 'load' 'conv_wt_buf_V_0_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_22 : Operation 176 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_16 = load i5 %conv_wt_buf_V_0_0_addr_16"   --->   Operation 176 'load' 'conv_wt_buf_V_0_0_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_22 : Operation 177 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_17 = load i5 %conv_wt_buf_V_0_0_addr_17"   --->   Operation 177 'load' 'conv_wt_buf_V_0_0_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_22 : Operation 178 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_18 = load i5 %conv_wt_buf_V_0_0_addr_18"   --->   Operation 178 'load' 'conv_wt_buf_V_0_0_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 179 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_17 = load i5 %conv_wt_buf_V_0_0_addr_17"   --->   Operation 179 'load' 'conv_wt_buf_V_0_0_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_23 : Operation 180 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_18 = load i5 %conv_wt_buf_V_0_0_addr_18"   --->   Operation 180 'load' 'conv_wt_buf_V_0_0_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_23 : Operation 181 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_19 = load i5 %conv_wt_buf_V_0_0_addr_19"   --->   Operation 181 'load' 'conv_wt_buf_V_0_0_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_23 : Operation 182 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_20 = load i5 %conv_wt_buf_V_0_0_addr_20"   --->   Operation 182 'load' 'conv_wt_buf_V_0_0_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 183 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_19 = load i5 %conv_wt_buf_V_0_0_addr_19"   --->   Operation 183 'load' 'conv_wt_buf_V_0_0_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_24 : Operation 184 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_20 = load i5 %conv_wt_buf_V_0_0_addr_20"   --->   Operation 184 'load' 'conv_wt_buf_V_0_0_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_24 : Operation 185 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_21 = load i5 %conv_wt_buf_V_0_0_addr_21"   --->   Operation 185 'load' 'conv_wt_buf_V_0_0_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_24 : Operation 186 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_22 = load i5 %conv_wt_buf_V_0_0_addr_22"   --->   Operation 186 'load' 'conv_wt_buf_V_0_0_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 187 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_21 = load i5 %conv_wt_buf_V_0_0_addr_21"   --->   Operation 187 'load' 'conv_wt_buf_V_0_0_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_25 : Operation 188 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_22 = load i5 %conv_wt_buf_V_0_0_addr_22"   --->   Operation 188 'load' 'conv_wt_buf_V_0_0_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_25 : Operation 189 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_23 = load i5 %conv_wt_buf_V_0_0_addr_23"   --->   Operation 189 'load' 'conv_wt_buf_V_0_0_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_25 : Operation 190 [2/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_24 = load i5 %conv_wt_buf_V_0_0_addr_24"   --->   Operation 190 'load' 'conv_wt_buf_V_0_0_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 191 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_23 = load i5 %conv_wt_buf_V_0_0_addr_23"   --->   Operation 191 'load' 'conv_wt_buf_V_0_0_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_26 : Operation 192 [1/2] (2.32ns)   --->   "%conv_wt_buf_V_0_0_load_24 = load i5 %conv_wt_buf_V_0_0_addr_24"   --->   Operation 192 'load' 'conv_wt_buf_V_0_0_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_26 : Operation 193 [2/2] (0.00ns)   --->   "%call_ln1317 = call void @tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3, i16 %conv_in_buf_V_0, i15 %conv_out_buf_V_0, i16 %conv_wt_buf_V_0_0_load, i16 %conv_wt_buf_V_0_0_load_1, i16 %conv_wt_buf_V_0_0_load_2, i16 %conv_wt_buf_V_0_0_load_3, i16 %conv_wt_buf_V_0_0_load_4, i16 %conv_wt_buf_V_0_0_load_5, i16 %conv_wt_buf_V_0_0_load_6, i16 %conv_wt_buf_V_0_0_load_7, i16 %conv_wt_buf_V_0_0_load_8, i16 %conv_wt_buf_V_0_0_load_9, i16 %conv_wt_buf_V_0_0_load_10, i16 %conv_wt_buf_V_0_0_load_11, i16 %conv_wt_buf_V_0_0_load_12, i16 %conv_wt_buf_V_0_0_load_13, i16 %conv_wt_buf_V_0_0_load_14, i16 %conv_wt_buf_V_0_0_load_15, i16 %conv_wt_buf_V_0_0_load_16, i16 %conv_wt_buf_V_0_0_load_17, i16 %conv_wt_buf_V_0_0_load_18, i16 %conv_wt_buf_V_0_0_load_19, i16 %conv_wt_buf_V_0_0_load_20, i16 %conv_wt_buf_V_0_0_load_21, i16 %conv_wt_buf_V_0_0_load_22, i16 %conv_wt_buf_V_0_0_load_23, i16 %conv_wt_buf_V_0_0_load_24"   --->   Operation 193 'call' 'call_ln1317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 194 [1/2] (0.00ns)   --->   "%call_ln1317 = call void @tiled_conv_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_42_3, i16 %conv_in_buf_V_0, i15 %conv_out_buf_V_0, i16 %conv_wt_buf_V_0_0_load, i16 %conv_wt_buf_V_0_0_load_1, i16 %conv_wt_buf_V_0_0_load_2, i16 %conv_wt_buf_V_0_0_load_3, i16 %conv_wt_buf_V_0_0_load_4, i16 %conv_wt_buf_V_0_0_load_5, i16 %conv_wt_buf_V_0_0_load_6, i16 %conv_wt_buf_V_0_0_load_7, i16 %conv_wt_buf_V_0_0_load_8, i16 %conv_wt_buf_V_0_0_load_9, i16 %conv_wt_buf_V_0_0_load_10, i16 %conv_wt_buf_V_0_0_load_11, i16 %conv_wt_buf_V_0_0_load_12, i16 %conv_wt_buf_V_0_0_load_13, i16 %conv_wt_buf_V_0_0_load_14, i16 %conv_wt_buf_V_0_0_load_15, i16 %conv_wt_buf_V_0_0_load_16, i16 %conv_wt_buf_V_0_0_load_17, i16 %conv_wt_buf_V_0_0_load_18, i16 %conv_wt_buf_V_0_0_load_19, i16 %conv_wt_buf_V_0_0_load_20, i16 %conv_wt_buf_V_0_0_load_21, i16 %conv_wt_buf_V_0_0_load_22, i16 %conv_wt_buf_V_0_0_load_23, i16 %conv_wt_buf_V_0_0_load_24"   --->   Operation 194 'call' 'call_ln1317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 195 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3, i15 %max_pool_out_buf_V_0, i15 %conv_out_buf_V_0"   --->   Operation 195 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 196 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tiled_conv_Pipeline_VITIS_LOOP_73_2_VITIS_LOOP_74_3, i15 %max_pool_out_buf_V_0, i15 %conv_out_buf_V_0"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.73>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %tj" [tiled_conv.cpp:79]   --->   Operation 197 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln31, i2 0" [utils.cpp:184]   --->   Operation 198 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i4 %shl_ln3" [utils.cpp:184]   --->   Operation 199 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (1.73ns)   --->   "%sub_ln184 = sub i5 %zext_ln184, i5 %zext_ln79" [utils.cpp:184]   --->   Operation 200 'sub' 'sub_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [2/2] (0.00ns)   --->   "%call_ln41 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i4 %trunc_ln41, i15 %max_pool_out_buf_V_0, i5 %sub_ln184, i15 %layer1_output_V_0" [utils.cpp:41]   --->   Operation 201 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [tiled_conv.cpp:79]   --->   Operation 202 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/2] (0.00ns)   --->   "%call_ln41 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i4 %trunc_ln41, i15 %max_pool_out_buf_V_0, i5 %sub_ln184, i15 %layer1_output_V_0" [utils.cpp:41]   --->   Operation 203 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_104_1" [tiled_conv.cpp:79]   --->   Operation 204 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.00>
ST_32 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln76 = call void @tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4, i5 %empty_36, i15 %layer1_output_V_0, i15 %linear_input_V" [tiled_conv.cpp:76]   --->   Operation 205 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln76 = br void %TILE_COL" [tiled_conv.cpp:76]   --->   Operation 206 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 33 <SV = 2> <Delay = 7.30>
ST_33 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i63 %trunc_ln1" [conv_7x7.cpp:115]   --->   Operation 207 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 208 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln115" [conv_7x7.cpp:115]   --->   Operation 208 'getelementptr' 'fm_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 209 [1/1] (7.30ns)   --->   "%empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %fm_addr, i32 10" [conv_7x7.cpp:115]   --->   Operation 209 'writereq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 3> <Delay = 0.00>
ST_34 : Operation 210 [2/2] (0.00ns)   --->   "%call_ln115 = call void @tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2, i16 %wt, i16 %fm, i63 %trunc_ln1, i64 %linear_weights_read, i15 %linear_input_V" [conv_7x7.cpp:115]   --->   Operation 210 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 4> <Delay = 0.00>
ST_35 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln115 = call void @tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2, i16 %wt, i16 %fm, i63 %trunc_ln1, i64 %linear_weights_read, i15 %linear_input_V" [conv_7x7.cpp:115]   --->   Operation 211 'call' 'call_ln115' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 5> <Delay = 7.30>
ST_36 : Operation 212 [5/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [tiled_conv.cpp:166]   --->   Operation 212 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 6> <Delay = 7.30>
ST_37 : Operation 213 [4/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [tiled_conv.cpp:166]   --->   Operation 213 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 7> <Delay = 7.30>
ST_38 : Operation 214 [3/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [tiled_conv.cpp:166]   --->   Operation 214 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 8> <Delay = 7.30>
ST_39 : Operation 215 [2/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [tiled_conv.cpp:166]   --->   Operation 215 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 9> <Delay = 7.30>
ST_40 : Operation 216 [1/5] (7.30ns)   --->   "%empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %fm_addr" [tiled_conv.cpp:166]   --->   Operation 216 'writeresp' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [tiled_conv.cpp:166]   --->   Operation 217 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf.V[0]', tiled_conv.cpp:58) [53]  (0 ns)
	'getelementptr' operation ('conv_out_buf_V_0_addr') [54]  (0 ns)
	'store' operation ('store_ln887') of constant 0 on array 'conv_out_buf.V[0]', tiled_conv.cpp:58 [58]  (2.32 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'load' operation ('ti') on local variable 'ti' [65]  (0 ns)
	'sub' operation ('empty_35') [78]  (1.78 ns)

 <State 3>: 4.83ns
The critical path consists of the following:
	'call' operation ('call_ln76', tiled_conv.cpp:76) to 'tiled_conv_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_156_4' [137]  (3.7 ns)
	blocking operation 1.13 ns on control path)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty_38', utils.cpp:118) on port 'wt' (utils.cpp:118) [102]  (7.3 ns)

 <State 11>: 5.98ns
The critical path consists of the following:
	'sub' operation ('sub_ln45', utils.cpp:45) [99]  (1.78 ns)
	'call' operation ('call_ln41', utils.cpp:41) to 'tiled_conv_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' [101]  (4.2 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [104]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [104]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_1') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [105]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_3') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [107]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_5') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [109]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_7') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [111]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_9') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [113]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_11') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [115]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_13') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [117]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_15') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [119]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_17') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [121]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_19') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [123]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_21') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [125]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_0_0_load_23') on array 'conv_wt_buf.V[0][0]', tiled_conv.cpp:57 [127]  (2.32 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln184', utils.cpp:184) [133]  (1.74 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('fm_addr', conv_7x7.cpp:115) [143]  (0 ns)
	bus request operation ('empty_39', conv_7x7.cpp:115) on port 'fm' (conv_7x7.cpp:115) [144]  (7.3 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_40', tiled_conv.cpp:166) on port 'fm' (tiled_conv.cpp:166) [146]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_40', tiled_conv.cpp:166) on port 'fm' (tiled_conv.cpp:166) [146]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_40', tiled_conv.cpp:166) on port 'fm' (tiled_conv.cpp:166) [146]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_40', tiled_conv.cpp:166) on port 'fm' (tiled_conv.cpp:166) [146]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_40', tiled_conv.cpp:166) on port 'fm' (tiled_conv.cpp:166) [146]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
