#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug 31 17:55:29 2019
# Process ID: 9160
# Current directory: D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.runs/synth_1
# Command line: vivado.exe -log project_reti_logiche.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl
# Log file: D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.runs/synth_1/project_reti_logiche.vds
# Journal file: D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12504 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.148 ; gain = 101.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 418.297 ; gain = 157.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 418.297 ; gain = 157.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 418.297 ; gain = 157.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:213]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:192]
INFO: [Synth 8-5544] ROM "distance_min2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "distance_min3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index_masc4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'o_address_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'o_done_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:135]
WARNING: [Synth 8-327] inferring latch for variable 'o_en_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'o_we_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'difference_value_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:150]
WARNING: [Synth 8-327] inferring latch for variable 'todo_output_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:139]
WARNING: [Synth 8-327] inferring latch for variable 'difference_value_x_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'masc_di_entrata_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:140]
WARNING: [Synth 8-327] inferring latch for variable 'operand_valid_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:138]
WARNING: [Synth 8-327] inferring latch for variable 'difference_value_y_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:149]
WARNING: [Synth 8-327] inferring latch for variable 'punt_da_valutare_x_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:141]
WARNING: [Synth 8-327] inferring latch for variable 'punt_centroide_x_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:144]
WARNING: [Synth 8-327] inferring latch for variable 'punt_da_valutare_y_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'punt_centroide_y_reg' [D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:145]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 472.234 ; gain = 211.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[8]' (LD) to 'difference_value_y_reg[9]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[9]' (LD) to 'difference_value_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[10]' (LD) to 'difference_value_y_reg[11]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[11]' (LD) to 'difference_value_y_reg[12]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[12]' (LD) to 'difference_value_y_reg[13]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[13]' (LD) to 'difference_value_y_reg[14]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[14]' (LD) to 'difference_value_y_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difference_value_y_reg[15] )
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[8]' (LD) to 'difference_value_x_reg[9]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[9]' (LD) to 'difference_value_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[10]' (LD) to 'difference_value_x_reg[11]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[11]' (LD) to 'difference_value_x_reg[12]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[12]' (LD) to 'difference_value_x_reg[13]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[13]' (LD) to 'difference_value_x_reg[14]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[14]' (LD) to 'difference_value_x_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difference_value_x_reg[15] )
INFO: [Synth 8-3886] merging instance 'o_address_reg[5]' (LD) to 'o_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[6]' (LD) to 'o_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[7]' (LD) to 'o_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[8]' (LD) to 'o_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[9]' (LD) to 'o_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[10]' (LD) to 'o_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[11]' (LD) to 'o_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[12]' (LD) to 'o_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[13]' (LD) to 'o_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[14]' (LD) to 'o_address_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[15] )
INFO: [Synth 8-3886] merging instance 'difference_value_reg[9]' (LD) to 'difference_value_reg[10]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[10]' (LD) to 'difference_value_reg[11]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[11]' (LD) to 'difference_value_reg[12]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[12]' (LD) to 'difference_value_reg[13]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[13]' (LD) to 'difference_value_reg[14]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[14]' (LD) to 'difference_value_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difference_value_reg[15] )
INFO: [Synth 8-3886] merging instance 'distance_min_reg[10]' (FDCE) to 'distance_min_reg[11]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[11]' (FDCE) to 'distance_min_reg[12]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[12]' (FDCE) to 'distance_min_reg[13]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[13]' (FDCE) to 'distance_min_reg[14]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[14]' (FDCE) to 'distance_min_reg[15]'
WARNING: [Synth 8-3332] Sequential element (o_address_reg[15]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (difference_value_reg[15]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (difference_value_x_reg[15]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (difference_value_y_reg[15]) is unused and will be removed from module project_reti_logiche.
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[0]' (LD) to 'punt_da_valutare_y_reg[0]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[0]' (LD) to 'punt_centroide_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[1]' (LD) to 'punt_da_valutare_y_reg[1]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[1]' (LD) to 'punt_centroide_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[2]' (LD) to 'punt_da_valutare_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[2]' (LD) to 'punt_centroide_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[3]' (LD) to 'punt_da_valutare_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[3]' (LD) to 'punt_centroide_x_reg[3]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[4]' (LD) to 'punt_da_valutare_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[4]' (LD) to 'punt_centroide_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[5]' (LD) to 'punt_da_valutare_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[5]' (LD) to 'punt_centroide_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[6]' (LD) to 'punt_da_valutare_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[6]' (LD) to 'punt_centroide_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_y_reg[7]' (LD) to 'punt_centroide_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_y_reg[7]' (LD) to 'punt_da_valutare_x_reg[7]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[0]' (LD) to 'punt_da_valutare_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[0]' (LD) to 'masc_di_entrata_reg[0]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[1]' (LD) to 'punt_da_valutare_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[1]' (LD) to 'masc_di_entrata_reg[1]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[2]' (LD) to 'punt_da_valutare_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[2]' (LD) to 'masc_di_entrata_reg[2]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[3]' (LD) to 'punt_da_valutare_x_reg[3]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[3]' (LD) to 'masc_di_entrata_reg[3]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[4]' (LD) to 'punt_da_valutare_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[4]' (LD) to 'masc_di_entrata_reg[4]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[5]' (LD) to 'punt_da_valutare_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[5]' (LD) to 'masc_di_entrata_reg[5]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[6]' (LD) to 'punt_da_valutare_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[6]' (LD) to 'masc_di_entrata_reg[6]'
INFO: [Synth 8-3886] merging instance 'punt_da_valutare_x_reg[7]' (LD) to 'punt_centroide_x_reg[7]'
INFO: [Synth 8-3886] merging instance 'punt_centroide_x_reg[7]' (LD) to 'masc_di_entrata_reg[7]'
INFO: [Synth 8-3886] merging instance 'o_we_reg' (LD) to 'o_done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[0] )
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[1]' (LD) to 'difference_value_y_reg[2]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[2]' (LD) to 'difference_value_y_reg[3]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[3]' (LD) to 'difference_value_y_reg[4]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[4]' (LD) to 'difference_value_y_reg[5]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[5]' (LD) to 'difference_value_y_reg[6]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[6]' (LD) to 'difference_value_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[1]' (LD) to 'difference_value_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[2]' (LD) to 'difference_value_x_reg[3]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[3]' (LD) to 'difference_value_x_reg[4]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[4]' (LD) to 'difference_value_x_reg[5]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[5]' (LD) to 'difference_value_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[6]' (LD) to 'difference_value_x_reg[7]'
WARNING: [Synth 8-3332] Sequential element (o_address_reg[0]) is unused and will be removed from module project_reti_logiche.
INFO: [Synth 8-3886] merging instance 'operand_valid_reg' (LD) to 'difference_value_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[0]' (LD) to 'difference_value_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[0]' (LD) to 'difference_value_y_reg[7]'
INFO: [Synth 8-3886] merging instance 'difference_value_x_reg[7]' (LD) to 'difference_value_y_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difference_value_y_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\distance_min_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[4] )
INFO: [Synth 8-3886] merging instance 'difference_value_y_reg[7]' (LD) to 'difference_value_reg[1]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[1]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[1]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[3]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[3]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[2]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[2]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[4]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[4]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[5]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[5]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[6]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[6]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3886] merging instance 'difference_value_reg[7]' (LD) to 'difference_value_reg[8]'
INFO: [Synth 8-3886] merging instance 'distance_min_reg[7]' (FDCE) to 'distance_min_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\difference_value_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\o_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (o_address_reg[4]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (o_address_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (o_address_reg[2]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (o_address_reg[1]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (difference_value_reg[0]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[2]_LDC) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[2]_C) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[2]_P) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[1]_LDC) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[1]_C) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[1]_P) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[0]_LDC) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[0]_C) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (index_masc[0]_P) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[0]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[1]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[2]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[3]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[4]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[5]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[6]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (masc_di_entrata_reg[7]) is unused and will be removed from module project_reti_logiche.
WARNING: [Synth 8-3332] Sequential element (difference_value_reg[8]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     4|
|4     |LUT6 |     1|
|5     |FDCE |     3|
|6     |FDPE |     1|
|7     |LD   |     6|
|8     |IBUF |     3|
|9     |OBUF |    27|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    48|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 612.473 ; gain = 351.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 713.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
135 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 713.168 ; gain = 460.316
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 713.168 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project_Polimi/Project_Reti_Logiche/D_ProjectFolder/project_reti_logiche.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 31 17:55:50 2019...
