INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.sim/sim_1/impl/timing/xsim/testbench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Q08toBCD
INFO: [VRFC 10-311] analyzing module disp7m
INFO: [VRFC 10-311] analyzing module fpga_basicIO_mems
INFO: [VRFC 10-311] analyzing module images_mem_HD2
INFO: [VRFC 10-311] analyzing module mem_acesses__xdcDup__1
INFO: [VRFC 10-311] analyzing module weights1_HD16
INFO: [VRFC 10-311] analyzing module weights2_HD32
INFO: [VRFC 10-311] analyzing module Q08toBCD_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module Q08toBCD_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module Q08toBCD_rom
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_generic_cstr_HD6
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width_HD7
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized0_HD9
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized1_HD11
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_width__parameterized2_HD13
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init_HD8
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized0_HD10
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized1_HD12
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_prim_wrapper_init__parameterized2_HD14
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_top_HD5
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_v8_4_6_HD3
INFO: [VRFC 10-311] analyzing module images_mem_blk_mem_gen_v8_4_6_synth_HD4
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_generic_cstr_HD20
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_mux_HD21
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width_HD23
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_width__parameterized1_HD27
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init_HD24
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_prim_wrapper_init__parameterized1_HD28
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_top_HD19
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_v8_4_6_HD17
INFO: [VRFC 10-311] analyzing module weights1_blk_mem_gen_v8_4_6_synth_HD18
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_generic_cstr_HD36
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_prim_width_HD37
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_prim_wrapper_init_HD38
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_top_HD35
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_v8_4_6_HD33
INFO: [VRFC 10-311] analyzing module weights2_blk_mem_gen_v8_4_6_synth_HD34
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Circuit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mem_acesses'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/guivi/OneDrive - Universidade de Lisboa/Documentos/Faculdade/PSD/Projeto3_limpo/nn_rd_mems.xpr/nn_rd_mems/nn_rd_mems.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
