compound_components:
  version: 0.3
  classes:
  - name: TestArchitecture__BackingStorage_datatype_format_uarch
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      fibertree: must_specify
    subcomponents:
    - name: TestMetadataParser0
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 64.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser1
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 64.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser2
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 64.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser3
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 64.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 64.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser4
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 64.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 64.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser5
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser6
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser7
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser8
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    actions:
    - name: check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser1
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser2
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser3
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser4
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser5
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser6
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser7
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser8
        actions:
        - name: gated_check_bound
    - name: gated_check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser1
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser2
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser3
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser4
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser5
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser6
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser7
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser8
        actions:
        - name: gated_check_bound
  - name: TestArchitecture__iact_spad_datatype_format_uarch
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      fibertree: must_specify
    subcomponents:
    - name: TestMetadataParser0
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 8.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser1
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    actions:
    - name: check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser1
        actions:
        - name: gated_check_bound
    - name: gated_check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser1
        actions:
        - name: gated_check_bound
  - name: TestArchitecture__weight_spad_datatype_format_uarch
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      fibertree: must_specify
    subcomponents:
    - name: TestMetadataParser0
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: U
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    - name: TestMetadataParser1
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_rw_thresh: 1.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 1.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    actions:
    - name: check_bounds
      subcomponents:
      - name: TestMetadataParser1
        actions:
        - name: check_bound
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
    - name: gated_check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
      - name: TestMetadataParser1
        actions:
        - name: gated_check_bound
  - name: TestArchitecture__reg_datatype_format_uarch
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      fibertree: must_specify
    subcomponents:
    - name: TestMetadataParser0
      class: MetadataParser
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_rw_thresh: 8.0
        md_in_pr_thresh: 1.0
        md_in_ww_thresh: 8.0
        at_bound_out_rw_thresh: 1.0
        at_bound_out_pr_thresh: 1.0
        at_bound_out_ww_thresh: 1.0
    actions:
    - name: check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: check_bound
    - name: gated_check_bounds
      subcomponents:
      - name: TestMetadataParser0
        actions:
        - name: gated_check_bound
  - name: TestArchitecture__Skipping_iact_spad1_weight_spad0
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      format_leader: must_specify
      format_follower: must_specify
      direction: must_specify
      skip_strategy: must_specify
      fill_gate_strategy: must_specify
    subcomponents:
    - name: IntersectionLF
      class: IntersectionLeaderFollower
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format_leader: C
        strategy: none
        md_in_leader_ww_thresh: 1.0
        md_in_leader_pr_thresh: 8.0
        md_in_leader_rw_thresh: 8.0
        md_out_ww_thresh: 1.0
        md_out_pr_thresh: 1.0
        md_out_rw_thresh: 1.0
    - name: PgenFollower
      class: PositionGenerator
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_pr_thresh: 1.0
        md_in_pw_thresh: 1.0
        md_in_nc_thresh: 1.0
        md_in_cr_thresh: 1.0
        pos_out_pr_thresh: 1.0
        pos_out_pw_thresh: 1.0
        pos_out_nc_thresh: 1.0
        pos_out_cr_thresh: 1.0
    actions:
    - name: fill_leader
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: fill
    - name: skip_follower
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: intersect
      - name: PgenFollower
        actions:
        - name: gen
  - name: TestArchitecture__Skipping_weight_spad1_psum_spad1
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      format_leader: must_specify
      format_follower: must_specify
      direction: must_specify
      skip_strategy: must_specify
      fill_gate_strategy: must_specify
    subcomponents:
    - name: IntersectionLF
      class: IntersectionLeaderFollower
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format_leader: C
        strategy: none
        md_in_leader_ww_thresh: 4.0
        md_in_leader_pr_thresh: 8.0
        md_in_leader_rw_thresh: 8.0
        md_out_ww_thresh: 1.0
        md_out_pr_thresh: 1.0
        md_out_rw_thresh: 1.0
    - name: PgenFollower
      class: PositionGenerator
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_pr_thresh: 1.0
        md_in_pw_thresh: 1.0
        md_in_nc_thresh: 1.0
        md_in_cr_thresh: 1.0
        pos_out_pr_thresh: 1.0
        pos_out_pw_thresh: 1.0
        pos_out_nc_thresh: 1.0
        pos_out_cr_thresh: 1.0
    actions:
    - name: fill_leader
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: fill
    - name: skip_follower
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: intersect
      - name: PgenFollower
        actions:
        - name: gen
  - name: TestArchitecture__Skipping_iact_spad1_psum_spad0
    attributes:
      clock: must_specify
      technology: must_specify
      area_multiplier: must_specify
      format_leader: must_specify
      format_follower: must_specify
      direction: must_specify
      skip_strategy: must_specify
      fill_gate_strategy: must_specify
    subcomponents:
    - name: IntersectionLF
      class: IntersectionLeaderFollower
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format_leader: C
        strategy: none
        md_in_leader_ww_thresh: 4.0
        md_in_leader_pr_thresh: 8.0
        md_in_leader_rw_thresh: 8.0
        md_out_ww_thresh: 1.0
        md_out_pr_thresh: 1.0
        md_out_rw_thresh: 1.0
    - name: PgenFollower
      class: PositionGenerator
      attributes:
        clock: clock
        technology: technology
        area_multiplier: area_multiplier
        format: C
        md_in_pr_thresh: 1.0
        md_in_pw_thresh: 1.0
        md_in_nc_thresh: 1.0
        md_in_cr_thresh: 1.0
        pos_out_pr_thresh: 1.0
        pos_out_pw_thresh: 1.0
        pos_out_nc_thresh: 1.0
        pos_out_cr_thresh: 1.0
    actions:
    - name: fill_leader
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: fill
    - name: skip_follower
      subcomponents:
      - name: IntersectionLF
        actions:
        - name: intersect
      - name: PgenFollower
        actions:
        - name: gen
  - name: DUMMY_SRAM_MD_TestArchitecture__BackingStorage
    attributes:
      technology: must_specify
      data_storage_depth: must_specify
      data_storage_width: must_specify
      metadata_storage_width: 0
      metadata_storage_depth: 0
      n_banks: 1
      n_rdwr_ports: 2
      counter_width: 0
      phy_datawidth: data_storage_width
      phy_metadata_datawidth: metadata_storage_width
      ag_datawidth: log(data_storage_depth)
    subcomponents:
    - class: storage
      subclass: DUMMY_SRAM_MD
      attributes:
        data_storage_depth: data_storage_depth
        data_storage_width: data_storage_width
        metadata_storage_depth: metadata_storage_depth
        metadata_storage_width: metadata_storage_width
        datawidth: 8
        block_size: 8
        technology: technology
        n_banks: n_banks
        n_rdwr_ports: n_rdwr_ports
        counter_width: counter_width
        phy_datawidth: phy_datawidth
        phy_metadata_datawidth: phy_metadata_datawidth
        ag_datawidth: ag_datawidth
      name: BackingStorage_wrapped
    - name: inst_TestArchitecture__BackingStorage_datatype_format_uarch
      class: TestArchitecture__BackingStorage_datatype_format_uarch
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 1.0
    actions:
    - name: write
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: write
    - name: read
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: read
    - name: gated_write
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: gated_write
    - name: gated_read
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: gated_read
    - name: metadata_read
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: metadata_read
      - name: inst_TestArchitecture__BackingStorage_datatype_format_uarch
        actions:
        - name: check_bounds
    - name: metadata_write
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: metadata_write
    - name: gated_metadata_read
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: gated_metadata_read
      - name: inst_TestArchitecture__BackingStorage_datatype_format_uarch
        actions:
        - name: gated_check_bounds
    - name: gated_metadata_write
      subcomponents:
      - name: BackingStorage_wrapped
        actions:
        - name: gated_metadata_write
  - name: SRAM_MD_TestArchitecture__iact_spad
    attributes:
      technology: must_specify
      data_storage_depth: must_specify
      data_storage_width: must_specify
      metadata_storage_width: 0
      metadata_storage_depth: 0
      n_banks: 1
      n_rdwr_ports: 2
      counter_width: 0
      phy_datawidth: data_storage_width
      phy_metadata_datawidth: metadata_storage_width
      ag_datawidth: log(data_storage_depth)
    subcomponents:
    - class: storage
      subclass: SRAM_MD
      attributes:
        data_storage_depth: data_storage_depth
        data_storage_width: data_storage_width
        metadata_storage_depth: metadata_storage_depth
        metadata_storage_width: metadata_storage_width
        datawidth: 8
        block_size: 1
        technology: technology
        n_banks: n_banks
        n_rdwr_ports: n_rdwr_ports
        counter_width: counter_width
        phy_datawidth: phy_datawidth
        phy_metadata_datawidth: phy_metadata_datawidth
        ag_datawidth: ag_datawidth
      name: iact_spad_wrapped
    - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
      class: TestArchitecture__Skipping_iact_spad1_weight_spad0
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    - name: inst_TestArchitecture__Skipping_iact_spad1_psum_spad0
      class: TestArchitecture__Skipping_iact_spad1_psum_spad0
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    - name: inst_TestArchitecture__iact_spad_datatype_format_uarch
      class: TestArchitecture__iact_spad_datatype_format_uarch
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 1.0
    actions:
    - name: write
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: write
    - name: read
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: read
      - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
        actions:
        - name: skip_leader
      - name: inst_TestArchitecture__Skipping_iact_spad1_psum_spad0
        actions:
        - name: skip_leader
    - name: gated_write
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: gated_write
    - name: gated_read
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: gated_read
    - name: metadata_read
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: metadata_read
      - name: inst_TestArchitecture__iact_spad_datatype_format_uarch
        actions:
        - name: check_bounds
      - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
        actions:
        - name: fill_leader
      - name: inst_TestArchitecture__Skipping_iact_spad1_psum_spad0
        actions:
        - name: fill_leader
    - name: metadata_write
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: metadata_write
    - name: gated_metadata_read
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: gated_metadata_read
      - name: inst_TestArchitecture__iact_spad_datatype_format_uarch
        actions:
        - name: gated_check_bounds
    - name: gated_metadata_write
      subcomponents:
      - name: iact_spad_wrapped
        actions:
        - name: gated_metadata_write
  - name: SRAM_MD_TestArchitecture__weight_spad
    attributes:
      technology: must_specify
      data_storage_depth: must_specify
      data_storage_width: must_specify
      metadata_storage_width: 0
      metadata_storage_depth: 0
      n_banks: 1
      n_rdwr_ports: 2
      counter_width: 0
      phy_datawidth: data_storage_width
      phy_metadata_datawidth: metadata_storage_width
      ag_datawidth: log(data_storage_depth)
    subcomponents:
    - class: storage
      subclass: SRAM_MD
      attributes:
        data_storage_depth: data_storage_depth
        data_storage_width: data_storage_width
        metadata_storage_depth: metadata_storage_depth
        metadata_storage_width: metadata_storage_width
        datawidth: 8
        block_size: 1
        technology: technology
        n_banks: n_banks
        n_rdwr_ports: n_rdwr_ports
        counter_width: counter_width
        phy_datawidth: phy_datawidth
        phy_metadata_datawidth: phy_metadata_datawidth
        ag_datawidth: ag_datawidth
      name: weight_spad_wrapped
    - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
      class: TestArchitecture__Skipping_iact_spad1_weight_spad0
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    - name: inst_TestArchitecture__Skipping_weight_spad1_psum_spad1
      class: TestArchitecture__Skipping_weight_spad1_psum_spad1
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    - name: inst_TestArchitecture__weight_spad_datatype_format_uarch
      class: TestArchitecture__weight_spad_datatype_format_uarch
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 1.0
    actions:
    - name: write
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: write
    - name: read
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: read
      - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
        actions:
        - name: skip_follower
      - name: inst_TestArchitecture__Skipping_weight_spad1_psum_spad1
        actions:
        - name: skip_leader
    - name: gated_write
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: gated_write
    - name: gated_read
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: gated_read
    - name: metadata_read
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: metadata_read
      - name: inst_TestArchitecture__weight_spad_datatype_format_uarch
        actions:
        - name: check_bounds
      - name: inst_TestArchitecture__Skipping_iact_spad1_weight_spad0
        actions:
        - name: fill_follower
      - name: inst_TestArchitecture__Skipping_weight_spad1_psum_spad1
        actions:
        - name: fill_leader
    - name: metadata_write
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: metadata_write
    - name: gated_metadata_read
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: gated_metadata_read
      - name: inst_TestArchitecture__weight_spad_datatype_format_uarch
        actions:
        - name: gated_check_bounds
    - name: gated_metadata_write
      subcomponents:
      - name: weight_spad_wrapped
        actions:
        - name: gated_metadata_write
  - name: SRAM_MD_TestArchitecture__reg
    attributes:
      technology: must_specify
      data_storage_depth: must_specify
      data_storage_width: must_specify
      metadata_storage_width: 0
      metadata_storage_depth: 0
      n_banks: 1
      n_rdwr_ports: 2
      counter_width: 0
      phy_datawidth: data_storage_width
      phy_metadata_datawidth: metadata_storage_width
      ag_datawidth: log(data_storage_depth)
    subcomponents:
    - class: storage
      subclass: SRAM_MD
      attributes:
        data_storage_depth: data_storage_depth
        data_storage_width: data_storage_width
        metadata_storage_width: metadata_storage_width
        metadata_storage_depth: metadata_storage_depth
        datawidth: 8
        technology: technology
        n_banks: n_banks
        n_rdwr_ports: n_rdwr_ports
        counter_width: counter_width
        phy_datawidth: phy_datawidth
        phy_metadata_datawidth: phy_metadata_datawidth
        ag_datawidth: ag_datawidth
      name: reg_wrapped
    - name: inst_TestArchitecture__reg_datatype_format_uarch
      class: TestArchitecture__reg_datatype_format_uarch
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 1.0
    actions:
    - name: write
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: write
    - name: read
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: read
    - name: gated_write
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: gated_write
    - name: gated_read
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: gated_read
    - name: metadata_read
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: metadata_read
      - name: inst_TestArchitecture__reg_datatype_format_uarch
        actions:
        - name: check_bounds
    - name: metadata_write
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: metadata_write
    - name: gated_metadata_read
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: gated_metadata_read
      - name: inst_TestArchitecture__reg_datatype_format_uarch
        actions:
        - name: gated_check_bounds
    - name: gated_metadata_write
      subcomponents:
      - name: reg_wrapped
        actions:
        - name: gated_metadata_write
  - name: SRAM_TestArchitecture__psum_spad
    attributes:
      technology: 65nm
      width: 64
      depth: 512
      n_rd_ports: 0
      n_wr_ports: 0
      n_rdwr_ports: 1
      n_banks: 1
      latency: 5ns
    subcomponents:
    - class: storage
      subclass: SRAM
      attributes:
        depth: depth
        width: width
        datawidth: 20
        block_size: 1
        technology: technology
        n_rd_ports: n_rd_ports
        n_wr_ports: n_wr_ports
        n_rdwr_ports: n_rdwr_ports
        n_banks: n_banks
        latency: latency
      name: psum_spad_wrapped
    - name: inst_TestArchitecture__Skipping_weight_spad1_psum_spad1
      class: TestArchitecture__Skipping_weight_spad1_psum_spad1
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    - name: inst_TestArchitecture__Skipping_iact_spad1_psum_spad0
      class: TestArchitecture__Skipping_iact_spad1_psum_spad0
      attributes:
        clock: clock
        technology: technology
        area_multiplier: 0.5
        format_leader: C
        format_follower: U
        direction: leader_follower
        skip_strategy: none
        fill_gate_strategy: none
    actions:
    - name: read
      subcomponents:
      - name: psum_spad_wrapped
        actions:
        - name: read
          arguments:
            data_delta: data_delta
            address_delta: address_delta
      - name: inst_TestArchitecture__Skipping_weight_spad1_psum_spad1
        actions:
        - name: skip_follower
      - name: inst_TestArchitecture__Skipping_iact_spad1_psum_spad0
        actions:
        - name: skip_follower
    - name: write
      subcomponents:
      - name: psum_spad_wrapped
        actions:
        - name: write
          arguments:
            data_delta: data_delta
            address_delta: address_delta
    - name: idle
      subcomponents:
      - name: psum_spad_wrapped
        actions:
        - name: idle
