Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  2 11:50:15 2025
| Host         : DESKTOP-H5RMGH4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UARTLoopBack_timing_summary_routed.rpt -pb UARTLoopBack_timing_summary_routed.pb -rpx UARTLoopBack_timing_summary_routed.rpx -warn_on_violation
| Design       : UARTLoopBack
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   234         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (634)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (634)
--------------------------------------------------
 There are 634 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  635          inf        0.000                      0                  635           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           635 Endpoints
Min Delay           635 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 1.828ns (28.756%)  route 4.529ns (71.244%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          1.107     6.358    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 1.828ns (28.756%)  route 4.529ns (71.244%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          1.107     6.358    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.358ns  (logic 1.828ns (28.756%)  route 4.529ns (71.244%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          1.107     6.358    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y112        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 1.828ns (29.412%)  route 4.388ns (70.588%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.965     6.216    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 1.828ns (29.412%)  route 4.388ns (70.588%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.965     6.216    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 1.828ns (29.412%)  route 4.388ns (70.588%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.965     6.216    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 1.828ns (29.412%)  route 4.388ns (70.588%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.965     6.216    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 1.828ns (30.148%)  route 4.236ns (69.852%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.813     6.064    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 1.828ns (30.148%)  route 4.236ns (69.852%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.813     6.064    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            inst_uart/inst_Rx/rx_state_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 1.828ns (30.148%)  route 4.236ns (69.852%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=8, routed)           2.126     3.583    inst_uart/inst_Rx/RX_IBUF
    SLICE_X9Y109         LUT2 (Prop_lut2_I0_O)        0.124     3.707 r  inst_uart/inst_Rx/rx_state[31]_i_3/O
                         net (fo=1, routed)           0.811     4.518    inst_uart/inst_Rx/rx_state[31]_i_3_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     4.642 r  inst_uart/inst_Rx/rx_state[31]_i_2/O
                         net (fo=33, routed)          0.485     5.127    inst_uart/inst_Rx/rx_state[31]_i_2_n_0
    SLICE_X11Y107        LUT2 (Prop_lut2_I0_O)        0.124     5.251 r  inst_uart/inst_Rx/rx_state[31]_i_1/O
                         net (fo=31, routed)          0.813     6.064    inst_uart/inst_Rx/rx_state[31]_i_1_n_0
    SLICE_X10Y110        FDRE                                         r  inst_uart/inst_Rx/rx_state_reg[23]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.141ns (60.975%)  route 0.090ns (39.025%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=6, routed)           0.090     0.231    <hidden>
    SLICE_X13Y104        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart/inst_Rx/rx_clk_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_uart/inst_Rx/rx_clk_bk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y107         FDCE                         0.000     0.000 r  inst_uart/inst_Rx/rx_clk_reg/C
    SLICE_X9Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_uart/inst_Rx/rx_clk_reg/Q
                         net (fo=10, routed)          0.091     0.232    inst_uart/inst_Rx/rx_clk
    SLICE_X9Y107         FDCE                                         r  inst_uart/inst_Rx/rx_clk_bk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.797%)  route 0.078ns (32.203%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDSE                         0.000     0.000 r  <hidden>
    SLICE_X10Y100        FDSE (Prop_fdse_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=4, routed)           0.078     0.242    <hidden>
    SLICE_X10Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE                         0.000     0.000 r  <hidden>
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=5, routed)           0.079     0.243    <hidden>
    SLICE_X8Y100         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y104        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X12Y104        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  <hidden>
                         net (fo=5, routed)           0.090     0.254    <hidden>
    SLICE_X12Y104        FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart/inst_Rx/rx_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.837%)  route 0.116ns (45.163%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE                         0.000     0.000 r  inst_uart/inst_Rx/rx_data_o_reg[5]/C
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_uart/inst_Rx/rx_data_o_reg[5]/Q
                         net (fo=2, routed)           0.116     0.257    <hidden>
    RAMB18_X0Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE                         0.000     0.000 r  <hidden>
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=2, routed)           0.119     0.260    <hidden>
    SLICE_X13Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDSE                         0.000     0.000 r  <hidden>
    SLICE_X9Y100         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=2, routed)           0.119     0.260    <hidden>
    SLICE_X9Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDSE                         0.000     0.000 r  <hidden>
    SLICE_X11Y100        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  <hidden>
                         net (fo=5, routed)           0.128     0.269    <hidden>
    SLICE_X9Y100         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_uart/inst_Rx/rx_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.888%)  route 0.131ns (48.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE                         0.000     0.000 r  inst_uart/inst_Rx/rx_data_o_reg[0]/C
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_uart/inst_Rx/rx_data_o_reg[0]/Q
                         net (fo=1, routed)           0.131     0.272    <hidden>
    RAMB18_X0Y42         RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------





