<?xml version="1.0" encoding="utf-8"?>
<device schemaVersion="1.1"
  xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>INGChips</vendor>
  <vendorID>INGChips</vendorID>
  <name>ing920</name>
  <series>ing920xx</series>
  <version>1.0</version>
  <description>ING920xx reference description for radio MCU with ARM 32-bit Cortex-M3 Microcontroller at 128MHz CPU clock</description>
  <licenseText>Copyright (c) 2022, INGChips All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this
   list of conditions and the following disclaimer.

2. Redistributions in binary form must reproduce the above copyright
   notice, this list of conditions and the following disclaimer in the
   documentation and/or other materials provided with the distribution.

3. Neither the name of Nordic Semiconductor ASA nor the names of its
   contributors may be used to endorse or promote products derived from this
   software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
</licenseText>
  <cpu>
    <name>CM3</name>
    <revision>r2p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <vtorPresent>false</vtorPresent>
    <nvicPrioBits>2</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>
  <peripherals>
    <peripheral>
      <name>WDT</name>
      <description>WDT-register</description>
      <groupName>WDT</groupName>
      <baseAddress>0x40001000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ctrl</name>
          <displayName>Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>En</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ClkSel</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IntEn</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RstEn</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IntTime</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RstTime</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Restart</name>
          <displayName>Restart</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Restart</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>WrEn</name>
          <displayName>WrEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>WEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>St</name>
          <displayName>St</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IntExpired</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER0</name>
      <description>TIMER0-register</description>
      <groupName>TIMER</groupName>
      <baseAddress>0x40002000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cfg</name>
          <displayName>Cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>NumCh</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntEn</name>
          <displayName>IntEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Int0En</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int1En</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int2En</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int3En</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int0En</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int1En</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int2En</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int3En</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int0En</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int1En</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int2En</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int3En</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int0En</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int1En</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int2En</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int3En</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntSt</name>
          <displayName>IntSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Int0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int0</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int1</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int2</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int3</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int0</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int1</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int2</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int3</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int0</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int1</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int2</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int3</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChEn</name>
          <displayName>ChEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0TMR0En</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR1En</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR2En</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR3En</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR0En</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR1En</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR2En</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR3En</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR0En</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR1En</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR2En</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR3En</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR0En</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR1En</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR2En</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR3En</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Ctrl</name>
          <displayName>Ch0Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch0Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Reload</name>
          <displayName>Ch0Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Cntr</name>
          <displayName>Ch0Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Ctrl</name>
          <displayName>Ch1Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch1Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Reload</name>
          <displayName>Ch1Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Cntr</name>
          <displayName>Ch1Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Ctrl</name>
          <displayName>Ch2Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch2Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Reload</name>
          <displayName>Ch2Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Cntr</name>
          <displayName>Ch2Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Ctrl</name>
          <displayName>Ch3Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch3Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Reload</name>
          <displayName>Ch3Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Cntr</name>
          <displayName>Ch3Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TIMER1</name>
      <description>TIMER1-register</description>
      <groupName>TIMER1</groupName>
      <baseAddress>0x40003000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cfg</name>
          <displayName>Cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>NumCh</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntEn</name>
          <displayName>IntEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Int0En</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int1En</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int2En</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int3En</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int0En</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int1En</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int2En</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int3En</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int0En</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int1En</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int2En</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int3En</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int0En</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int1En</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int2En</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int3En</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntSt</name>
          <displayName>IntSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Int0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Int3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int0</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int1</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int2</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Int3</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int0</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int1</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int2</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Int3</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int0</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int1</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int2</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Int3</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChEn</name>
          <displayName>ChEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0TMR0En</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR1En</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR2En</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0TMR3En</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR0En</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR1En</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR2En</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1TMR3En</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR0En</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR1En</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR2En</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2TMR3En</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR0En</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR1En</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR2En</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3TMR3En</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Ctrl</name>
          <displayName>Ch0Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch0Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Reload</name>
          <displayName>Ch0Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Cntr</name>
          <displayName>Ch0Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Ctrl</name>
          <displayName>Ch1Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch1Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Reload</name>
          <displayName>Ch1Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1Cntr</name>
          <displayName>Ch1Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Ctrl</name>
          <displayName>Ch2Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch2Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Reload</name>
          <displayName>Ch2Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2Cntr</name>
          <displayName>Ch2Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Ctrl</name>
          <displayName>Ch3Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch3Clk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3PWMPark</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Reload</name>
          <displayName>Ch3Reload</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Reload</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3Cntr</name>
          <displayName>Ch3Cntr</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Counter</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>TRNG</name>
      <description>TRNG-register</description>
      <groupName>TRNG</groupName>
      <baseAddress>0x40007000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>TRNG_CONFIG</name>
          <displayName>TRNG_CONFIG</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ena_gen</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ena_post</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_clr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_mask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_mode</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>clk_force_on</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG_BIT_SEL</name>
          <displayName>TRNG_BIT_SEL</displayName>
          <description>reg description:</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bit_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>19</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG_DATA_CTRL</name>
          <displayName>TRNG_DATA_CTRL</displayName>
          <description>reg description:</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>data_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>data_val</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG_INT_STATUS</name>
          <displayName>TRNG_INT_STATUS</displayName>
          <description>reg description:</description>
          <addressOffset>0x0c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_mask_r</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_saw</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TRNG_DATA</name>
          <displayName>TRNG_DATA</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>DMA</name>
      <description>DMA-register</description>
      <groupName>DMA</groupName>
      <baseAddress>0x4000C000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>REV_MINOR</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>REV_MAJOR</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>PRODUCT_ID</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IdMisc</name>
          <displayName>IdMisc</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>DMACfg</name>
          <displayName>DMACfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChannelNum</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>FIFODepth</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>ReqNum</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>BusNum</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CoreNum</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AddrWidth</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>DataWidth</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DMACtrl</name>
          <displayName>DMACtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Reset</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChAbort</name>
          <displayName>ChAbort</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChAbort</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntStatus</name>
          <displayName>IntStatus</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Error</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>Abort</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>TC</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChEN</name>
          <displayName>ChEN</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChEN</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0Ctrl</name>
          <displayName>Ch0Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch0SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch0DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch0SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch0DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch0SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch0SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch0EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch0Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0TranSize</name>
          <displayName>Ch0TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0SrcAddr</name>
          <displayName>Ch0SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0DstAddr</name>
          <displayName>Ch0DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch0LLPointer</name>
          <displayName>Ch0LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch1Ctrl</name>
          <displayName>Ch1Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch1SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch1DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch1SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch1DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch1SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch1SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch1EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch1Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1TranSize</name>
          <displayName>Ch1TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1SrcAddr</name>
          <displayName>Ch1SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1DstAddr</name>
          <displayName>Ch1DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch1DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch1LLPointer</name>
          <displayName>Ch1LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch2Ctrl</name>
          <displayName>Ch2Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch2SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch2DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch2SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch2DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch2SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch2SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch2EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch2Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2TranSize</name>
          <displayName>Ch2TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2SrcAddr</name>
          <displayName>Ch2SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2DstAddr</name>
          <displayName>Ch2DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch2DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch2LLPointer</name>
          <displayName>Ch2LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch3Ctrl</name>
          <displayName>Ch3Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0xa0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch3SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch3DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch3SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch3DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch3SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch3SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch3EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch3Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3TranSize</name>
          <displayName>Ch3TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0xa4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3SrcAddr</name>
          <displayName>Ch3SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xa8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3DstAddr</name>
          <displayName>Ch3DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xb0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch3DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch3LLPointer</name>
          <displayName>Ch3LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0xb8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch4Ctrl</name>
          <displayName>Ch4Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0xc0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch4Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch4SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch4DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch4SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch4DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch4SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch4SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch4EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch4Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch4TranSize</name>
          <displayName>Ch4TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0xc4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch4TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch4SrcAddr</name>
          <displayName>Ch4SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xc8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch4SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch4DstAddr</name>
          <displayName>Ch4DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xd0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch4DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch4LLPointer</name>
          <displayName>Ch4LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0xd8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch5Ctrl</name>
          <displayName>Ch5Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0xe0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch5Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch5SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch5DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch5SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch5DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch5SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch5SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch5EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch5Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch5TranSize</name>
          <displayName>Ch5TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0xe4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch5TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch5SrcAddr</name>
          <displayName>Ch5SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xe8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch5SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch5DstAddr</name>
          <displayName>Ch5DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0xf0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch5DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch5LLPointer</name>
          <displayName>Ch5LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0xf8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch6Ctrl</name>
          <displayName>Ch6Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch6Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch6SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch6DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch6SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch6DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch6SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch6SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch6EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch6Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch6TranSize</name>
          <displayName>Ch6TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch6TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch6SrcAddr</name>
          <displayName>Ch6SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch6SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch6DstAddr</name>
          <displayName>Ch6DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch6DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch6LLPointer</name>
          <displayName>Ch6LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>Ch7Ctrl</name>
          <displayName>Ch7Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch7Enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7IntTCMask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7IntErrMask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7IntAbtMask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7DstReqSel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch7SrcReqSel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch7DstAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch7SrcAddrCtrl</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>Ch7DstMode</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7SrcMode</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7DstWidth</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch7SrcWidth</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>Ch7SrcBurstSize</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Ch7EnIntChainSingle</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Ch7Priority</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch7TranSize</name>
          <displayName>Ch7TranSize</displayName>
          <description>reg description:</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch7TranSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch7SrcAddr</name>
          <displayName>Ch7SrcAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch7SrcAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch7DstAddr</name>
          <displayName>Ch7DstAddr</displayName>
          <description>reg description:</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch7DstAddr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ch7LLPointer</name>
          <displayName>Ch7LLPointer</displayName>
          <description>reg description:</description>
          <addressOffset>0x138</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>QSPI</name>
      <description>QSPI-register</description>
      <groupName>QSPI</groupName>
      <baseAddress>0x40160000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TransFmt</name>
          <displayName>TransFmt</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CPHA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPOL</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvMode</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LSB</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MOSIBiDir</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DirectIO</name>
          <displayName>DirectIO</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CS_I</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SCLK_I</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MOSI_I</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MISO_I</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WP_I</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HOLD_I</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TransCtrl</name>
          <displayName>TransCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RdTranCnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>DummyCnt</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>TokenValue</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WrTranCnt</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>TokenEn</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DualQuad</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>TransMode</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>AddrFmt</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AddrEn</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CmdEn</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvDataOnly</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cmd</name>
          <displayName>Cmd</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CMD</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Addr</name>
          <displayName>Addr</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ADDR</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Data</name>
          <displayName>Data</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DATA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ctrl</name>
          <displayName>Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SPIRST</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFORST</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFORST</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXDMAEN</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXDMAEN</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Status</name>
          <displayName>Status</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SPIActive</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrEn</name>
          <displayName>IntrEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXFIFOORIntEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOURIntEn</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFOIntEn</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOIntEn</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EndIntEn</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvCmdEn</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WrTranCntEnlEn</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrSt</name>
          <displayName>IntrSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXFIFOORInt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOURInt</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFOInt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOInt</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EndInt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvCmdInt</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Timing</name>
          <displayName>Timing</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SCLK_DIV</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>CSHT</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>CS2SCLK</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>MemCtrl</name>
          <displayName>MemCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>MemRdCmd</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SlvSt</name>
          <displayName>SlvSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>USR_Status</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>Ready</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OverRun</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UnderRun</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SlvDataCnt</name>
          <displayName>SlvDataCnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RCnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Config</name>
          <displayName>Config</displayName>
          <description>reg description:</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RxFIFOSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>TxFIFOSize</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>DualSPI</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QuadSPI</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>APBSPI</name>
      <description>APBSPI-register</description>
      <groupName>APBSPI</groupName>
      <baseAddress>0x4000E000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TransFmt</name>
          <displayName>TransFmt</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CPHA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CPOL</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvMode</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LSB</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MOSIBiDir</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DirectIO</name>
          <displayName>DirectIO</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CS_I</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SCLK_I</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MOSI_I</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MISO_I</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WP_I</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HOLD_I</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TransCtrl</name>
          <displayName>TransCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RdTranCnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>DummyCnt</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>TokenValue</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WrTranCnt</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>TokenEn</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DualQuad</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>TransMode</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>AddrFmt</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AddrEn</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CmdEn</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvDataOnly</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cmd</name>
          <displayName>Cmd</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CMD</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Addr</name>
          <displayName>Addr</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ADDR</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Data</name>
          <displayName>Data</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DATA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ctrl</name>
          <displayName>Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SPIRST</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFORST</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFORST</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXDMAEN</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXDMAEN</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Status</name>
          <displayName>Status</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SPIActive</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrEn</name>
          <displayName>IntrEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXFIFOORIntEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOURIntEn</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFOIntEn</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOIntEn</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EndIntEn</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvCmdEn</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WrTranCntEnlEn</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrSt</name>
          <displayName>IntrSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXFIFOORInt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOURInt</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFIFOInt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFIFOInt</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EndInt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SlvCmdInt</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Timing</name>
          <displayName>Timing</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>SCLK_DIV</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>CSHT</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>CS2SCLK</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>MemCtrl</name>
          <displayName>MemCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>MemRdCmd</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SlvSt</name>
          <displayName>SlvSt</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>USR_Status</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>Ready</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OverRun</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>UnderRun</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>SlvDataCnt</name>
          <displayName>SlvDataCnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RCnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Config</name>
          <displayName>Config</displayName>
          <description>reg description:</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RxFIFOSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>TxFIFOSize</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>DualSPI</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>QuadSPI</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2S</name>
      <description>I2S-register</description>
      <groupName>I2S</groupName>
      <baseAddress>0x40010000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>I2S_MODE_CONFIG</name>
          <displayName>I2S_MODE_CONFIG</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TX_EN</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RX_EN</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MODE_SEL</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>MONO</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_CLK_DIV</name>
          <displayName>I2S_CLK_DIV</displayName>
          <description>reg description:</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>LRDIV</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_CONFIG</name>
          <displayName>I2S_CONFIG</displayName>
          <description>reg description:</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>MSS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LRCLK_POL</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXBCLK_POL</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXBCLK_POL</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TX_IE</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RX_IE</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TX_RST_FIFO</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RX_RST_FIFO</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DATA_LEN</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>I2S_TX_DMA_EN</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>I2S_RX_DMA_EN</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_TX</name>
          <displayName>I2S_TX</displayName>
          <description>reg description:</description>
          <addressOffset>0x0c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>I2S_TX</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RX</name>
          <displayName>I2S_RX</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>I2S_RX</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_TRIG</name>
          <displayName>I2S_TRIG</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TX_TRIG</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_STATUS</name>
          <displayName>I2S_STATUS</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TX_INT</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RX_INT</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_FIFO_STATUS</name>
          <displayName>I2S_FIFO_STATUS</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TX_FIFO_CNT</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART0</name>
      <description>UART0-register</description>
      <groupName>UART</groupName>
      <baseAddress>0x40011000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>UARTDR</name>
          <displayName>UARTDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DATA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>FE</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PE</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BE</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OE</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRSR_UARTECR</name>
          <displayName>UARTRSR_UARTECR</displayName>
          <description>reg description:</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FEC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEC</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEC</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEC</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFR</name>
          <displayName>UARTFR</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CTS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSR</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCD</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSY</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFE</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFF</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFF</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFE</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RI</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTILPR</name>
          <displayName>UARTILPR</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ILPDVSR</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIBRD</name>
          <displayName>UARTIBRD</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BAUD_DIVINT</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFBRD</name>
          <displayName>UARTFBRD</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BAUD_DIVFRAC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTLCR_H</name>
          <displayName>UARTLCR_H</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BRK</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEN</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EPS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STP2</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEN</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WLEN</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>SPS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTCR</name>
          <displayName>UARTCR</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTEN</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIREN</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIRLP</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIFLS</name>
          <displayName>UARTIFLS</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TXIFLSEL</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>RXIFLSEL</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIMSC</name>
          <displayName>UARTIMSC</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMIM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMIM</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMIM</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMIM</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXIM</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXIM</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTIM</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEIM</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEIM</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEIM</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEIM</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRIS</name>
          <displayName>UARTRIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIRMIS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSRMIS</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDRMIS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRRMIS</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXRIS</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXRIS</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTRIS</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FERIS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PERIS</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BERIS</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OERIS</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTMIS</name>
          <displayName>UARTMIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMMIS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMMIS</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMMIS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMMIS</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXMIS</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXMIS</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTMIS</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEMIS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEMIS</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEMIS</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEMIS</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTICR</name>
          <displayName>UARTICR</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMIC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMIC</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMIC</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMIC</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXIC</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXIC</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTIC</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEIC</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEIC</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEIC</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEIC</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTDMACR</name>
          <displayName>UARTDMACR</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXDMAE</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXDMAE</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAONERR</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID0</name>
          <displayName>UARTPeriphID0</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PartNumber0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID1</name>
          <displayName>UARTPeriphID1</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PartNumber1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Designer0</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID2</name>
          <displayName>UARTPeriphID2</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Designer1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Revision</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID3</name>
          <displayName>UARTPeriphID3</displayName>
          <description>reg description:</description>
          <addressOffset>0xfec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Configuration</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID0</name>
          <displayName>UARTPCellID0</displayName>
          <description>reg description:</description>
          <addressOffset>0xff0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID1</name>
          <displayName>UARTPCellID1</displayName>
          <description>reg description:</description>
          <addressOffset>0xff4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellD2</name>
          <displayName>UARTPCellD2</displayName>
          <description>reg description:</description>
          <addressOffset>0xff8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID3</name>
          <displayName>UARTPCellID3</displayName>
          <description>reg description:</description>
          <addressOffset>0xffc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>UART1</name>
      <description>UART1-register</description>
      <groupName>UART</groupName>
      <baseAddress>0x40012000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>UARTDR</name>
          <displayName>UARTDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DATA</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>FE</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PE</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BE</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OE</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRSR_UARTECR</name>
          <displayName>UARTRSR_UARTECR</displayName>
          <description>reg description:</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FEC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEC</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEC</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEC</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFR</name>
          <displayName>UARTFR</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CTS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSR</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCD</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BUSY</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFE</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFF</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXFF</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXFE</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RI</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTILPR</name>
          <displayName>UARTILPR</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ILPDVSR</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIBRD</name>
          <displayName>UARTIBRD</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BAUD_DIVINT</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTFBRD</name>
          <displayName>UARTFBRD</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BAUD_DIVFRAC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTLCR_H</name>
          <displayName>UARTLCR_H</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>BRK</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEN</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>EPS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STP2</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEN</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WLEN</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>SPS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTCR</name>
          <displayName>UARTCR</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTEN</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIREN</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SIRLP</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIFLS</name>
          <displayName>UARTIFLS</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TXIFLSEL</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>RXIFLSEL</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTIMSC</name>
          <displayName>UARTIMSC</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMIM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMIM</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMIM</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMIM</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXIM</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXIM</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTIM</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEIM</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEIM</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEIM</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEIM</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTRIS</name>
          <displayName>UARTRIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x3C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIRMIS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSRMIS</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDRMIS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRRMIS</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXRIS</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXRIS</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTRIS</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FERIS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PERIS</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BERIS</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OERIS</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTMIS</name>
          <displayName>UARTMIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMMIS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMMIS</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMMIS</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMMIS</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXMIS</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXMIS</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTMIS</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEMIS</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEMIS</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEMIS</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEMIS</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTICR</name>
          <displayName>UARTICR</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RIMIC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CTSMIC</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DCDMIC</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DSRMIC</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXIC</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXIC</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RTIC</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FEIC</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEIC</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BEIC</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OEIC</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTDMACR</name>
          <displayName>UARTDMACR</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RXDMAE</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXDMAE</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAONERR</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID0</name>
          <displayName>UARTPeriphID0</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PartNumber0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID1</name>
          <displayName>UARTPeriphID1</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PartNumber1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Designer0</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID2</name>
          <displayName>UARTPeriphID2</displayName>
          <description>reg description:</description>
          <addressOffset>0xfe8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Designer1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>Revision</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPeriphID3</name>
          <displayName>UARTPeriphID3</displayName>
          <description>reg description:</description>
          <addressOffset>0xfec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Configuration</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID0</name>
          <displayName>UARTPCellID0</displayName>
          <description>reg description:</description>
          <addressOffset>0xff0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID1</name>
          <displayName>UARTPCellID1</displayName>
          <description>reg description:</description>
          <addressOffset>0xff4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellD2</name>
          <displayName>UARTPCellD2</displayName>
          <description>reg description:</description>
          <addressOffset>0xff8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>UARTPCellID3</name>
          <displayName>UARTPCellID3</displayName>
          <description>reg description:</description>
          <addressOffset>0xffc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>UARTPCellID3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>I2C</name>
      <description>I2C-register</description>
      <groupName>I2C</groupName>
      <baseAddress>0x40013000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cfg</name>
          <displayName>Cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FIFOSize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntEn</name>
          <displayName>IntEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FIFOEmpty</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FIFOFull</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FIFOHalf</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AddrHit</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ArbLose</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Stop</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Start</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ByteTrans</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ByteRecv</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Cmpl</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Status</name>
          <displayName>Status</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FIFOEmptySt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FIFOFullSt</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FIFOHalfSt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>AddrHitSt</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ArbLoseSt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>StopSt</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>StartSt</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ByteTransSt</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ByteRecvSt</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CmplSt</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ACK</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BusBusy</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>GenCall</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LineSCL</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>LineSDA</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Addr</name>
          <displayName>Addr</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Data</name>
          <displayName>Data</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Ctrl</name>
          <displayName>Ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DataCnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>Dir</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Phase_stop</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Phase_data</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Phase_addr</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Phase_start</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cmd</name>
          <displayName>Cmd</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>CMD</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Setup</name>
          <displayName>Setup</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IICEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Addressing</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>Master</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAEn</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>T_SCLHi</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>T_SCLRatio</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TPM</name>
          <displayName>TPM</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>TPM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO0</name>
      <description>GPIO0-register</description>
      <groupName>GPIO0</groupName>
      <baseAddress>0x40015000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cfg</name>
          <displayName>Cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChannelNum</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DataIn</name>
          <displayName>DataIn</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DataIn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DataOut</name>
          <displayName>DataOut</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DataOut</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChannelDir</name>
          <displayName>ChannelDir</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChannelDir</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DoutClear</name>
          <displayName>DoutClear</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DoutClear</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DoutSet</name>
          <displayName>DoutSet</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DoutSet</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IOIE</name>
          <displayName>IOIE</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpio_ie_reg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrEn</name>
          <displayName>IntrEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IntEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode0</name>
          <displayName>IntrMode0</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode1</name>
          <displayName>IntrMode1</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch8IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode2</name>
          <displayName>IntrMode2</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch16IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrStatus</name>
          <displayName>IntrStatus</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IntrStatus</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DeBounceEn</name>
          <displayName>DeBounceEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DeBounceEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DeBounceCtrl</name>
          <displayName>DeBounceCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DBPreScale</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>GPIO1</name>
      <description>GPIO1-register</description>
      <groupName>GPIO1</groupName>
      <baseAddress>0x40016000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>IdRev</name>
          <displayName>IdRev</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>RevMinor</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>RevMajor</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ID</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>Cfg</name>
          <displayName>Cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChannelNum</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DataIn</name>
          <displayName>DataIn</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DataIn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DataOut</name>
          <displayName>DataOut</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DataOut</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ChannelDir</name>
          <displayName>ChannelDir</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ChannelDir</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DoutClear</name>
          <displayName>DoutClear</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DoutClear</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DoutSet</name>
          <displayName>DoutSet</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DoutSet</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IOIE</name>
          <displayName>IOIE</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpio_ie_reg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrEn</name>
          <displayName>IntrEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IntEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode0</name>
          <displayName>IntrMode0</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch0IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode1</name>
          <displayName>IntrMode1</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch8IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrMode2</name>
          <displayName>IntrMode2</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>Ch16IntrM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>IntrStatus</name>
          <displayName>IntrStatus</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>IntrStatus</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DeBounceEn</name>
          <displayName>DeBounceEn</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DeBounceEn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>DeBounceCtrl</name>
          <displayName>DeBounceCtrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>DBPreScale</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>CACHE_CTRL</name>
      <description>CACHE_CTRL-register</description>
      <groupName>CACHE_CTRL</groupName>
      <baseAddress>0x40140000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>enable</name>
          <displayName>enable</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>blk_cache_en0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_cache_en7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en0</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en1</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en2</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en3</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en4</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en5</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en6</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_remap_en7</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en0</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en1</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en2</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en3</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en4</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en5</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en6</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>blk_prot_en7</name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>base_addr1</name>
          <displayName>base_addr1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr2</name>
          <displayName>base_addr2</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr3</name>
          <displayName>base_addr3</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr4</name>
          <displayName>base_addr4</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr5</name>
          <displayName>base_addr5</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr6</name>
          <displayName>base_addr6</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>base_addr7</name>
          <displayName>base_addr7</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap0</name>
          <displayName>remap0</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap1</name>
          <displayName>remap1</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap2</name>
          <displayName>remap2</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap3</name>
          <displayName>remap3</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap4</name>
          <displayName>remap4</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap5</name>
          <displayName>remap5</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap6</name>
          <displayName>remap6</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>remap7</name>
          <displayName>remap7</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>cache_cfg0</name>
          <displayName>cache_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>write_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>hprot_byp</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hprot_bus_reg</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>hprot_cache_reg</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bus_sts0</name>
          <displayName>bus_sts0</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>prot_detect_addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cache_sts0</name>
          <displayName>cache_sts0</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cache_st</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>cmd_st</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>write_ongoing</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cmd_cfg0</name>
          <displayName>cmd_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_str_addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cmd_cfg1</name>
          <displayName>cmd_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_end_addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>28</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cmd_cfg2</name>
          <displayName>cmd_cfg2</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_type</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>int_en</name>
          <displayName>int_en</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_irq_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>prot_irq_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>int_raw</name>
          <displayName>int_raw</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_irq_raw</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>prot_irq_raw</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>int_mask</name>
          <displayName>int_mask</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_irq_masked</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>prot_irq_masked</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>int_clr</name>
          <displayName>int_clr</displayName>
          <description>reg description:</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cmd_irq_clr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>prot_irq_clr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>write_hit_cnt</name>
          <displayName>write_hit_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>write_hit_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>write_miss_cnt</name>
          <displayName>write_miss_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>write_miss_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>write_cnt_run</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>write_cnt_clr</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>read_hit_cnt</name>
          <displayName>read_hit_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>read_hit_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>read_miss_cnt</name>
          <displayName>read_miss_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>read_miss_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>read_cnt_run</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>read_cnt_clr</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hact_cnt</name>
          <displayName>hact_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>hact_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hrdy_cnt</name>
          <displayName>hrdy_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>hrdy_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
            <field>
              <name>hact_hrdy_run</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hact_hrdy_clr</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>FLASH_SPI_CTRL</name>
      <description>FLASH_SPI_CTRL-register</description>
      <groupName>FLASH_SPI_CTRL</groupName>
      <baseAddress>0x40150000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>spi_cmd_addr</name>
          <displayName>spi_cmd_addr</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tx_cmd</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>tx_addr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_block_size</name>
          <displayName>spi_block_size</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tx_modebit</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>tx_block_size</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_data_fifo</name>
          <displayName>spi_data_fifo</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi_data_fifo</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_status</name>
          <displayName>spi_status</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>busy_stat</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tx_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tx_fifo_full</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rx_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rx_fifo_count</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>read_state_busy</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>main_fsm_idle</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>irq_trig</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_status</name>
          <displayName>rx_status</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>rx_status</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_config</name>
          <displayName>spi_config</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>quad_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wprotect_pin</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hold_pin</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_fifo_control</name>
          <displayName>spi_fifo_control</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>rx_fifo_clr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tx_fifo_clr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_cs_size</name>
          <displayName>spi_cs_size</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi_cs_num</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>spi_size</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>spi_128m</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_read_cmd</name>
          <displayName>spi_read_cmd</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>qread_cmd_int</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>fread_cmd</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>read_cmd</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>protect</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_nand_config</name>
          <displayName>spi_nand_config</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>nand_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>nand_addr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_nand_config2</name>
          <displayName>spi_nand_config2</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>get_sts_addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>program_exe_cmd</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>sts_qip</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_256_512_flash_config</name>
          <displayName>spi_256_512_flash_config</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>four_byte_addr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dummy_cycle_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>spi_128_flash_config</name>
          <displayName>spi_128_flash_config</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>first_128m_cmd</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>second_128m_cmd</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>third_128m_cmd</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>fourth_128m_cmd</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>timeout_value</name>
          <displayName>timeout_value</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>timeout_value</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tsus_tres</name>
          <displayName>tsus_tres</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tsus_value</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>tres_value</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>flash_irq</name>
          <displayName>flash_irq</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_irq</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>flash_irq_mask</name>
          <displayName>flash_irq_mask</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_irq_mask</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tx_fifo_trig_mask</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>tx_fifo_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>sys_ctrl</name>
      <description>sys_ctrl-register</description>
      <groupName>sys_ctrl</groupName>
      <baseAddress>0x40000000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cgu_cfg0</name>
          <displayName>cgu_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x00</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>cgu_cfg1</name>
          <displayName>cgu_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x04</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>auto_cg_mem_ctrl</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>div_i2s_denom</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>div_i2s_update</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_i2s</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_audio_enc</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_ks</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg2</name>
          <displayName>cgu_cfg2</displayName>
          <description>reg description:</description>
          <addressOffset>0x08</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ahb_clk_dma_gate</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_lle_gate</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_cpu_gate</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_cache_gate</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_rom_gate</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_sm0_gate</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_sm1_gate</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_sm2_gate</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_aon_gate</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg3</name>
          <displayName>cgu_cfg3</displayName>
          <description>reg description:</description>
          <addressOffset>0x0c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>apb_clk_sysctrl_gate</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_wdt_gate</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_timer0_gate</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_timer1_gate</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_audio_enc_gate</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_pwm_gate</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_iomux_gate</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_trng_gate</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_pdm_gate</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_qdec_gate</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_key_scanner_gate</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg4</name>
          <displayName>cgu_cfg4</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>apb_clk_sysctrl_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_wdt_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_timer0_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_timer1_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_audio_enc_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_pwm_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_iomux_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>apb_clk_trng_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg5</name>
          <displayName>cgu_cfg5</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fclk_timer0_gate</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_timer1_gate</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_audio_enc_gate</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_flash_gate</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_uart0_gate</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_uart1_gate</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_qspi_gate</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_spi_gate</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_i2s_gate</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg6</name>
          <displayName>cgu_cfg6</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fclk_timer0_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_timer1_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_audio_enc_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_flash_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_uart0_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_uart1_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_qspi_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_spi_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_i2s_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg7</name>
          <displayName>cgu_cfg7</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>lle_hclk_gate</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cc1_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cc2_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_aes_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_rfctrl_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_decoder_hclk_gate</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_encoder_hclk_gate</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_crc_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_whitening_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cte_clk_gate</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_hclk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cc1_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cc2_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_aes_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_rfctrl_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_decoder_hclk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_encoder_hclk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_crc_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_whitening_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cte_clk_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rstu_cfg0</name>
          <displayName>rstu_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>hrstn_rom_sw</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hrstn_sm0_sw</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hrstn_sm1_sw</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hrstn_sm2_sw</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hrstn_dma_sw</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rstu_cfg1</name>
          <displayName>rstu_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>prstn_gpio1_sw</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_ctrl_0</name>
          <displayName>sys_ctrl_0</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sel_sys_dcachen</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg8</name>
          <displayName>cgu_cfg8</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>div_adc_denom</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>div_adc_num</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>div_adc_update</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_ctrl_0</name>
          <displayName>dma_ctrl_0</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dma_ch0_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch1_sel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch2_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch3_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch4_sel</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch5_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch6_sel</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch7_sel</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dma_ctrl_1</name>
          <displayName>dma_ctrl_1</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dma_ch8_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch9_sel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch10_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch11_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch12_sel</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch13_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch14_sel</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dma_ch15_sel</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ctrl_reg</name>
          <displayName>pll_ctrl_reg</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>ana_ctrl_reg</name>
          <displayName>ana_ctrl_reg</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_bypass_pmu_pdr_rstn</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bypass_pmu_pvd_rstn</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_pmu_pvd_pol</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_pmu_pdr_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_pmu_pvd_en</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_rcmfd_trim_done_en</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>qdec_cfg</name>
          <displayName>qdec_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>qdec_slclk_eq_sysclk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>div_qdec_denom</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>div_qdec_update</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_qdec_gate</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_qdec_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_qdec_sw</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_qdec</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>qdec_index_cfg</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>qdec_index_sel</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>qdec_index_reg_en</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_io_status</name>
          <displayName>sys_io_status</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>sys_io_wk_source</name>
          <displayName>sys_io_wk_source</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sys_io_wk_source_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_io_in_status</name>
          <displayName>sys_io_in_status</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_in_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>p_cap_ctrl</name>
          <displayName>p_cap_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>p_cap_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>p_cap_in0_sel</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_eco_reg</name>
          <displayName>sys_eco_reg</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sys_eco_0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>sys_eco_1</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_lock</name>
          <displayName>sys_lock</displayName>
          <description>reg description:</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>lock_sw</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>usb_cfg</name>
          <displayName>usb_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>div_usb_denom</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>div_usb_update</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_usb_gate</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fclk_usb_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_usb_gate</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ahb_clk_usb_gate_dr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_usb_sw</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hrstn_usb_sw</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usb_id_sw</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>usb_id_mode</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>chip_id</name>
          <displayName>chip_id</displayName>
          <description>reg description:</description>
          <addressOffset>0x160</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>version_id</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>metal_id</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>bond_id</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>prod_id</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rf_ctrl0</name>
          <displayName>rf_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x164</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>rf_ctrl1</name>
          <displayName>rf_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x168</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rcosc_trim_rtc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>reg_rcosc_trim_fine_rtc</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>reg_sparertc_rtc</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg_reg0</name>
          <displayName>mem_cfg_reg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x170</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cfg_sys_mem00</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cfg_sys_mem10</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cfg_lle_mem0</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cfg_lle_mem1</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cfg_rom</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg_reg1</name>
          <displayName>mem_cfg_reg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x174</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cfg_dcache_share_mem</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>cfg_dtag_mem</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remap_cfg</name>
          <displayName>remap_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x178</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>start_remap</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>remap_flag</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_cfg_reg</name>
          <displayName>dbg_cfg_reg</displayName>
          <description>reg description:</description>
          <addressOffset>0x190</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dbg_en_clk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dbg_sel_clk</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dbg_en_data</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dbg_sel_data</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dbg_swap</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_vdd_ok</name>
          <displayName>io_vdd_ok</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sys_io_vddok</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>vld_clk_rd</name>
          <displayName>vld_clk_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>vld_clk_rd1</name>
          <displayName>vld_clk_rd1</displayName>
          <description>reg description:</description>
          <addressOffset>0x1cc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>vld_clk0_clk_qdec  </name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk1_clk_qdec  </name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk0_glc_fast</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk1_glc_fast</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk0_timer0_fast</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk1_timer0_fast</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_rd_io0</name>
          <displayName>reg_rd_io0</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rd_io_o_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_rd_io1</name>
          <displayName>reg_rd_io1</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rd_io_oe_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_rd_io2</name>
          <displayName>reg_rd_io2</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rd_io_ie_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_rd_io3</name>
          <displayName>reg_rd_io3</displayName>
          <description>reg description:</description>
          <addressOffset>0x1dc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rd_io_o_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>reg_rd_io_oe_msb</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>reg_rd_io_ie_msb</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clk_out_func_cfg</name>
          <displayName>clk_out_func_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x1e0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>div_clkout_func_denom</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>div_clkout_func_update</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>en_clkout_func</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_func_out</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG0</name>
          <displayName>REG_GPIOTE_CONFIG0</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config0_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG1</name>
          <displayName>REG_GPIOTE_CONFIG1</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config1_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG2</name>
          <displayName>REG_GPIOTE_CONFIG2</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config2_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG3</name>
          <displayName>REG_GPIOTE_CONFIG3</displayName>
          <description>reg description:</description>
          <addressOffset>0x1fc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config3_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG4</name>
          <displayName>REG_GPIOTE_CONFIG4</displayName>
          <description>reg description:</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config4_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG5</name>
          <displayName>REG_GPIOTE_CONFIG5</displayName>
          <description>reg description:</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config5_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG6</name>
          <displayName>REG_GPIOTE_CONFIG6</displayName>
          <description>reg description:</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config6_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_GPIOTE_CONFIG7</name>
          <displayName>REG_GPIOTE_CONFIG7</displayName>
          <description>reg description:</description>
          <addressOffset>0x20c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>gpiote_config7_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_DLY_CHAIN_EN</name>
          <displayName>REG_DLY_CHAIN_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_count_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_DLY_CHAIN_CNT</name>
          <displayName>REG_DLY_CHAIN_CNT</displayName>
          <description>reg description:</description>
          <addressOffset>0x214</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_RSTNSRC_DET</name>
          <displayName>REG_RSTNSRC_DET</displayName>
          <description>reg description:</description>
          <addressOffset>0x218</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>enable_rstnsrc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_chiprstn</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_wdt     </name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_pdr     </name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_pvd     </name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_global_soft</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_sysreq</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>det_rstnsrc_pmu_bod</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cgu_cfg9</name>
          <displayName>cgu_cfg9</displayName>
          <description>reg description:</description>
          <addressOffset>0x21c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>div_qdec_pclk_denom</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>div_qdec_pclk_update</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>div_sdm_denom</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>div_sdm_update</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pwm_timer_b_inv</name>
          <displayName>pwm_timer_b_inv</displayName>
          <description>reg description:</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>pwm_0b_inv</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwm_1b_inv</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwm_2b_inv</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pwm_3b_inv</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>lle_tbcu_sleep_inc</name>
          <displayName>lle_tbcu_sleep_inc</displayName>
          <description>reg description:</description>
          <addressOffset>0x224</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sleep_fra_inc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>sleep_int_inc</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>RC16M_CFG</name>
          <displayName>RC16M_CFG</displayName>
          <description>reg description:</description>
          <addressOffset>0x230</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>rc16m_trim_t</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>ref_cnt</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>calrc16m_done</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc16_freq_ext_en</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc16m_cal_en</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_STATUS</name>
          <displayName>PMU_STATUS</displayName>
          <description>reg description:</description>
          <addressOffset>0x234</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bor33_out12</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lvd33_out12</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_por12_core</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>por12_core</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bod12_out12</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo_lvd_mode</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ssok</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>adc_vtest_en</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pd_pga_asdm_vref</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>io_mux_ctrl</name>
      <description>io_mux_ctrl-register</description>
      <groupName>io_mux_ctrl</groupName>
      <baseAddress>0x40006000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>io_mux_out_ctrl0</name>
          <displayName>io_mux_out_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io0_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io1_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io2_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io3_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl1</name>
          <displayName>io_mux_out_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io4_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io5_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io6_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io7_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl2</name>
          <displayName>io_mux_out_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io8_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io9_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io10_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io11_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl3</name>
          <displayName>io_mux_out_ctrl3</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io12_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io13_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io14_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io15_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl4</name>
          <displayName>io_mux_out_ctrl4</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io16_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io17_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io18_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io19_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl5</name>
          <displayName>io_mux_out_ctrl5</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io20_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io21_func_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io22_func_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
            <field>
              <name>io23_func_sel</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl6</name>
          <displayName>io_mux_out_ctrl6</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io24_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io25_func_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io26_func_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io27_func_sel</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io28_func_sel</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>io29_func_sel</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl7</name>
          <displayName>io_mux_out_ctrl7</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io30_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io31_func_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io32_func_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>io33_func_sel</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>io34_func_sel</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>io35_func_sel</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_out_ctrl8</name>
          <displayName>io_mux_out_ctrl8</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io36_func_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io37_func_sel</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io38_func_sel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io39_func_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io40_func_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io41_func_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl0</name>
          <displayName>io_mux_in_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sw_tms_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>sw_tck_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi0_clk_in_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi0_csn_in_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi0_hold_in_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl1</name>
          <displayName>io_mux_in_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi0_wp_in_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi0_miso_in_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi0_mosi_in_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi1_clk_in_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi1_csn_in_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl2</name>
          <displayName>io_mux_in_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi1_miso_in_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi1_mosi_in_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi1_hold_in_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>spi1_wp_in_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl3</name>
          <displayName>io_mux_in_ctrl3</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>i2s_bclk_i_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>i2s_lrclk_i_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>i2s_din_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>uart0_rxd_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>uart0_cts_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl4</name>
          <displayName>io_mux_in_ctrl4</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>uart1_rxd_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>uart1_cts_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>i2c0_scl_i_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>i2c0_sda_i_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl5</name>
          <displayName>io_mux_in_ctrl5</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_in_col_0_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_1_sel</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_2_sel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_3_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_4_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_5_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_6_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_7_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_8_sel</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_9_sel</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_10_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_11_sel</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_12_sel</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_13_sel</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_14_sel</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl6</name>
          <displayName>io_mux_in_ctrl6</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_in_col_15_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_16_sel</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_17_sel</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_18_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_19_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_20_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_in_col_21_sel</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_0_sel</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_1_sel</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_2_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_3_sel</name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_4_sel</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_5_sel</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl7</name>
          <displayName>io_mux_in_ctrl7</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_out_row_in_6_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>key_out_row_in_7_sel</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl9</name>
          <displayName>io_mux_in_ctrl9</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>io_mux_in_ctrl10</name>
          <displayName>io_mux_in_ctrl10</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>p_cap_in0_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>p_cap_in1_sel</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>p_cap_in2_sel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>p_cap_in3_sel</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>p_cap_in4_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>p_cap_in5_sel</name>
              <description>reg description:</description>
              <bitOffset>25</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_in_ctrl11</name>
          <displayName>io_mux_in_ctrl11</displayName>
          <description>reg description:</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dimc_dat_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_pe_ctrl0</name>
          <displayName>io_pe_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_pe_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_pe_ctrl1</name>
          <displayName>io_pe_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_pe_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_ps_ctrl0</name>
          <displayName>io_ps_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_ps_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_ps_ctrl1</name>
          <displayName>io_ps_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x8c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_ps_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_pu_sel_ctrl0</name>
          <displayName>io_pu_sel_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_pu_sel_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_pu_sel_ctrl1</name>
          <displayName>io_pu_sel_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_pu_sel_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_is_ctrl0</name>
          <displayName>io_mux_is_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_is_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_is_ctrl1</name>
          <displayName>io_mux_is_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io_is_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_dr_ctrl0</name>
          <displayName>io_mux_dr_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io0_dr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io1_dr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io2_dr</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io3_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io4_dr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io5_dr</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io6_dr</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io7_dr</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io8_dr</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io9_dr</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io10_dr</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io11_dr</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io12_dr</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io13_dr</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io14_dr</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io15_dr</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_dr_ctrl1</name>
          <displayName>io_mux_dr_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x10c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io16_dr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io17_dr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io18_dr</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io19_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io20_dr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io21_dr</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io22_dr</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io23_dr</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io24_dr</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io25_dr</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io26_dr</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io27_dr</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io28_dr</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io29_dr</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io30_dr</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io31_dr</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_mux_dr_ctrl2</name>
          <displayName>io_mux_dr_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>io32_dr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io33_dr</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io34_dr</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io35_dr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io36_dr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io37_dr</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io38_dr</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io39_dr</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io40_dr</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>io41_dr</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_spiflash_cfg0</name>
          <displayName>io_spiflash_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi_clk_is</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>spi_clk_dr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>spi_clk_ps</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>spi_clk_pe</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>io_spiflash_cfg1</name>
          <displayName>io_spiflash_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>spi_so0_is</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>spi_so0_dr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>spi_so0_ps</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>spi_so0_pe</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>key_scanner</name>
      <description>key_scanner-register</description>
      <groupName>key_scanner</groupName>
      <baseAddress>0x4000a000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>key_scanner_ctrl0</name>
          <displayName>key_scanner_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_scanner_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>table_mode</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lpkey_mode</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pe_reg</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ps_reg</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_scanner_ctrl1</name>
          <displayName>key_scanner_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>release_cfg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>11</bitWidth>
            </field>
            <field>
              <name>scan_itv_cfg</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_row_mask_ctrl</name>
          <displayName>key_row_mask_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_mask_row</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_col_mask_ctrl</name>
          <displayName>key_col_mask_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_mask_col</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>22</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_int_en</name>
          <displayName>key_int_en</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_trig_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_full_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_empty_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_halffull_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_clr_reg</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>clr_int_loop</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_loop_en</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_int</name>
          <displayName>key_int</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_trig</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_full</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_halffull</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_trig_raw</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_full_raw</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_empty_raw</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_halffull_raw</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_loop_cnt</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>fifo_status</name>
          <displayName>fifo_status</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fifo_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>key_scanner_busy</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cnt_loop</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_data</name>
          <displayName>key_data</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>key_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>11</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_trig</name>
          <displayName>key_trig</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>dma_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>int_loop_cfg</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_err_cfg</name>
          <displayName>key_err_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fifo_th_cfg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>err_en</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>err_flag</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_debouncd_cfg0</name>
          <displayName>key_debouncd_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>en_debounce</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>key_debouncd_cfg1</name>
          <displayName>key_debouncd_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>debounce_cnt_cfg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>db_clk_sel</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>pwm</name>
      <description>pwm-register</description>
      <groupName>pwm</groupName>
      <baseAddress>0x40005000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>c0_pwm_ctrl0</name>
          <displayName>c0_pwm_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_msk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c0_haltctrl_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_soft_rst</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_haltctrl_cfg</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c0_enable_pwm</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_mode</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c0_inv_en</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c0_fifo_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c0_fifo_clr</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_empty_en</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_full_en</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_halffull_en</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_trig_en</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_dma_en</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_dma_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c0_ini_value</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_pwm_ctrl1</name>
          <displayName>c0_pwm_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_full</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_halffull</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_trig</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_fifo_cnt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c0_fifo_wr_st</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c0_flag_ir_busy</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_pwm_ctrl2</name>
          <displayName>c0_pwm_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_pera_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_pwm_ctrl3</name>
          <displayName>c0_pwm_ctrl3</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_high_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_pwm_ctrl4</name>
          <displayName>c0_pwm_ctrl4</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_dzone_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_pwm_ctrl5</name>
          <displayName>c0_pwm_ctrl5</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_dma_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl0</name>
          <displayName>c1_pwm_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_msk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c1_haltctrl_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_soft_rst</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_haltctrl_cfg</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c1_enable_pwm</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_mode</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c1_inv_en</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c1_fifo_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c1_fifo_clr</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_empty_en</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_full_en</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_halffull_en</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_trig_en</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_dma_en</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_dma_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c1_ini_value</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl1</name>
          <displayName>c1_pwm_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_full</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_halffull</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_trig</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_fifo_cnt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c1_fifo_wr_st</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c1_flag_ir_busy</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl2</name>
          <displayName>c1_pwm_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_pera_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl3</name>
          <displayName>c1_pwm_ctrl3</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_high_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl4</name>
          <displayName>c1_pwm_ctrl4</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_dzone_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_pwm_ctrl5</name>
          <displayName>c1_pwm_ctrl5</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_dma_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl0</name>
          <displayName>c2_pwm_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_msk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c2_haltctrl_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_soft_rst</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_haltctrl_cfg</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c2_enable_pwm</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_mode</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c2_inv_en</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c2_fifo_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c2_fifo_clr</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_empty_en</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_full_en</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_halffull_en</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_trig_en</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_dma_en</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_dma_trig_cfg</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c2_ini_value</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl1</name>
          <displayName>c2_pwm_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_full</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_halffull</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_trig</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_fifo_cnt</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>c2_fifo_wr_st</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>c2_flag_ir_busy</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl2</name>
          <displayName>c2_pwm_ctrl2</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_pera_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl3</name>
          <displayName>c2_pwm_ctrl3</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_high_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl4</name>
          <displayName>c2_pwm_ctrl4</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_dzone_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_pwm_ctrl5</name>
          <displayName>c2_pwm_ctrl5</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_dma_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_cap_ctrl0</name>
          <displayName>c0_cap_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_p_cap_0_p_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_p_cap_0_n_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_p_cap_1_p_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_p_cap_1_n_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_cap_ctrl1</name>
          <displayName>c0_cap_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_cap_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_cap_ctrl0</name>
          <displayName>c1_cap_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_p_cap_0_p_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_p_cap_0_n_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_p_cap_1_p_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_p_cap_1_n_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_cap_ctrl1</name>
          <displayName>c1_cap_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_cap_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_cap_ctrl0</name>
          <displayName>c2_cap_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_p_cap_0_p_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_p_cap_0_n_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_p_cap_1_p_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_p_cap_1_n_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_cap_ctrl1</name>
          <displayName>c2_cap_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_cap_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cap_cnt_en</name>
          <displayName>cap_cnt_en</displayName>
          <description>reg description:</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cap_cnt_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cap_cnt</name>
          <displayName>cap_cnt</displayName>
          <description>reg description:</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cap_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_step</name>
          <displayName>c0_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_step_loop</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c0_step_cnt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>18</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c0_step1</name>
          <displayName>c0_step1</displayName>
          <description>reg description:</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c0_step_target</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_step</name>
          <displayName>c1_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_step_loop</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c1_step_cnt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>18</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c1_step1</name>
          <displayName>c1_step1</displayName>
          <description>reg description:</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c1_step_target</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_step</name>
          <displayName>c2_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_step_loop</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>c2_step_cnt</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>18</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>c2_step1</name>
          <displayName>c2_step1</displayName>
          <description>reg description:</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>c2_step_target</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>sadc</name>
      <description>sadc-register</description>
      <groupName>sadc</groupName>
      <baseAddress>0x4000f000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>sadc_cfg0</name>
          <displayName>sadc_cfg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>saradc_calib_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_vmea_div2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_vref_sel_invref</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_ibsel_cmp</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>saradc_vref_sel_ldo33a</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_inbuf_bypss</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_conv_mode</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ctrl_dr</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>soc_reg</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>smux_reg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>adc_clk_sel</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>en_soc_fall</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>soc_fall_cfg </name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>en_wr_cnt</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wr_cnt_cfg </name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wr_eoc_sel</name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_rst_n</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_exvref_en</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_cfg1</name>
          <displayName>sadc_cfg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>loop_delay</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_cfg2</name>
          <displayName>sadc_cfg2</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>adc_ctrl_mode</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_data</name>
          <displayName>sadc_data</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sadc_data</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_status0</name>
          <displayName>sadc_status0</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>sadc_cfg3</name>
          <displayName>sadc_cfg3</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>saradc_calib_datin</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>saradc_calib_datout</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>saradc_calib_datsel</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>saradc_calib_datwr</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>saradc_ibsel_vcm</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>saradc_test</name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>adc_vref_sel</name>
              <description>reg description:</description>
              <bitOffset>25</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_int_mask</name>
          <displayName>sadc_int_mask</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_fifo_empty_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_full_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_fifo_halffull_en</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_sadc_trig_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sadc_int</name>
          <displayName>sadc_int</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_full</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_half</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_sadc_trig</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_sadc</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>aon1_ctrl</name>
      <description>aon1_ctrl-register</description>
      <groupName>aon1_ctrl</groupName>
      <baseAddress>0x40102000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>aon1_reg0</name>
          <displayName>aon1_reg0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_reg_en_rc32k</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dly_sys_clkup_slp2act</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>int_reg_sel_clk_32k_source</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_en_clk_32k_cnt</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_io_osc_en</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_io_osc_byp</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_io_osc_cfg</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>usb_phy_ctrl</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>reg_rcmfd_en_mode</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_rcmfd_en</name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_boot_pin_clr</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_rstn_rtc_cnt</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_prstn_aon1_ctrl</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>config_testmode</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_reg1</name>
          <displayName>aon1_reg1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>int_reg_cnt_tgt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_reg4</name>
          <displayName>aon1_reg4</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_rcmfd_clk_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_aon1_rcmfd_ostb</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>reg_aon1_rcmfd_sw</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_aon1_slp2fact_en</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_ana_fast_boot</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_aon1_io_latch</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_sel_clkrf_rcn_sys</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_ext_int_pol</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_ext_int_en</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_reg_cnt_slp_en</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_aon1_deepsleep_en</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_dpslp_ramret00</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_cte_ant_pattern_aon_en</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_en_clk_32k_rstu</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_pmu_pdr_pd</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_pmu_pvd_en</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_dpslp_ramret01</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_xo_ready_boot</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_boot_finished_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_lle_sram1</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_lle_sram2</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_lle_sram3</name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_bypass_en_slp</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo12_lp_en_slp</name>
              <description>reg description:</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>en12_psw_fsh_slp</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_bypass_drv_slp</name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bg_core_pd_slp</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_vbk_pwr_en_slp</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_lle_pwrwkup_req_mask</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_boot</name>
          <displayName>aon1_boot</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_aon1_boot</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_reg5</name>
          <displayName>aon1_reg5</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bk_dcdc_en_swh       </name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_en_act       </name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_bypass_en_swh</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_bypass_en_act</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_ldo12_en_act</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo12_lp_en_act</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pd_flashio_act</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>en12_psw_fsh_act</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_vbk_pwr_en_act</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>seq_xo_en_dig_act</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>isob_dig2rf_act</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>seq_ldo_ant_hiz_act</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_dcdc_bypass_drv_act</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc16m_pow_en_act</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdadc_digpow_en_act</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sadc_digpow_en_act</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bg_core_pd_act</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon2_io_en_act</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon2_io_en_slp</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon1_reg5_reserved</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>div_hclk_denom</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>div_flash_denom</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>div_hclk_update</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>div_flash_update</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_hclk</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sel_clk_flash</name>
              <description>reg description:</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_cnt_int</name>
          <displayName>aon1_cnt_int</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>en_actcnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>clr_actcnt</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_actcnt_mask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>int_actcnt_32k</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bypass_pmu_pdr_rstn</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_bypass_pmu_pvd_rstn</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_dpslp_disable_32k</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>soft_en_hw_en_flush</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>hw_flush_cache_en</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>remap_from_aon</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rst_source</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>clr_rst_source</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_xo_cdac_rtc</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_dly_ctrl0</name>
          <displayName>aon1_dly_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_ldocoreen_slp2act  </name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>dly_ldocoreok_slp2act  </name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>dly_dcdcsw1_slp2act    </name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>dly_dcdcsw2_slp2act    </name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_flashv12en_slp2act </name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_isob_dig2rf_slp2act</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_lle_pd_act2slp</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_sys_pd_act2slp</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_dly_ctrl1</name>
          <displayName>aon1_dly_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_tbcuwkup_slp2act   </name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>dly_memen_slp2act</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>dly_sys_pd_slp2act</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dly_sysclkok_slp2act</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>dly_aonshort_act2slp</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_flashv12en_act2slp</name>
              <description>reg description:</description>
              <bitOffset>23</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_ldocoreenact2slp</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_dcdcen_act2slp </name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pll_ctrl_reg</name>
          <displayName>pll_ctrl_reg</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>pll_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pll_div_pre_reg</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>pll_div_loop_reg</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>pll_div_out_reg</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>pll_sw_vco_reg</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>pll_sw_icp_reg</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>pll_sw_lp_reg</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pll_sw_lock_reg</name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pll_sw_vreg_reg</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>patch_cfg</name>
          <displayName>patch_cfg</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>patch_cfg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CFG0</name>
          <displayName>PMU_CFG0</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bk_ldo33_trim</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>bk_ldo12_trim</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>ldo12_ibsel</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>ldo12_tr</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ldo_lvd_sel</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>bk_bod_trim</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>bk_bor3312_tr</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>bk_ldobk_trim</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CFG1</name>
          <displayName>PMU_CFG1</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bk_rc32k_msb_trim</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>bk_rc32k_lsb_trim</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>dcdc_trim</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>dcdc_pwr_sel</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_pfm_vth</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_zcd</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_freq_sels</name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_nov_sel</name>
              <description>reg description:</description>
              <bitOffset>29</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CFG2</name>
          <displayName>PMU_CFG2</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dcdc_och</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dcdc_test_sel</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dcdc_antiring_en</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_sr_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_drv_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_pfm_mode</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_force_ccm</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_scp_en</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>dcdc_ochen</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo_lvd_en</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_bor33_en</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ldo_bod_en</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PMU_CFG3</name>
          <displayName>PMU_CFG3</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bg_core_vtrim</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rc16m_ftrim_ext</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>rc16m_ctrim_ext</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>aon2_ctrl</name>
      <description>aon2_ctrl-register</description>
      <groupName>aon2_ctrl</groupName>
      <baseAddress>0x40100000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>power_seq_signal_ctrl0</name>
          <displayName>power_seq_signal_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sw_pd_sysdomain_act</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>iso_sys2rtc_act</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_sys_act</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cg_sys_act</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pd_lledomain_act</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>iso_lle2rtc_act</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_lle_act</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cg_lle_act</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pd_sysdomain_slp</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>iso_sys2rtc_slp</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_sys_slp</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cg_sys_slp</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pd_lledomain_slp</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>iso_lle2rtc_slp</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rstn_lle_slp</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cg_lle_slp</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>lle_pwrwkup_req_act</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon2_ctrl_reserved</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>15</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>power_seq_signal_ctrl1</name>
          <displayName>power_seq_signal_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bk_dcdc_en_slp</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bk_ldo12_en_slp</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_pd_flashio_slp</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>seq_xo_en_dig_slp</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>isob_dig2rf_slp</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>seq_ldo_ant_hiz_slp</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pll_en_slp</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc16m_pow_en_slp</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sdadc_digpow_en_slp</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sadc_digpow_en_slp</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rc16m_en_slp </name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sharemem_glc_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram0_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram1_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram2_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram3_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram4_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram5_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sram6_sd_slp</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reg_dcdc_switch_mode</name>
              <description>reg description:</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>power_seq_dly_ctrl0</name>
          <displayName>power_seq_dly_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_dcdcen_slp2act</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_flashv33en_slp2act</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_aonshort_slp2act  </name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_pllen_slp2act</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_rcen_slp2act</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_sys_cg_slp2act </name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_sys_rstn_slp2act</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_lle_pd_slp2act </name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_lle_iso_slp2act </name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>dly_lle_cg_slp2act </name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_lle_rstn_slp2act</name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_flashv33en_act2slp</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>power_seq_dly_ctrl1</name>
          <displayName>power_seq_dly_ctrl1</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dly_lle_rstn_act2slp</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_lle_cg_act2slp </name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_lle_iso_act2slp </name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_sys_rstn_act2slp</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_sys_cg_act2slp </name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_sys_iso_act2slp </name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_seq_xo_en_act2slp </name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_isob_dig2rf_act2slp </name>
              <description>reg description:</description>
              <bitOffset>21</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_pllen_act2slp </name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>dly_memen_act2slp </name>
              <description>reg description:</description>
              <bitOffset>27</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>TBCU_CTRL</name>
          <displayName>TBCU_CTRL</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tbcu_cnt_lock</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>short_time_valid</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>us_time_valid</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wkup_int_msk</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>short_time_int_msk</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>us_time_int_msk</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wkup_int_clr</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>short_time_int_clr</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>us_time_int_clr</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wkup_int_stat</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>short_time_int_stat</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>us_time_int_stat</name>
              <description>reg description:</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>wkup_orig_int_stat</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>short_time_orig_int_stat</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>us_time_orig_int_stat</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>clk_lle_tbcu_mode</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>clk_lle_tbcu_en</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_LOCK_BASETSCNT_LSB</name>
          <displayName>LLE_TBCU_LOCK_BASETSCNT_LSB</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bts_lock_cnt_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_LOCK_BASETSCNT_HSB</name>
          <displayName>LLE_TBCU_LOCK_BASETSCNT_HSB</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bts_lock_cnt_hsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_LOCK_SUBTSCNT</name>
          <displayName>LLE_TBCU_LOCK_SUBTSCNT</displayName>
          <description>reg description:</description>
          <addressOffset>0x1C</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sts_lock_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_SHORT_TIME</name>
          <displayName>LLE_TBCU_SHORT_TIME</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>short_time</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_US_TIME_L</name>
          <displayName>LLE_TBCU_US_TIME_L</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>us_base_time_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>LLE_TBCU_US_TIME_H</name>
          <displayName>LLE_TBCU_US_TIME_H</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>us_base_time_hsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>us_sub_time</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pwr_ctrl0</name>
          <displayName>pwr_ctrl0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg4</name>
          <displayName>aon1_reg4</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg6</name>
          <displayName>aon1_reg6</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg7</name>
          <displayName>aon1_reg7</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg8</name>
          <displayName>aon1_reg8</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg9</name>
          <displayName>aon1_reg9</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg10</name>
          <displayName>aon1_reg10</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields/>
        </register>
        <register>
          <name>aon1_reg_rd11</name>
          <displayName>aon1_reg_rd11</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon1_rtc_cnt_lsb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_reg_rd12</name>
          <displayName>aon1_reg_rd12</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon1_rtc_cnt_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>11</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon1_reg_rd13</name>
          <displayName>aon1_reg_rd13</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>cnt_slp</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pwr_ctrl_status0</name>
          <displayName>pwr_ctrl_status0</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>boot_force</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>boot_power_up</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_pol0</name>
          <displayName>sys_wakeup_pol0</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_pol_31to0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_pol1</name>
          <displayName>sys_wakeup_pol1</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_pol_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_en0</name>
          <displayName>sys_wakeup_en0</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_en_31to0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_en1</name>
          <displayName>sys_wakeup_en1</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_en_msb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_mode0</name>
          <displayName>sys_wakeup_mode0</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_mode_0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_mode1</name>
          <displayName>sys_wakeup_mode1</displayName>
          <description>reg description:</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_mode_1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sys_wakeup_mode2</name>
          <displayName>sys_wakeup_mode2</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>reg_wakeup_mode_2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon2_wk_source</name>
          <displayName>aon2_wk_source</displayName>
          <description>reg description:</description>
          <addressOffset>0x74</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon2_wk_source</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>aon2_io_wk_source</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon2_io_aon_i_low</name>
          <displayName>aon2_io_aon_i_low</displayName>
          <description>reg description:</description>
          <addressOffset>0x78</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon2_io_aon_i_low</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon2_io_aon_i_high</name>
          <displayName>aon2_io_aon_i_high</displayName>
          <description>reg description:</description>
          <addressOffset>0x7c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon2_io_aon_i_high</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon2_sleep_ctrl_1</name>
          <displayName>aon2_sleep_ctrl_1</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sw_cact2slp_p</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_cact2fact_p</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>sw_fact2lact_p</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon2_sleep_cnt_start_p</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>aon2_sleep_cnt_clr_p</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>aon2_sleep_cnt_rd</name>
          <displayName>aon2_sleep_cnt_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>aon2_sleep_cnt</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>qdec</name>
      <description>qdec-register</description>
      <groupName>qdec</groupName>
      <baseAddress>0x40009000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>channel0_ctrl</name>
          <displayName>channel0_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_clken_cmb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_clkdis_cmb</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_swtrig_mem</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0_mode</name>
          <displayName>channel0_mode</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tcclks</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ch0_clki</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_burst</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_cpcstop</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_cpcdis</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_etrgedg</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_etrg</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_entrg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_mode_up_down</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_cpctrg</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_wave</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_acpa</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_acpc</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_aetrg</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_astrg</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_bcpb</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_bcpc</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_betrg</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch0_bswtrg</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0_step</name>
          <displayName>channel0_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_step_down</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_dma_req_a_mask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch0_dma_req_b_mask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0_read_rab</name>
          <displayName>channel0_read_rab</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_rab</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0_read_tc</name>
          <displayName>channel0_read_tc</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_cv</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0write_a</name>
          <displayName>channel0write_a</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_ra</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0write_b</name>
          <displayName>channel0write_b</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_rb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0write_c</name>
          <displayName>channel0write_c</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_rc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0tiob0_rd</name>
          <displayName>channel0tiob0_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_sr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0int_en</name>
          <displayName>channel0int_en</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_imr_enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0int_dis</name>
          <displayName>channel0int_dis</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_imr_disable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel0int_rd</name>
          <displayName>channel0int_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch0_tc_imr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1_ctrl</name>
          <displayName>channel1_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_clken_cmb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_clkdis_cmb</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_swtrig_mem</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1_mode</name>
          <displayName>channel1_mode</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tcclks</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ch1_clki</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_burst</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_cpcstop</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_cpcdis</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_etrgedg</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_etrg</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_entrg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_mode_up_down</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_cpctrg</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_wave</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_acpa</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_acpc</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_aetrg</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_astrg</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_bcpb</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_bcpc</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_betrg</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch1_bswtrg</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1_step</name>
          <displayName>channel1_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_step_down</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_dma_req_a_mask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch1_dma_req_b_mask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1_read_rab</name>
          <displayName>channel1_read_rab</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_rab</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1_read_tc</name>
          <displayName>channel1_read_tc</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_cv</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1write_a</name>
          <displayName>channel1write_a</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_ra</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1write_b</name>
          <displayName>channel1write_b</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_rb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1write_c</name>
          <displayName>channel1write_c</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_rc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1tiob0_rd</name>
          <displayName>channel1tiob0_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_sr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1int_en</name>
          <displayName>channel1int_en</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_imr_enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1int_dis</name>
          <displayName>channel1int_dis</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_imr_disable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel1int_rd</name>
          <displayName>channel1int_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch1_tc_imr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2_ctrl</name>
          <displayName>channel2_ctrl</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_clken_cmb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_clkdis_cmb</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_swtrig_mem</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2_mode</name>
          <displayName>channel2_mode</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tcclks</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ch2_clki</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_burst</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_cpcstop</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_cpcdis</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_etrgedg</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_etrg</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_entrg</name>
              <description>reg description:</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_mode_up_down</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_cpctrg</name>
              <description>reg description:</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_wave</name>
              <description>reg description:</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_acpa</name>
              <description>reg description:</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_acpc</name>
              <description>reg description:</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_aetrg</name>
              <description>reg description:</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_astrg</name>
              <description>reg description:</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_bcpb</name>
              <description>reg description:</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_bcpc</name>
              <description>reg description:</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_betrg</name>
              <description>reg description:</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>ch2_bswtrg</name>
              <description>reg description:</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2_step</name>
          <displayName>channel2_step</displayName>
          <description>reg description:</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_step_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_step_down</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_dma_req_a_mask</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ch2_dma_req_b_mask</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2_read_rab</name>
          <displayName>channel2_read_rab</displayName>
          <description>reg description:</description>
          <addressOffset>0x8c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_rab</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2_read_tc</name>
          <displayName>channel2_read_tc</displayName>
          <description>reg description:</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_cv</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2write_a</name>
          <displayName>channel2write_a</displayName>
          <description>reg description:</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_ra</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2write_b</name>
          <displayName>channel2write_b</displayName>
          <description>reg description:</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_rb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2write_c</name>
          <displayName>channel2write_c</displayName>
          <description>reg description:</description>
          <addressOffset>0x9c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_rc</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2tiob0_rd</name>
          <displayName>channel2tiob0_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0xa0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_sr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2int_en</name>
          <displayName>channel2int_en</displayName>
          <description>reg description:</description>
          <addressOffset>0xa4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_imr_enable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2int_dis</name>
          <displayName>channel2int_dis</displayName>
          <description>reg description:</description>
          <addressOffset>0xa8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_imr_disable</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>channel2int_rd</name>
          <displayName>channel2int_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0xac</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ch2_tc_imr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bcr</name>
          <displayName>bcr</displayName>
          <description>reg description:</description>
          <addressOffset>0xc0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>bcr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>bmr</name>
          <displayName>bmr</displayName>
          <description>reg description:</description>
          <addressOffset>0xc4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tc0xc0s</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>tc1xc1s</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>tc2xc2s</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>qdec_inten</name>
          <displayName>qdec_inten</displayName>
          <description>reg description:</description>
          <addressOffset>0xc8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>qdec_int_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>qdec_intdis</name>
          <displayName>qdec_intdis</displayName>
          <description>reg description:</description>
          <addressOffset>0xcc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>qdec_int_dis</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>qdec_inten_rd</name>
          <displayName>qdec_inten_rd</displayName>
          <description>reg description:</description>
          <addressOffset>0xd0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>qdec_int_mask</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>qdec_status_sel</name>
          <displayName>qdec_status_sel</displayName>
          <description>reg description:</description>
          <addressOffset>0xd4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>flag_it_index_cmb</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>flag_dir_change_cmb</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>flag_code_error_cmb</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>miss_edge_overflow_cmb</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pwm_fault</name>
          <displayName>pwm_fault</displayName>
          <description>reg description:</description>
          <addressOffset>0xd8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>i_en0_fault</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>i_en1_fault</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dummy</name>
          <displayName>dummy</displayName>
          <description>reg description:</description>
          <addressOffset>0xe0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>dummy</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>wpmode</name>
          <displayName>wpmode</displayName>
          <description>reg description:</description>
          <addressOffset>0xe4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>wr_protected</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>addrsize</name>
          <displayName>addrsize</displayName>
          <description>reg description:</description>
          <addressOffset>0xec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>addrsize</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>name1</name>
          <displayName>name1</displayName>
          <description>reg description:</description>
          <addressOffset>0xf0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>NAME1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>name2</name>
          <displayName>name2</displayName>
          <description>reg description:</description>
          <addressOffset>0xf4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>NAME2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>FEATURES</name>
          <displayName>FEATURES</displayName>
          <description>reg description:</description>
          <addressOffset>0xf8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>FEATURES</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>pte_bus</name>
      <description>pte_bus-register</description>
      <groupName>pte_bus</groupName>
      <baseAddress>0x40018000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>REG_P1_TASK0</name>
          <displayName>REG_P1_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_TASK1</name>
          <displayName>REG_P1_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_TASK2</name>
          <displayName>REG_P1_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_TASK3</name>
          <displayName>REG_P1_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_TASK4</name>
          <displayName>REG_P1_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task4</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_TASK5</name>
          <displayName>REG_P1_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_task5</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK0</name>
          <displayName>REG_P1_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK1</name>
          <displayName>REG_P1_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK2</name>
          <displayName>REG_P1_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK3</name>
          <displayName>REG_P1_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK4</name>
          <displayName>REG_P1_SUB_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_SUB_TASK5</name>
          <displayName>REG_P1_SUB_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_sub_task5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_EVENT</name>
          <displayName>REG_P1_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri1_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri1_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_PUB_EVENT0</name>
          <displayName>REG_P1_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_PUB_EVENT1</name>
          <displayName>REG_P1_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P1_PUB_EVENT2</name>
          <displayName>REG_P1_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri1_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_EVENT</name>
          <displayName>REG_P2_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x50</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri2_event7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT0</name>
          <displayName>REG_P2_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x54</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT1</name>
          <displayName>REG_P2_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x58</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT2</name>
          <displayName>REG_P2_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x5c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT3</name>
          <displayName>REG_P2_PUB_EVENT3</displayName>
          <description>reg description:</description>
          <addressOffset>0x60</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT4</name>
          <displayName>REG_P2_PUB_EVENT4</displayName>
          <description>reg description:</description>
          <addressOffset>0x64</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT5</name>
          <displayName>REG_P2_PUB_EVENT5</displayName>
          <description>reg description:</description>
          <addressOffset>0x68</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT6</name>
          <displayName>REG_P2_PUB_EVENT6</displayName>
          <description>reg description:</description>
          <addressOffset>0x6c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P2_PUB_EVENT7</name>
          <displayName>REG_P2_PUB_EVENT7</displayName>
          <description>reg description:</description>
          <addressOffset>0x70</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri2_pub_event7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK0</name>
          <displayName>REG_P3_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x80</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK1</name>
          <displayName>REG_P3_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x84</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK2</name>
          <displayName>REG_P3_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x88</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK3</name>
          <displayName>REG_P3_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x8c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK4</name>
          <displayName>REG_P3_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x90</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task4</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK5</name>
          <displayName>REG_P3_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x94</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task5</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK6</name>
          <displayName>REG_P3_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x98</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task6</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK7</name>
          <displayName>REG_P3_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x9c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task7</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK8</name>
          <displayName>REG_P3_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0xa0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task8</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK9</name>
          <displayName>REG_P3_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0xa4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task9</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK10</name>
          <displayName>REG_P3_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0xa8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task10</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK11</name>
          <displayName>REG_P3_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0xac</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task11</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK12</name>
          <displayName>REG_P3_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0xb0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task12</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK13</name>
          <displayName>REG_P3_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0xb4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task13</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK14</name>
          <displayName>REG_P3_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0xb8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task14</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK15</name>
          <displayName>REG_P3_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0xbc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task15</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK16</name>
          <displayName>REG_P3_TASK16</displayName>
          <description>reg description:</description>
          <addressOffset>0xc0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task16</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK17</name>
          <displayName>REG_P3_TASK17</displayName>
          <description>reg description:</description>
          <addressOffset>0xc4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task17</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK18</name>
          <displayName>REG_P3_TASK18</displayName>
          <description>reg description:</description>
          <addressOffset>0xc8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task18</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK19</name>
          <displayName>REG_P3_TASK19</displayName>
          <description>reg description:</description>
          <addressOffset>0xcc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task19</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK20</name>
          <displayName>REG_P3_TASK20</displayName>
          <description>reg description:</description>
          <addressOffset>0xd0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task20</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK21</name>
          <displayName>REG_P3_TASK21</displayName>
          <description>reg description:</description>
          <addressOffset>0xd4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task21</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK22</name>
          <displayName>REG_P3_TASK22</displayName>
          <description>reg description:</description>
          <addressOffset>0xd8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task22</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_TASK23</name>
          <displayName>REG_P3_TASK23</displayName>
          <description>reg description:</description>
          <addressOffset>0xdc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_task23</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK0</name>
          <displayName>REG_P3_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0xe0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK1</name>
          <displayName>REG_P3_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0xe4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK2</name>
          <displayName>REG_P3_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0xe8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK3</name>
          <displayName>REG_P3_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0xec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK4</name>
          <displayName>REG_P3_SUB_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0xf0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK5</name>
          <displayName>REG_P3_SUB_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0xf4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK6</name>
          <displayName>REG_P3_SUB_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0xf8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK7</name>
          <displayName>REG_P3_SUB_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0xfc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK8</name>
          <displayName>REG_P3_SUB_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task8_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK9</name>
          <displayName>REG_P3_SUB_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task9_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK10</name>
          <displayName>REG_P3_SUB_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task10_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK11</name>
          <displayName>REG_P3_SUB_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x10c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task11_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK12</name>
          <displayName>REG_P3_SUB_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x110</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task12_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK13</name>
          <displayName>REG_P3_SUB_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x114</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task13_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK14</name>
          <displayName>REG_P3_SUB_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x118</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task14_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK15</name>
          <displayName>REG_P3_SUB_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x11c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task15_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK16</name>
          <displayName>REG_P3_SUB_TASK16</displayName>
          <description>reg description:</description>
          <addressOffset>0x120</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task16_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK17</name>
          <displayName>REG_P3_SUB_TASK17</displayName>
          <description>reg description:</description>
          <addressOffset>0x124</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task17_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK18</name>
          <displayName>REG_P3_SUB_TASK18</displayName>
          <description>reg description:</description>
          <addressOffset>0x128</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task18_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK19</name>
          <displayName>REG_P3_SUB_TASK19</displayName>
          <description>reg description:</description>
          <addressOffset>0x12c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task19_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK20</name>
          <displayName>REG_P3_SUB_TASK20</displayName>
          <description>reg description:</description>
          <addressOffset>0x130</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task20_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK21</name>
          <displayName>REG_P3_SUB_TASK21</displayName>
          <description>reg description:</description>
          <addressOffset>0x134</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task21_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK22</name>
          <displayName>REG_P3_SUB_TASK22</displayName>
          <description>reg description:</description>
          <addressOffset>0x138</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task22_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_SUB_TASK23</name>
          <displayName>REG_P3_SUB_TASK23</displayName>
          <description>reg description:</description>
          <addressOffset>0x13c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_sub_task23_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_EVENT</name>
          <displayName>REG_P3_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x140</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri3_event7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT0</name>
          <displayName>REG_P3_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x144</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT1</name>
          <displayName>REG_P3_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x148</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT2</name>
          <displayName>REG_P3_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x14c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT3</name>
          <displayName>REG_P3_PUB_EVENT3</displayName>
          <description>reg description:</description>
          <addressOffset>0x150</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT4</name>
          <displayName>REG_P3_PUB_EVENT4</displayName>
          <description>reg description:</description>
          <addressOffset>0x154</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT5</name>
          <displayName>REG_P3_PUB_EVENT5</displayName>
          <description>reg description:</description>
          <addressOffset>0x158</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT6</name>
          <displayName>REG_P3_PUB_EVENT6</displayName>
          <description>reg description:</description>
          <addressOffset>0x15c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P3_PUB_EVENT7</name>
          <displayName>REG_P3_PUB_EVENT7</displayName>
          <description>reg description:</description>
          <addressOffset>0x160</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri3_pub_event7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK0</name>
          <displayName>REG_P4_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x170</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK1</name>
          <displayName>REG_P4_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x174</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK2</name>
          <displayName>REG_P4_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x178</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK3</name>
          <displayName>REG_P4_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x17c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK4</name>
          <displayName>REG_P4_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x180</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task4</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK5</name>
          <displayName>REG_P4_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x184</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task5</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK6</name>
          <displayName>REG_P4_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x188</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task6</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK7</name>
          <displayName>REG_P4_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x18c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task7</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK8</name>
          <displayName>REG_P4_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x190</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task8</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK9</name>
          <displayName>REG_P4_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x194</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task9</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK10</name>
          <displayName>REG_P4_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x198</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task10</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK11</name>
          <displayName>REG_P4_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x19c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task11</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK12</name>
          <displayName>REG_P4_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x1a0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task12</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK13</name>
          <displayName>REG_P4_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x1a4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task13</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK14</name>
          <displayName>REG_P4_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x1a8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task14</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_TASK15</name>
          <displayName>REG_P4_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x1ac</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_task15</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK0</name>
          <displayName>REG_P4_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x1b0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK1</name>
          <displayName>REG_P4_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x1b4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK2</name>
          <displayName>REG_P4_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x1b8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK3</name>
          <displayName>REG_P4_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x1bc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK4</name>
          <displayName>REG_P4_SUB_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK5</name>
          <displayName>REG_P4_SUB_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK6</name>
          <displayName>REG_P4_SUB_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK7</name>
          <displayName>REG_P4_SUB_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x1cc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK8</name>
          <displayName>REG_P4_SUB_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task8_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK9</name>
          <displayName>REG_P4_SUB_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task9_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK10</name>
          <displayName>REG_P4_SUB_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x1d8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task10_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK11</name>
          <displayName>REG_P4_SUB_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x1dc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task11_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK12</name>
          <displayName>REG_P4_SUB_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x1e0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task12_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK13</name>
          <displayName>REG_P4_SUB_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x1e4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task13_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK14</name>
          <displayName>REG_P4_SUB_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x1e8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task14_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_SUB_TASK15</name>
          <displayName>REG_P4_SUB_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x1ec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_sub_task15_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_EVENT</name>
          <displayName>REG_P4_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri4_event7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT0</name>
          <displayName>REG_P4_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT1</name>
          <displayName>REG_P4_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x1f8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT2</name>
          <displayName>REG_P4_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x1fc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT3</name>
          <displayName>REG_P4_PUB_EVENT3</displayName>
          <description>reg description:</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT4</name>
          <displayName>REG_P4_PUB_EVENT4</displayName>
          <description>reg description:</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT5</name>
          <displayName>REG_P4_PUB_EVENT5</displayName>
          <description>reg description:</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT6</name>
          <displayName>REG_P4_PUB_EVENT6</displayName>
          <description>reg description:</description>
          <addressOffset>0x20c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P4_PUB_EVENT7</name>
          <displayName>REG_P4_PUB_EVENT7</displayName>
          <description>reg description:</description>
          <addressOffset>0x210</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri4_pub_event7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_TASK0</name>
          <displayName>REG_P5_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x220</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_TASK1</name>
          <displayName>REG_P5_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x224</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_SUB_TASK0</name>
          <displayName>REG_P5_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x228</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_SUB_TASK1</name>
          <displayName>REG_P5_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x22c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_EVENT</name>
          <displayName>REG_P5_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x230</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P5_PUB_EVENT0</name>
          <displayName>REG_P5_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x234</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri5_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P6_TASK0</name>
          <displayName>REG_P6_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x240</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri6_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P6_SUB_TASK0</name>
          <displayName>REG_P6_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x244</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri6_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P6_EVENT</name>
          <displayName>REG_P6_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x248</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri6_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P6_PUB_EVENT0</name>
          <displayName>REG_P6_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x24c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri6_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_TASK0</name>
          <displayName>REG_P7_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x250</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_TASK1</name>
          <displayName>REG_P7_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x254</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_TASK2</name>
          <displayName>REG_P7_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x258</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_SUB_TASK0</name>
          <displayName>REG_P7_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x260</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_SUB_TASK1</name>
          <displayName>REG_P7_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x264</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_SUB_TASK2</name>
          <displayName>REG_P7_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x268</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_EVENT</name>
          <displayName>REG_P7_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x270</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri7_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_PUB_EVENT0</name>
          <displayName>REG_P7_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x274</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P7_PUB_EVENT1</name>
          <displayName>REG_P7_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x278</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri7_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_TASK0</name>
          <displayName>REG_P8_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x280</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_TASK1</name>
          <displayName>REG_P8_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x284</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_TASK2</name>
          <displayName>REG_P8_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x288</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_TASK3</name>
          <displayName>REG_P8_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x28c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_SUB_TASK0</name>
          <displayName>REG_P8_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x290</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_SUB_TASK1</name>
          <displayName>REG_P8_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x294</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_SUB_TASK2</name>
          <displayName>REG_P8_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x298</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_SUB_TASK3</name>
          <displayName>REG_P8_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x29c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_EVENT</name>
          <displayName>REG_P8_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x2a0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri8_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_PUB_EVENT0</name>
          <displayName>REG_P8_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2a4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P8_PUB_EVENT1</name>
          <displayName>REG_P8_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2a8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri8_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_TASK0</name>
          <displayName>REG_P9_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2b0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_TASK1</name>
          <displayName>REG_P9_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2b4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_TASK2</name>
          <displayName>REG_P9_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x2b8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_TASK3</name>
          <displayName>REG_P9_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x2bc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_SUB_TASK0</name>
          <displayName>REG_P9_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_SUB_TASK1</name>
          <displayName>REG_P9_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_SUB_TASK2</name>
          <displayName>REG_P9_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_SUB_TASK3</name>
          <displayName>REG_P9_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x2cc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_EVENT</name>
          <displayName>REG_P9_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x2d0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri9_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_PUB_EVENT0</name>
          <displayName>REG_P9_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2d4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P9_PUB_EVENT1</name>
          <displayName>REG_P9_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2d8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri9_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_TASK0</name>
          <displayName>REG_P10_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2e0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_TASK1</name>
          <displayName>REG_P10_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2e4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_SUB_TASK0</name>
          <displayName>REG_P10_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2e8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_SUB_TASK1</name>
          <displayName>REG_P10_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x2ec</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_EVENT</name>
          <displayName>REG_P10_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x2f0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P10_PUB_EVENT0</name>
          <displayName>REG_P10_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x2f4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri10_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK0</name>
          <displayName>REG_P11_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x300</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK1</name>
          <displayName>REG_P11_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x304</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK2</name>
          <displayName>REG_P11_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x308</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK3</name>
          <displayName>REG_P11_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x30c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK4</name>
          <displayName>REG_P11_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x310</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task4</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK5</name>
          <displayName>REG_P11_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x314</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task5</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK6</name>
          <displayName>REG_P11_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x318</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task6</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK7</name>
          <displayName>REG_P11_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x31c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task7</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK8</name>
          <displayName>REG_P11_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x320</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task8</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK9</name>
          <displayName>REG_P11_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x324</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task9</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK10</name>
          <displayName>REG_P11_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x328</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task10</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK11</name>
          <displayName>REG_P11_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x32c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task11</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK12</name>
          <displayName>REG_P11_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x330</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task12</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK13</name>
          <displayName>REG_P11_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x334</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task13</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK14</name>
          <displayName>REG_P11_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x338</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task14</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK15</name>
          <displayName>REG_P11_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x33c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task15</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK16</name>
          <displayName>REG_P11_TASK16</displayName>
          <description>reg description:</description>
          <addressOffset>0x340</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task16</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK17</name>
          <displayName>REG_P11_TASK17</displayName>
          <description>reg description:</description>
          <addressOffset>0x344</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task17</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK18</name>
          <displayName>REG_P11_TASK18</displayName>
          <description>reg description:</description>
          <addressOffset>0x348</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task18</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK19</name>
          <displayName>REG_P11_TASK19</displayName>
          <description>reg description:</description>
          <addressOffset>0x34c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task19</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_TASK20</name>
          <displayName>REG_P11_TASK20</displayName>
          <description>reg description:</description>
          <addressOffset>0x350</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_task20</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK0</name>
          <displayName>REG_P11_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x360</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK1</name>
          <displayName>REG_P11_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x364</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK2</name>
          <displayName>REG_P11_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x368</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK3</name>
          <displayName>REG_P11_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x36c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK4</name>
          <displayName>REG_P11_SUB_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x370</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK5</name>
          <displayName>REG_P11_SUB_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x374</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK6</name>
          <displayName>REG_P11_SUB_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x378</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK7</name>
          <displayName>REG_P11_SUB_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x37c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK8</name>
          <displayName>REG_P11_SUB_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x380</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task8_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK9</name>
          <displayName>REG_P11_SUB_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x384</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task9_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK10</name>
          <displayName>REG_P11_SUB_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x388</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task10_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK11</name>
          <displayName>REG_P11_SUB_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x38c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task11_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK12</name>
          <displayName>REG_P11_SUB_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x390</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task12_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK13</name>
          <displayName>REG_P11_SUB_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x394</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task13_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK14</name>
          <displayName>REG_P11_SUB_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x398</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task14_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK15</name>
          <displayName>REG_P11_SUB_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x39c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task15_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK16</name>
          <displayName>REG_P11_SUB_TASK16</displayName>
          <description>reg description:</description>
          <addressOffset>0x3a0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task16_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK17</name>
          <displayName>REG_P11_SUB_TASK17</displayName>
          <description>reg description:</description>
          <addressOffset>0x3a4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task17_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK18</name>
          <displayName>REG_P11_SUB_TASK18</displayName>
          <description>reg description:</description>
          <addressOffset>0x3a8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task18_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK19</name>
          <displayName>REG_P11_SUB_TASK19</displayName>
          <description>reg description:</description>
          <addressOffset>0x3ac</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task19_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_SUB_TASK20</name>
          <displayName>REG_P11_SUB_TASK20</displayName>
          <description>reg description:</description>
          <addressOffset>0x3b0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_sub_task20_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_EVENT</name>
          <displayName>REG_P11_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri11_event8</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT0</name>
          <displayName>REG_P11_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT1</name>
          <displayName>REG_P11_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT2</name>
          <displayName>REG_P11_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x3cc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT3</name>
          <displayName>REG_P11_PUB_EVENT3</displayName>
          <description>reg description:</description>
          <addressOffset>0x3d0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT4</name>
          <displayName>REG_P11_PUB_EVENT4</displayName>
          <description>reg description:</description>
          <addressOffset>0x3d4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT5</name>
          <displayName>REG_P11_PUB_EVENT5</displayName>
          <description>reg description:</description>
          <addressOffset>0x3d8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT6</name>
          <displayName>REG_P11_PUB_EVENT6</displayName>
          <description>reg description:</description>
          <addressOffset>0x3dc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT7</name>
          <displayName>REG_P11_PUB_EVENT7</displayName>
          <description>reg description:</description>
          <addressOffset>0x3e0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P11_PUB_EVENT8</name>
          <displayName>REG_P11_PUB_EVENT8</displayName>
          <description>reg description:</description>
          <addressOffset>0x3e4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri11_pub_event8_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK0</name>
          <displayName>REG_P12_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x3f0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK1</name>
          <displayName>REG_P12_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x3f4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK2</name>
          <displayName>REG_P12_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x3f8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK3</name>
          <displayName>REG_P12_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x3fc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK4</name>
          <displayName>REG_P12_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x400</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task4</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK5</name>
          <displayName>REG_P12_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x404</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task5</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK6</name>
          <displayName>REG_P12_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x408</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task6</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK7</name>
          <displayName>REG_P12_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x40c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task7</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK8</name>
          <displayName>REG_P12_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x410</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task8</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK9</name>
          <displayName>REG_P12_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x414</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task9</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK10</name>
          <displayName>REG_P12_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x418</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task10</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK11</name>
          <displayName>REG_P12_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x41c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task11</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK12</name>
          <displayName>REG_P12_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x420</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task12</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK13</name>
          <displayName>REG_P12_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x424</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task13</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK14</name>
          <displayName>REG_P12_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x428</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task14</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_TASK15</name>
          <displayName>REG_P12_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x42c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_task15</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK0</name>
          <displayName>REG_P12_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x430</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK1</name>
          <displayName>REG_P12_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x434</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK2</name>
          <displayName>REG_P12_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x438</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK3</name>
          <displayName>REG_P12_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x43c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK4</name>
          <displayName>REG_P12_SUB_TASK4</displayName>
          <description>reg description:</description>
          <addressOffset>0x440</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK5</name>
          <displayName>REG_P12_SUB_TASK5</displayName>
          <description>reg description:</description>
          <addressOffset>0x444</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK6</name>
          <displayName>REG_P12_SUB_TASK6</displayName>
          <description>reg description:</description>
          <addressOffset>0x448</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK7</name>
          <displayName>REG_P12_SUB_TASK7</displayName>
          <description>reg description:</description>
          <addressOffset>0x44c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK8</name>
          <displayName>REG_P12_SUB_TASK8</displayName>
          <description>reg description:</description>
          <addressOffset>0x450</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task8_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK9</name>
          <displayName>REG_P12_SUB_TASK9</displayName>
          <description>reg description:</description>
          <addressOffset>0x454</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task9_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK10</name>
          <displayName>REG_P12_SUB_TASK10</displayName>
          <description>reg description:</description>
          <addressOffset>0x458</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task10_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK11</name>
          <displayName>REG_P12_SUB_TASK11</displayName>
          <description>reg description:</description>
          <addressOffset>0x45c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task11_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK12</name>
          <displayName>REG_P12_SUB_TASK12</displayName>
          <description>reg description:</description>
          <addressOffset>0x460</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task12_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK13</name>
          <displayName>REG_P12_SUB_TASK13</displayName>
          <description>reg description:</description>
          <addressOffset>0x464</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task13_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK14</name>
          <displayName>REG_P12_SUB_TASK14</displayName>
          <description>reg description:</description>
          <addressOffset>0x468</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task14_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_SUB_TASK15</name>
          <displayName>REG_P12_SUB_TASK15</displayName>
          <description>reg description:</description>
          <addressOffset>0x46c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_sub_task15_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_EVENT</name>
          <displayName>REG_P12_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x470</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event1</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event2</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event3</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event4</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event5</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event6</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>peri12_event7</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT0</name>
          <displayName>REG_P12_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x474</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT1</name>
          <displayName>REG_P12_PUB_EVENT1</displayName>
          <description>reg description:</description>
          <addressOffset>0x478</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT2</name>
          <displayName>REG_P12_PUB_EVENT2</displayName>
          <description>reg description:</description>
          <addressOffset>0x47c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT3</name>
          <displayName>REG_P12_PUB_EVENT3</displayName>
          <description>reg description:</description>
          <addressOffset>0x480</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT4</name>
          <displayName>REG_P12_PUB_EVENT4</displayName>
          <description>reg description:</description>
          <addressOffset>0x484</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event4_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT5</name>
          <displayName>REG_P12_PUB_EVENT5</displayName>
          <description>reg description:</description>
          <addressOffset>0x488</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event5_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT6</name>
          <displayName>REG_P12_PUB_EVENT6</displayName>
          <description>reg description:</description>
          <addressOffset>0x48c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event6_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P12_PUB_EVENT7</name>
          <displayName>REG_P12_PUB_EVENT7</displayName>
          <description>reg description:</description>
          <addressOffset>0x490</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri12_pub_event7_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_TASK0</name>
          <displayName>REG_P13_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x4a0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_TASK1</name>
          <displayName>REG_P13_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4a4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_TASK2</name>
          <displayName>REG_P13_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x4a8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_task2</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_TASK3</name>
          <displayName>REG_P13_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x4ac</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_task3</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_SUB_TASK0</name>
          <displayName>REG_P13_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x4b0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_SUB_TASK1</name>
          <displayName>REG_P13_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4b4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_SUB_TASK2</name>
          <displayName>REG_P13_SUB_TASK2</displayName>
          <description>reg description:</description>
          <addressOffset>0x4b8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_sub_task2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P13_SUB_TASK3</name>
          <displayName>REG_P13_SUB_TASK3</displayName>
          <description>reg description:</description>
          <addressOffset>0x4bc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri13_sub_task3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_TASK0</name>
          <displayName>REG_P14_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_task0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_SUB_TASK0</name>
          <displayName>REG_P14_SUB_TASK0</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_sub_task0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_TASK1</name>
          <displayName>REG_P14_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_task1</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_SUB_TASK1</name>
          <displayName>REG_P14_SUB_TASK1</displayName>
          <description>reg description:</description>
          <addressOffset>0x4cc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_sub_task1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_EVENT</name>
          <displayName>REG_P14_EVENT</displayName>
          <description>reg description:</description>
          <addressOffset>0x4f0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_event0</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_P14_PUB_EVENT0</name>
          <displayName>REG_P14_PUB_EVENT0</displayName>
          <description>reg description:</description>
          <addressOffset>0x4f4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>peri14_pub_event0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ptec</name>
      <description>ptec-register</description>
      <groupName>ptec</groupName>
      <baseAddress>0x40019000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>REG_TASKS_CHG0_EN</name>
          <displayName>REG_TASKS_CHG0_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg0_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG1_EN</name>
          <displayName>REG_TASKS_CHG1_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg1_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG2_EN</name>
          <displayName>REG_TASKS_CHG2_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg2_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG3_EN</name>
          <displayName>REG_TASKS_CHG3_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg3_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG0_DIS</name>
          <displayName>REG_TASKS_CHG0_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg0_dis</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG1_DIS</name>
          <displayName>REG_TASKS_CHG1_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg1_dis</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG2_DIS</name>
          <displayName>REG_TASKS_CHG2_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg2_dis</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_TASKS_CHG3_DIS</name>
          <displayName>REG_TASKS_CHG3_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>tasks_chg3_dis</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG0_EN</name>
          <displayName>REG_SUB_TASKS_CHG0_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg0_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG1_EN</name>
          <displayName>REG_SUB_TASKS_CHG1_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg1_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG2_EN</name>
          <displayName>REG_SUB_TASKS_CHG2_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg2_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG3_EN</name>
          <displayName>REG_SUB_TASKS_CHG3_EN</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg3_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG0_DIS</name>
          <displayName>REG_SUB_TASKS_CHG0_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg0_dis_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG1_DIS</name>
          <displayName>REG_SUB_TASKS_CHG1_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg1_dis_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG2_DIS</name>
          <displayName>REG_SUB_TASKS_CHG2_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x38</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg2_dis_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_SUB_TASKS_CHG3_DIS</name>
          <displayName>REG_SUB_TASKS_CHG3_DIS</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>sub_tasks_chg3_dis_chidx</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHEN</name>
          <displayName>REG_CHEN</displayName>
          <description>reg description:</description>
          <addressOffset>0x100</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chen</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHEN_set</name>
          <displayName>REG_CHEN_set</displayName>
          <description>reg description:</description>
          <addressOffset>0x104</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chen_set</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHEN_clr</name>
          <displayName>REG_CHEN_clr</displayName>
          <description>reg description:</description>
          <addressOffset>0x108</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chen_clr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHG0_MAP</name>
          <displayName>REG_CHG0_MAP</displayName>
          <description>reg description:</description>
          <addressOffset>0x200</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chg0_map</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHG1_MAP</name>
          <displayName>REG_CHG1_MAP</displayName>
          <description>reg description:</description>
          <addressOffset>0x204</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chg1_map</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHG2_MAP</name>
          <displayName>REG_CHG2_MAP</displayName>
          <description>reg description:</description>
          <addressOffset>0x208</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chg2_map</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>REG_CHG3_MAP</name>
          <displayName>REG_CHG3_MAP</displayName>
          <description>reg description:</description>
          <addressOffset>0x20c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>chg3_map</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>ingasdm</name>
      <description>ingasdm-register</description>
      <groupName>ingasdm</groupName>
      <baseAddress>0x4001a000</baseAddress>
      <addressBlock>
        <offset>0X00</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ASDM_CTRL_ADDR</name>
          <displayName>ASDM_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x0</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_dig_en</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_dig_l_en</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_posedge_sample</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_hpf_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_hpf_fb_dis</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_l_inv</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_dmic_sel</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_downsample_sel</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_SR_ADDR</name>
          <displayName>ASDM_SR_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x4</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_sr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_CLR_ADDR</name>
          <displayName>ASDM_CLR_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x8</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_clr</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_MUTE_CTRL_ADDR</name>
          <displayName>ASDM_MUTE_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0xc</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_mute_l</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_fadedis_l</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_vol_step</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>asdm_volzero_flag_l</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_VOL_CTRL_ADDR</name>
          <displayName>ASDM_VOL_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x10</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_vol_l</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>14</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_DOUT_ADDR</name>
          <displayName>ASDM_DOUT_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x14</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_dout</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_HPF_COEF_ADDR</name>
          <displayName>ASDM_HPF_COEF_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x18</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_hpf_coef</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_RX_ERROR_CTRL_ADDR</name>
          <displayName>ASDM_RX_ERROR_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x1c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_error_flg</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_error_flg_clr</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_AGC_CTRL0_ADDR</name>
          <displayName>ASDM_AGC_CTRL0_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x20</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_agc_sel</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_max_level</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_AGC_CTRL1_ADDR</name>
          <displayName>ASDM_AGC_CTRL1_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x24</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_frame_time</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_AGC_CTRL2_ADDR</name>
          <displayName>ASDM_AGC_CTRL2_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x28</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_noise_th</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>asdm_noise_mode</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_noise_gt_en</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_noise_gt_mode</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>asdm_noise_hold</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_AGC_ST_ADDR</name>
          <displayName>ASDM_AGC_ST_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x2c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>asdm_agc_mute</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_ANA_CTRL0_ADDR</name>
          <displayName>ASDM_ANA_CTRL0_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x30</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ASDM_L_DEM</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ASDM_L_IBSEL_BUF</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ASDM_L_IBSEL_CMP</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ASDM_L_IBSEL_OTA1</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ASDM_L_IBSEL_OTA2</name>
              <description>reg description:</description>
              <bitOffset>10</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>ASDM_L_PD</name>
              <description>reg description:</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ASDM_PGA_EN_IBIAS_ADDR</name>
          <displayName>ASDM_PGA_EN_IBIAS_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x34</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>ASDM_PGA_EN_IBIAS</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PGA_L_CTRL_ADDR</name>
          <displayName>PGA_L_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x3c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PGA_L_GAINBOOST_SEL</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>PGA_L_IBIAS_SEL</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>PGA_L_MUTE</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGA_L_MODE</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGA_L_PD</name>
              <description>reg description:</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGA_L_RINSHORT_MIC</name>
              <description>reg description:</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGA_L_HPM</name>
              <description>reg description:</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>PGA_L_VOL_CTRL_ADDR</name>
          <displayName>PGA_L_VOL_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x40</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>PGA_L_VOL_MIC</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>MICBIAS_CTRL_ADDR</name>
          <displayName>MICBIAS_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x44</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>MICBIAS_EN</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MICBIAS_BIAS_SEL</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>MICBIAS_VSEL</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>CKGT_CTRL_ADDR</name>
          <displayName>CKGT_CTRL_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x48</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>vld_asdm_ana_clk</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_asdm_ana_clk_n</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_scan_clk</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk_div_p</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk_odd</name>
              <description>reg description:</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_clk_out_tmp</name>
              <description>reg description:</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>vld_u_asdm_clkdiv_scan_clk</name>
              <description>reg description:</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>FIFO_ADDR</name>
          <displayName>FIFO_ADDR</displayName>
          <description>reg description:</description>
          <addressOffset>0x4c</addressOffset>
          <size>0x20</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <fields>
            <field>
              <name>fifo_full</name>
              <description>reg description:</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_empty</name>
              <description>reg description:</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_clear</name>
              <description>reg description:</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fifo_en</name>
              <description>reg description:</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>
