WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500049 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000049 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250050 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250050 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8616971 heartbeat IPC: 2.765 cumulative IPC: 2.112 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 14475709 heartbeat IPC: 1.707 cumulative IPC: 1.824 (Simulation time: 00 hr 01 min 28 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_957.champsimtrace.xz")
Heartbeat CPU 0 instructions: 50000001 cycles: 20992470 heartbeat IPC: 1.535 cumulative IPC: 1.696 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 27203106 heartbeat IPC: 1.61 cumulative IPC: 1.67 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 32261965 heartbeat IPC: 1.977 cumulative IPC: 1.73 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 38097932 heartbeat IPC: 1.714 cumulative IPC: 1.727 (Simulation time: 00 hr 03 min 29 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_957.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000000 cycles: 44611184 heartbeat IPC: 1.535 cumulative IPC: 1.694 (Simulation time: 00 hr 04 min 01 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 50825014 heartbeat IPC: 1.609 cumulative IPC: 1.683 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 55887712 heartbeat IPC: 1.975 cumulative IPC: 1.712 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 61720125 heartbeat IPC: 1.715 cumulative IPC: 1.713 (Simulation time: 00 hr 05 min 30 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_957.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 58584048 cumulative IPC: 1.707 (Simulation time: 00 hr 05 min 46 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 58584048 cumulative IPC: 1.707 (Simulation time: 00 hr 05 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_957.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.707 instructions: 100000001 cycles: 58584048
CPU 0 Branch Prediction Accuracy: 88.51% MPKI: 23.81 Average ROB Occupancy at Mispredict: 23.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.25
BRANCH_CONDITIONAL: 17.6
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0.00038
BRANCH_RETURN: 6e-05

LLC TOTAL        ACCESS:     460546 HIT:     207903 MISS:     252643
LLC LOAD         ACCESS:     110299 HIT:      32731 MISS:      77568
LLC RFO          ACCESS:     175276 HIT:        286 MISS:     174990
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     174870 HIT:     174870 MISS:          0
LLC TRANSLATION  ACCESS:        101 HIT:         16 MISS:         85
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 329 cycles
cpu0_DTLB TOTAL        ACCESS:   18080160 HIT:   18054178 MISS:      25982
cpu0_DTLB LOAD         ACCESS:   18080160 HIT:   18054178 MISS:      25982
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.585 cycles
cpu0_ITLB TOTAL        ACCESS:       9135 HIT:       8599 MISS:        536
cpu0_ITLB LOAD         ACCESS:       9135 HIT:       8599 MISS:        536
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.312 cycles
cpu0_L1D TOTAL        ACCESS:   20282692 HIT:   15517902 MISS:    4764790
cpu0_L1D LOAD         ACCESS:   11000781 HIT:   10546066 MISS:     454715
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9279157 HIT:    4969265 MISS:    4309892
cpu0_L1D TRANSLATION  ACCESS:       2754 HIT:       2571 MISS:        183
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.5 cycles
cpu0_L1I TOTAL        ACCESS:      10358 HIT:       9540 MISS:        818
cpu0_L1I LOAD         ACCESS:      10358 HIT:       9540 MISS:        818
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 66.9 cycles
cpu0_L2C TOTAL        ACCESS:     508897 HIT:     223221 MISS:     285676
cpu0_L2C LOAD         ACCESS:     157203 HIT:      46904 MISS:     110299
cpu0_L2C RFO          ACCESS:     175939 HIT:        663 MISS:     175276
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     175572 HIT:     175572 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        183 HIT:         82 MISS:        101
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 311.8 cycles
cpu0_STLB TOTAL        ACCESS:       5903 HIT:       3153 MISS:       2750
cpu0_STLB LOAD         ACCESS:       5903 HIT:       3153 MISS:       2750
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 99.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      92145
  ROW_BUFFER_MISS:     160497
 AVG DBUS CONGESTED CYCLE: 3.957
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      48268
  FULL:     125880
