---
title: "IAMROOT 18차 스터디 7차"
date: 2021-07-10 15:23:00
categories: linux kernel iamroot
---

# ARM System Developer’s Guide

## 1장 ARM Embedded Systems
### CISC vs RISC
* 명령서 사이즈
```
 CISC : nByte 가변크기
 RISC : 2, 4, 8byte 고정크기
```
* BUS - 7page
```
	AHB -> AXI
	APB -> ?
```

* Memory remapping - 14page

## 2장 ARM Processor Fundamentals
 * ![ARM core dataflow model](/assets/img/21/07/ARM core dataflow model.png)
 * ALU (arithmetic logic unit) 
 * MAC (multiply-accumulate unit)
 * Registers
 	R0 ~ R12, R13(sp), R14(lr), R15(pc)
 	cpsr, spsr(the current and saved program status registers)
 
 * Current Program Status Register
 ![cpsr](/assets/img/21/07/cpsr.png)
 * Banked Registers - 24page
  ![Banked Registers](/assets/img/21/07/Banked Registers.png)
 * [ARM Register와 Context]
 * [ARMv8 Registers]
 * [AArch64 special registers]
 * [AArch64 Processor state]
 * Condition Flags
  ![Condition Flags](/assets/img/21/07/Condition Flags.png)
 * Condition mnemonics
 ![Condition mnemonics](/assets/img/21/07/Condition mnemonics.png)

 * PIPELINE
 ![PIPELINE](/assets/img/21/07/Pipelined instruction sequence.png)

 * Core Extensions
 * Coprocessors

## 3장 Introduction to the ARM Instruction Set
 * ARM instruction set
 ![ARM instruction set 1](/assets/img/21/07/ARM instruction set 1.png)
 ![ARM instruction set 2](/assets/img/21/07/ARM instruction set 2.png)

 * Move Instructions
  ```
  MOV	Rd, N
  MVN	Rd, N
  ```
 * Barrel shifter
 ![Barrel shifter and ALU](/assets/img/21/07/Barrel shifter and ALU.png)

 * Barrel shifter operations
 ![Barrel shifter operations](/assets/img/21/07/Barrel shifter operations.png)

 * Arithmetic Instructions
 * Comparison Instructions
 ```
 CMN	ﬂags set as a result of Rn + N
 CMP	ﬂags set as a result of Rn − N
 TEQ	ﬂags set as a result of Rn ∧ N
 TST	ﬂags set as a result of Rn & N
 ```

 * Multiply Instructions

 ```
 MLA
 MUL
 
 SMLAL
 SMULL
 UMLAL
 UMULL
 ```

 * Branch Instructions
 ```
	B	branch			pc = label
	BL	branch with link	B + lr = address of the next instruction after the BL
	BX	branch exchange		pc = Rm & 0xfffffffe, T = Rm & 1
	BXL	branch exchange with link	BX + lr = address of the next instruction after the BLX
 ```

 * Load-Store Instructions
 ```
 LDR
 STR
 LDRB
 STRB
 ```

# ARM64 linux 5.10 kernel 분석
## head.S 분석

* head.S 파일 들어가기

```vim
:ts head.S
```

* 커널에서의 링크 스크립트: vmlix.lds.S는?

* .section 문법 
 [GAS section문법]

 - "ax"의 의미
 ```
 what does the "aw" flag mean? It means that the section is allocatable (i.e. it's loaded to the memory at runtime) and writable (and readable, of course).
 ```

 ```
 The .section directive instructs the assembler to assemble a new code or data section.

 Flags provide information about the section. Available section flags include the following:

    a specifies that the section is allocatable.
    x specifies that the section is executable.
    w specifies that the section is writable.
    S specifies that the section contains null-terminated strings.
 ```

 * head.S


 ```S
  72 #ifdef CONFIG_EFI
  73         /*
  74          * This add instruction has no meaningful effect except that
  75          * its opcode forms the magic "MZ" signature required by UEFI.
  76          */
  77         add     x13, x18, #0x16
  78         b       primary_entry
  79 #else
  80         b       primary_entry                   // branch to kernel start, magic
  81         .long   0                               // reserved
  82 #endif
  83         .quad   0                               // Image load offset from start of RAM, little-endian
  84         le64sym _kernel_size_le                 // Effective size of kernel image, little-endian
  85         le64sym _kernel_flags_le                // Informative flags, little-endian
  86         .quad   0                               // reserved
  87         .quad   0                               // reserved
  88         .quad   0                               // reserved
  89         .ascii  ARM64_IMAGE_MAGIC               // Magic number "ARM\x64"
  90 #ifdef CONFIG_EFI
  91         .long   pe_header - _head               // Offset to the PE header.

 ```

 ```sh
$ aarch64-linux-gnu-objdump --start-address=0xffff800010000000 --stop-address=0xffff800010000040 -d vmlinux

vmlinux:     file format elf64-littleaarch64


Disassembly of section .head.text:

ffff800010000000 <_text>:
ffff800010000000:	91005a4d 	add	x13, x18, #0x16
ffff800010000004:	14563fff 	b	ffff800011590000 <primary_entry>
	...
ffff800010000010:	01ea0000 	.word	0x01ea0000
ffff800010000014:	00000000 	.word	0x00000000
ffff800010000018:	0000000a 	.word	0x0000000a
	...
ffff800010000038:	644d5241 	.word	0x644d5241	# "ARM\x64"
ffff80001000003c:	00000040 	.word	0x00000040
 ```

 ```sh
 $ aarch64-linux-gnu-objdump --start-address=0xffff800010000000 --stop-address=0xffff800010000050 -s vmlinux

vmlinux:     file format elf64-littleaarch64

Contents of section .head.text:
 ffff800010000000 4d5a0091 ff3f5614 00000000 00000000  MZ...?V.........
 ffff800010000010 0000ea01 00000000 0a000000 00000000  ................
 ffff800010000020 00000000 00000000 00000000 00000000  ................
 ffff800010000030 00000000 00000000 41524d64 40000000  ........ARMd@...
 ffff800010000040 50450000 64aa0200 00000000 00000000  PE..d...........
 ```

 * [GAS align]


[ARM Register와 Context]:	http://recipes.egloos.com/4986854
[AArch64 Processor state]:	https://developer.arm.com/documentation/den0024/a/ARMv8-Registers/Processor-state
[AArch64 special registers]:	https://developer.arm.com/documentation/den0024/a/ARMv8-Registers/AArch64-special-registers
[ARMv8 Registers]: https://developer.arm.com/documentation/den0024/a/ARMv8-Registers
[GAS section문법]: https://sourceware.org/binutils/docs/as/Section.html
[GAS align]:	https://sourceware.org/binutils/docs/as/Align.html
