{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637119358684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637119358695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 19:22:38 2021 " "Processing started: Tue Nov 16 19:22:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637119358695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119358695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_top -c lab5_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_top -c lab5_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119358695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637119359392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637119359393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpen211 old/lab5 good version/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../../CPEN211 old/lab5 good version/shifter.v" "" { Text "D:/CPEN211 old/lab5 good version/shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637119379024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file /cpen211 old/lab5 good version/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379025 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec " "Found entity 2: dec" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379025 ""} { "Info" "ISGN_ENTITY_NAME" "3 register " "Found entity 3: register" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379025 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_flip_flop " "Found entity 4: d_flip_flop" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/lab5_top.v 4 4 " "Found 4 design units, including 4 entities, in source file /cpen211 old/lab5 good version/lab5_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_top " "Found entity 1: lab5_top" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379029 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379029 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379029 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/lab5_autograder_check.v 4 4 " "Found 4 design units, including 4 entities, in source file /cpen211 old/lab5 good version/lab5_autograder_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_check_1 " "Found entity 1: lab5_check_1" {  } { { "../../CPEN211 old/lab5 good version/lab5_autograder_check.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_autograder_check.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379035 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab5_check_2 " "Found entity 2: lab5_check_2" {  } { { "../../CPEN211 old/lab5 good version/lab5_autograder_check.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_autograder_check.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379035 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab5_check_3 " "Found entity 3: lab5_check_3" {  } { { "../../CPEN211 old/lab5 good version/lab5_autograder_check.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_autograder_check.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379035 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab5_check_4 " "Found entity 4: lab5_check_4" {  } { { "../../CPEN211 old/lab5 good version/lab5_autograder_check.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_autograder_check.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpen211 old/lab5 good version/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../CPEN211 old/lab5 good version/datapath.v" "" { Text "D:/CPEN211 old/lab5 good version/datapath.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpen211 old/lab5 good version/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /cpen211 old/lab5 good version/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../CPEN211 old/lab5 good version/alu.v" "" { Text "D:/CPEN211 old/lab5 good version/alu.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637119379043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119379043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_top " "Elaborating entity \"lab5_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637119379092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "IN" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:DATA " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:DATA\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "DATA" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:CTRL " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:CTRL\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "CTRL" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "DP" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:REGFILE\"" {  } { { "../../CPEN211 old/lab5 good version/datapath.v" "REGFILE" { Text "D:/CPEN211 old/lab5 good version/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379111 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(28) " "Verilog HDL Case Statement information at regfile.v(28): all case item expressions in this case statement are onehot" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637119379125 "|lab5_top|datapath:DP|regfile:REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec datapath:DP\|regfile:REGFILE\|dec:writenum_dec " "Elaborating entity \"dec\" for hierarchy \"datapath:DP\|regfile:REGFILE\|dec:writenum_dec\"" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "writenum_dec" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(64) " "Verilog HDL assignment warning at regfile.v(64): truncated value with size 32 to match size of target (8)" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637119379127 "|lab5_top|datapath:DP|regfile:REGFILE|dec:writenum_dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:DP\|regfile:REGFILE\|register:r0 " "Elaborating entity \"register\" for hierarchy \"datapath:DP\|regfile:REGFILE\|register:r0\"" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "r0" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:DP\|regfile:REGFILE\|register:r0\|d_flip_flop:ff " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:DP\|regfile:REGFILE\|register:r0\|d_flip_flop:ff\"" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "ff" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:DP\|shifter:U1_shift " "Elaborating entity \"shifter\" for hierarchy \"datapath:DP\|shifter:U1_shift\"" {  } { { "../../CPEN211 old/lab5 good version/datapath.v" "U1_shift" { Text "D:/CPEN211 old/lab5 good version/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:U2_alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:U2_alu\"" {  } { { "../../CPEN211 old/lab5 good version/datapath.v" "U2_alu" { Text "D:/CPEN211 old/lab5 good version/datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379153 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../CPEN211 old/lab5 good version/alu.v" "" { Text "D:/CPEN211 old/lab5 good version/alu.v" 47 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1637119379154 "|lab5_top|datapath:DP|ALU:U2_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:DP\|register:status " "Elaborating entity \"register\" for hierarchy \"datapath:DP\|register:status\"" {  } { { "../../CPEN211 old/lab5 good version/datapath.v" "status" { Text "D:/CPEN211 old/lab5 good version/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop datapath:DP\|register:status\|d_flip_flop:ff " "Elaborating entity \"d_flip_flop\" for hierarchy \"datapath:DP\|register:status\|d_flip_flop:ff\"" {  } { { "../../CPEN211 old/lab5 good version/regfile.v" "ff" { Text "D:/CPEN211 old/lab5 good version/regfile.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "H0" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119379160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637119380407 "|lab5_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637119380407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637119380534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPEN211/lab5/output_files/lab5_top.map.smsg " "Generated suppressed messages file D:/CPEN211/lab5/output_files/lab5_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119381059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637119381380 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637119381380 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637119381475 "|lab5_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637119381475 "|lab5_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../CPEN211 old/lab5 good version/lab5_top.v" "" { Text "D:/CPEN211 old/lab5 good version/lab5_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637119381475 "|lab5_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637119381475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "451 " "Implemented 451 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637119381479 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637119381479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637119381479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637119381479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637119381552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 19:23:01 2021 " "Processing ended: Tue Nov 16 19:23:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637119381552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637119381552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637119381552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637119381552 ""}
