# SystemVerilog Playground
- This repository holds various instructions for different basic modules in SystemVerilog

### List of projects:
- [16-Bit Priority Encoder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/16-Bit_Priority_encoder)
- [32-Bit Barrel Shifter]()
- [32-Bit BCD Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_BCD_adder)
- [32-Bit Prefix Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_Prefix_Adder)
- [32-Bit Ripple Carry Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_RCA)
- [4-Bit Multiplier](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/4-Bit_Multiplier)
- [5:32 Decoder]()
- [8-Bit ALU]()
- [8-Bit Comparator]()
- [8-Bit Hex Decoder]()
- [Mod-N Counter]()
- [N-Bit ALU](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/N-Bit_ALU)
- [N-Bit Up/Down Counter]()
- [Reduce 1s FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/reduce_1s)
- [Sequence Detector (01/10)](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/sequence_detect_01_10)
- [Shift Register PISO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/shift_register_PISO)
- [Shift Register SIPO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/shift_register_SIPO)
- [Shift Register SISO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/shift_register_SISO)
- [Traffic Light FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/traffic_light)
- [Vending Machine FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/vending_machine)
