{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3134, "design__instance__area": 73978.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 5, "power__internal__total": 0.13354435563087463, "power__switching__total": 0.1013694629073143, "power__leakage__total": 6.954409172976739e-07, "power__total": 0.23491452634334564, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5487873644181727, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5670152285965926, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5512048751226658, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.0364759344164596, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.551205, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.036476, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7850557093276167, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8167666774099251, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.37811355117167944, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.740476589892152, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -352.666755558526, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.740476589892152, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.247703, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.740477, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 145, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 4, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4433460113404844, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.455195977128961, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2429913006251999, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.482386144682715, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.242991, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.381435, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 6, "clock__skew__worst_hold": -0.4400341604532108, "clock__skew__worst_setup": 0.45041258109207977, "timing__hold__ws": 0.24182379005948465, "timing__setup__ws": -5.346227611935742, "timing__hold__tns": 0, "timing__setup__tns": -407.24533520354106, "timing__hold__wns": 0, "timing__setup__wns": -5.346227611935742, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.241824, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 438, "timing__setup_r2r__ws": -5.346228, "timing__setup_r2r_vio__count": 438, "design__die__bbox": "0.0 0.0 321.195 339.115", "design__core__bbox": "6.72 15.68 314.16 321.44", "design__instance__count__total": 4887, "design__instance__count__welltap": 602, "design__instance__count__diode": 0, "design__instance__count__fill": 1106, "design__instance__count__decap": 647, "design__instance__count__buffer": 474, "design__instance__count__inverter": 177, "design__instance__count__memory_cell": 0, "design__instance__count__clock_gate": 0, "design__io": 106, "design__die__area": 108922, "design__core__area": 94002.9, "design__instance__count__stdcell": 3134, "design__instance__area__stdcell": 73978.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.786979, "design__instance__utilization__stdcell": 0.786979, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 16165070, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 117308, "design__violations": 0, "design__instance__count__setup_buffer": 119, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2381, "route__net__special": 2, "route__drc_errors__iter:1": 852, "route__wirelength__iter:1": 129537, "route__drc_errors__iter:2": 247, "route__wirelength__iter:2": 128581, "route__drc_errors__iter:3": 265, "route__wirelength__iter:3": 128144, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 127958, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 127956, "route__drc_errors": 0, "route__wirelength": 127956, "route__vias": 17239, "route__vias__singlecut": 17239, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 622.62, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:nom_tt_025C_5v00": 2.35, "timing__unannotated_net_filtered__percent__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:nom_ss_125C_4v50": 2.35, "timing__unannotated_net_filtered__percent__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:nom_ff_n40C_5v50": 2.35, "timing__unannotated_net_filtered__percent__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.544003524292069, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5598680566511298, "timing__hold__ws__corner:min_tt_025C_5v00": 0.549315608548229, "timing__setup__ws__corner:min_tt_025C_5v00": 2.311304102418521, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.549316, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.311304, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:min_tt_025C_5v00": 2.35, "timing__unannotated_net_filtered__percent__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 7, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 4, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7768179652742212, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8042564619700309, "timing__hold__ws__corner:min_ss_125C_4v50": 0.42825588731857706, "timing__setup__ws__corner:min_ss_125C_4v50": -4.2399516209201105, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -307.8388973086972, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.2399516209201105, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.244654, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 145, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.239952, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 145, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:min_ss_125C_4v50": 2.35, "timing__unannotated_net_filtered__percent__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4400341604532108, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.45041258109207977, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.24182379005948465, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.611262613382918, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.241824, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.574635, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:min_ff_n40C_5v50": 2.35, "timing__unannotated_net_filtered__percent__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 4, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 6, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5544204141598292, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5755426298453048, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5534091119780966, "timing__setup__ws__corner:max_tt_025C_5v00": 1.704839873083741, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.553409, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.70484, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 56, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__percent__corner:max_tt_025C_5v00": 2.35, "timing__unannotated_net_filtered__percent__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 7, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 4, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 6, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7948096850086248, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8316771950969442, "timing__hold__ws__corner:max_ss_125C_4v50": 0.3199627320324554, "timing__setup__ws__corner:max_ss_125C_4v50": -5.346227611935742, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -407.24533520354106, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.346227611935742, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.251382, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 148, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.346228, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 148, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__percent__corner:max_ss_125C_4v50": 2.35, "timing__unannotated_net_filtered__percent__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 4, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4471659558093476, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4608148160155005, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2443382232367687, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.326506386724663, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.244338, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.150273, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 56, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__percent__corner:max_ff_n40C_5v50": 2.35, "timing__unannotated_net_filtered__percent__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 56, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99387, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99734, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00613359, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00479032, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00248519, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00479032, "ir__voltage__worst": 4.99, "ir__drop__avg": 0.00266, "ir__drop__worst": 0.00613, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}