

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sat Nov 19 15:17:05 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-reduced-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10486|    10486|  0.105 ms|  0.105 ms|  10486|  10486|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82                      |compute_Pipeline_VITIS_LOOP_134_1                     |       18|       18|   0.180 us|   0.180 us|    18|    18|       no|
        |grp_compute_Pipeline_VITIS_LOOP_156_5_fu_90                      |compute_Pipeline_VITIS_LOOP_156_5                     |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_98     |compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3    |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110                     |compute_Pipeline_VITIS_LOOP_150_4                     |       38|       38|   0.380 us|   0.380 us|    38|    38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_120    |compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_132    |compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
        |grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_144  |compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11  |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_compute_Pipeline_VITIS_LOOP_190_12_fu_156                    |compute_Pipeline_VITIS_LOOP_190_12                    |       38|       38|   0.380 us|   0.380 us|    38|    38|       no|
        |grp_compute_Pipeline_VITIS_LOOP_199_13_fu_165                    |compute_Pipeline_VITIS_LOOP_199_13                    |       39|       39|   0.390 us|   0.390 us|    39|    39|       no|
        |grp_compute_Pipeline_VITIS_LOOP_210_14_fu_173                    |compute_Pipeline_VITIS_LOOP_210_14                    |       37|       37|   0.370 us|   0.370 us|    37|    37|       no|
        |grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181                    |compute_Pipeline_VITIS_LOOP_216_15                    |       19|       19|   0.190 us|   0.190 us|    19|    19|       no|
        |grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_195  |compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17  |     2054|     2054|  20.540 us|  20.540 us|  2054|  2054|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0"   --->   Operation 29 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 30 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 31 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 31 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_210_14, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.23>
ST_18 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_210_14, i16 %reg_file_5_1, i16 %reg_file_5_0"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0"   --->   Operation 46 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [2/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 47 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 19 <SV = 18> <Delay = 1.23>
ST_19 : Operation 48 [1/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 48 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_216_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_216_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [center-reduced-max-throughput/src/correlation.cpp:231]   --->   Operation 63 'ret' 'ret_ln231' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ reg_file_5_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
reg_file_0_0_addr (getelementptr) [ 00000100000000000000000]
reg_file_0_0_load (load         ) [ 00000011111111100000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
reg_file_1_0_addr (getelementptr) [ 00000000000000000001000]
reg_file_1_0_load (load         ) [ 00000000000000000000100]
call_ln0          (call         ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
specmemcore_ln0   (specmemcore  ) [ 00000000000000000000000]
call_ln0          (call         ) [ 00000000000000000000000]
ret_ln231         (ret          ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_5_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_5_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_134_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_156_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_150_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_190_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_199_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_210_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_216_15"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="reg_file_0_0_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="11" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_0_0_load/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="reg_file_1_0_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr/18 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_1_0_load/18 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="16" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_156_5_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="0" index="3" bw="16" slack="0"/>
<pin id="103" dir="0" index="4" bw="16" slack="0"/>
<pin id="104" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="16" slack="0"/>
<pin id="114" dir="0" index="3" bw="16" slack="0"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="0" index="3" bw="16" slack="0"/>
<pin id="125" dir="0" index="4" bw="16" slack="0"/>
<pin id="126" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="16" slack="0"/>
<pin id="137" dir="0" index="4" bw="16" slack="0"/>
<pin id="138" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="0" index="2" bw="16" slack="0"/>
<pin id="148" dir="0" index="3" bw="16" slack="0"/>
<pin id="149" dir="0" index="4" bw="16" slack="0"/>
<pin id="150" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_190_12_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="0" index="3" bw="16" slack="8"/>
<pin id="161" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_199_13_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="16" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/15 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_210_14_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="16" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="16" slack="0"/>
<pin id="185" dir="0" index="3" bw="16" slack="0"/>
<pin id="186" dir="0" index="4" bw="16" slack="0"/>
<pin id="187" dir="0" index="5" bw="16" slack="0"/>
<pin id="188" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="0" index="3" bw="16" slack="0"/>
<pin id="200" dir="0" index="4" bw="16" slack="0"/>
<pin id="201" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_file_0_0_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="1"/>
<pin id="209" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_addr "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_file_0_0_load_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_load "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_file_1_0_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="1"/>
<pin id="220" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_addr "/>
</bind>
</comp>

<comp id="223" class="1005" name="reg_file_1_0_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="62" pin="3"/><net_sink comp="110" pin=3"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="181" pin=4"/></net>

<net id="194"><net_src comp="76" pin="3"/><net_sink comp="181" pin=5"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="210"><net_src comp="54" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="215"><net_src comp="62" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="221"><net_src comp="68" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="226"><net_src comp="76" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="181" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_2_0 | {7 8 21 22 }
	Port: reg_file_2_1 | {7 8 21 22 }
	Port: reg_file_4_0 | {1 2 3 4 5 6 }
	Port: reg_file_4_1 | {1 2 3 4 5 6 }
	Port: reg_file_5_0 | {1 2 11 12 13 14 15 16 17 18 }
	Port: reg_file_5_1 | {1 2 11 12 13 14 15 16 17 18 }
	Port: reg_file_6_0 | {9 10 19 20 }
	Port: reg_file_6_1 | {9 10 19 20 }
 - Input state : 
	Port: compute : reg_file_0_0 | {4 5 }
	Port: compute : reg_file_1_0 | {18 19 }
	Port: compute : reg_file_2_0 | {3 4 7 8 9 10 21 22 }
	Port: compute : reg_file_2_1 | {3 4 7 8 9 10 21 22 }
	Port: compute : reg_file_4_0 | {3 4 5 6 7 8 }
	Port: compute : reg_file_4_1 | {3 4 5 6 7 8 }
	Port: compute : reg_file_5_0 | {11 12 13 14 15 16 17 18 19 20 }
	Port: compute : reg_file_5_1 | {11 12 13 14 15 16 17 18 19 20 }
	Port: compute : reg_file_6_0 | {11 12 21 22 }
	Port: compute : reg_file_6_1 | {11 12 21 22 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		reg_file_0_0_load : 1
	State 5
		call_ln0 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		reg_file_1_0_load : 1
	State 19
		call_ln0 : 1
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82           |    0    |    0    |    7    |    14   |
|          |           grp_compute_Pipeline_VITIS_LOOP_156_5_fu_90           |    0    |    0    |    7    |    14   |
|          |   grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_98  |    4    |  3.416  |   323   |   371   |
|          |           grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110          |    0    |  1.708  |    78   |    50   |
|          |  grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_120  |    4    |  3.416  |   361   |   403   |
|   call   |  grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_132  |    4    |  3.416  |   287   |   250   |
|          | grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_144 |    4    |  3.416  |   323   |   371   |
|          |          grp_compute_Pipeline_VITIS_LOOP_190_12_fu_156          |    0    |  1.708  |    78   |    50   |
|          |          grp_compute_Pipeline_VITIS_LOOP_199_13_fu_165          |    0    |  0.854  |    94   |    32   |
|          |          grp_compute_Pipeline_VITIS_LOOP_210_14_fu_173          |    0    |  0.854  |   130   |   126   |
|          |          grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181          |    8    |  3.416  |   516   |   222   |
|          | grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_195 |    0    |  3.416  |   135   |   145   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    24   |  25.62  |   2339  |   2048  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|reg_file_0_0_addr_reg_207|   11   |
|reg_file_0_0_load_reg_212|   16   |
|reg_file_1_0_addr_reg_218|   11   |
|reg_file_1_0_load_reg_223|   16   |
+-------------------------+--------+
|          Total          |   54   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_62               |  p0  |   2  |  11  |   22   ||    9    |
|                grp_access_fu_76               |  p0  |   2  |  11  |   22   ||    9    |
|  grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110 |  p3  |   2  |  16  |   32   ||    9    |
| grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181 |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   108  ||  1.708  ||    36   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |   25   |  2339  |  2048  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   54   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |   27   |  2393  |  2084  |
+-----------+--------+--------+--------+--------+
