{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 16:16:46 2018 " "Info: Processing started: Thu Dec 20 16:16:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bit4_subtracters -c bit4_subtracters --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bit4_subtracters -c bit4_subtracters --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] diff\[3\] 13.420 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"diff\[3\]\" is 13.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns b\[0\] 1 PIN PIN_AE8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE8; Fanout = 3; PIN Node = 'b\[0\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.692 ns) + CELL(0.420 ns) 6.972 ns full_sub:u2\|bo_out 2 COMB LCCOMB_X20_Y25_N0 2 " "Info: 2: + IC(5.692 ns) + CELL(0.420 ns) = 6.972 ns; Loc. = LCCOMB_X20_Y25_N0; Fanout = 2; COMB Node = 'full_sub:u2\|bo_out'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { b[0] full_sub:u2|bo_out } "NODE_NAME" } } { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 7.642 ns full_sub:u3\|bo_out 3 COMB LCCOMB_X20_Y25_N2 2 " "Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 7.642 ns; Loc. = LCCOMB_X20_Y25_N2; Fanout = 2; COMB Node = 'full_sub:u3\|bo_out'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { full_sub:u2|bo_out full_sub:u3|bo_out } "NODE_NAME" } } { "../full_sub/full_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/full_sub/full_sub.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 8.039 ns full_sub:u4\|half_sub:u2\|diff 4 COMB LCCOMB_X20_Y25_N14 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 8.039 ns; Loc. = LCCOMB_X20_Y25_N14; Fanout = 1; COMB Node = 'full_sub:u4\|half_sub:u2\|diff'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { full_sub:u3|bo_out full_sub:u4|half_sub:u2|diff } "NODE_NAME" } } { "../half_sub/half_sub.vhd" "" { Text "F:/study/数字电路/实验/subway/half_sub/half_sub.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.573 ns) + CELL(2.808 ns) 13.420 ns diff\[3\] 5 PIN PIN_AE9 0 " "Info: 5: + IC(2.573 ns) + CELL(2.808 ns) = 13.420 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'diff\[3\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "5.381 ns" { full_sub:u4|half_sub:u2|diff diff[3] } "NODE_NAME" } } { "bit4_subtracters.vhd" "" { Text "F:/study/数字电路/实验/subway/bit4_subtracters/bit4_subtracters.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.658 ns ( 34.71 % ) " "Info: Total cell delay = 4.658 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.762 ns ( 65.29 % ) " "Info: Total interconnect delay = 8.762 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "13.420 ns" { b[0] full_sub:u2|bo_out full_sub:u3|bo_out full_sub:u4|half_sub:u2|diff diff[3] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "13.420 ns" { b[0] {} b[0]~combout {} full_sub:u2|bo_out {} full_sub:u3|bo_out {} full_sub:u4|half_sub:u2|diff {} diff[3] {} } { 0.000ns 0.000ns 5.692ns 0.250ns 0.247ns 2.573ns } { 0.000ns 0.860ns 0.420ns 0.420ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 16:16:46 2018 " "Info: Processing ended: Thu Dec 20 16:16:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
