Fitter report for tanhcal
Mon Jul 27 20:31:30 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Jul 27 20:31:30 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; tanhcal                                         ;
; Top-level Entity Name              ; tanhcal                                         ;
; Family                             ; Cyclone IV GX                                   ;
; Device                             ; EP4CGX15BF14A7                                  ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 534 / 14,400 ( 4 % )                            ;
;     Total combinational functions  ; 532 / 14,400 ( 4 % )                            ;
;     Dedicated logic registers      ; 57 / 14,400 ( < 1 % )                           ;
; Total registers                    ; 57                                              ;
; Total pins                         ; 36 / 81 ( 44 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 128 / 552,960 ( < 1 % )                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 3 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CGX15BF14A7                        ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 125                                   ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; ready    ; Incomplete set of assignments ;
; rout[15] ; Incomplete set of assignments ;
; rout[14] ; Incomplete set of assignments ;
; rout[13] ; Incomplete set of assignments ;
; rout[12] ; Incomplete set of assignments ;
; rout[11] ; Incomplete set of assignments ;
; rout[10] ; Incomplete set of assignments ;
; rout[9]  ; Incomplete set of assignments ;
; rout[8]  ; Incomplete set of assignments ;
; rout[7]  ; Incomplete set of assignments ;
; rout[6]  ; Incomplete set of assignments ;
; rout[5]  ; Incomplete set of assignments ;
; rout[4]  ; Incomplete set of assignments ;
; rout[3]  ; Incomplete set of assignments ;
; rout[2]  ; Incomplete set of assignments ;
; rout[1]  ; Incomplete set of assignments ;
; rout[0]  ; Incomplete set of assignments ;
; start    ; Incomplete set of assignments ;
; clk      ; Incomplete set of assignments ;
; rst      ; Incomplete set of assignments ;
; x[15]    ; Incomplete set of assignments ;
; x[14]    ; Incomplete set of assignments ;
; x[13]    ; Incomplete set of assignments ;
; x[12]    ; Incomplete set of assignments ;
; x[11]    ; Incomplete set of assignments ;
; x[10]    ; Incomplete set of assignments ;
; x[9]     ; Incomplete set of assignments ;
; x[8]     ; Incomplete set of assignments ;
; x[7]     ; Incomplete set of assignments ;
; x[6]     ; Incomplete set of assignments ;
; x[5]     ; Incomplete set of assignments ;
; x[4]     ; Incomplete set of assignments ;
; x[3]     ; Incomplete set of assignments ;
; x[2]     ; Incomplete set of assignments ;
; x[1]     ; Incomplete set of assignments ;
; x[0]     ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 691 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 691 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 681     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.0sp1/myca6/output_files/tanhcal.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 534 / 14,400 ( 4 % )    ;
;     -- Combinational with no register       ; 477                     ;
;     -- Register only                        ; 2                       ;
;     -- Combinational with a register        ; 55                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 153                     ;
;     -- 3 input functions                    ; 330                     ;
;     -- <=2 input functions                  ; 49                      ;
;     -- Register only                        ; 2                       ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 355                     ;
;     -- arithmetic mode                      ; 177                     ;
;                                             ;                         ;
; Total registers*                            ; 57 / 14,733 ( < 1 % )   ;
;     -- Dedicated logic registers            ; 57 / 14,400 ( < 1 % )   ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 40 / 900 ( 4 % )        ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 36 / 81 ( 44 % )        ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )          ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )          ;
;                                             ;                         ;
; Global signals                              ; 4                       ;
; M9Ks                                        ; 1 / 60 ( 2 % )          ;
; Total block memory bits                     ; 128 / 552,960 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 552,960 ( 2 % ) ;
; PLLs                                        ; 0 / 3 ( 0 % )           ;
; Global clocks                               ; 4 / 20 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )           ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )           ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%            ;
; Peak interconnect usage (total/H/V)         ; 6% / 7% / 7%            ;
; Maximum fan-out                             ; 103                     ;
; Highest non-global fan-out                  ; 103                     ;
; Total fan-out                               ; 1970                    ;
; Average fan-out                             ; 2.91                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 534 / 14400 ( 4 % )  ; 0 / 14400 ( 0 % )              ;
;     -- Combinational with no register       ; 477                  ; 0                              ;
;     -- Register only                        ; 2                    ; 0                              ;
;     -- Combinational with a register        ; 55                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 153                  ; 0                              ;
;     -- 3 input functions                    ; 330                  ; 0                              ;
;     -- <=2 input functions                  ; 49                   ; 0                              ;
;     -- Register only                        ; 2                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 355                  ; 0                              ;
;     -- arithmetic mode                      ; 177                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 57                   ; 0                              ;
;     -- Dedicated logic registers            ; 57 / 14400 ( < 1 % ) ; 0 / 14400 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 40 / 900 ( 4 % )     ; 0 / 900 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 36                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0                    ; 0                              ;
; Total memory bits                           ; 128                  ; 0                              ;
; Total RAM block bits                        ; 9216                 ; 0                              ;
; M9K                                         ; 1 / 60 ( 1 % )       ; 0 / 60 ( 0 % )                 ;
; Clock control block                         ; 4 / 23 ( 17 % )      ; 0 / 23 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 1966                 ; 5                              ;
;     -- Registered Connections               ; 262                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 19                   ; 0                              ;
;     -- Output Ports                         ; 17                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk   ; J7    ; 3A       ; 16           ; 0            ; 14           ; 58                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; rst   ; J6    ; 3A       ; 16           ; 0            ; 21           ; 57                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; start ; M7    ; 4        ; 16           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[0]  ; J13   ; 5        ; 33           ; 15           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[10] ; L7    ; 3        ; 14           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[11] ; L5    ; 3        ; 14           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[12] ; B6    ; 8        ; 14           ; 31           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[13] ; K9    ; 4        ; 22           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[14] ; L13   ; 5        ; 33           ; 12           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[15] ; N7    ; 4        ; 16           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[1]  ; N9    ; 4        ; 20           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[2]  ; K8    ; 4        ; 22           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[3]  ; H12   ; 5        ; 33           ; 14           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[4]  ; A8    ; 8        ; 12           ; 31           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[5]  ; N8    ; 4        ; 20           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[6]  ; N6    ; 3        ; 12           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[7]  ; K13   ; 5        ; 33           ; 15           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[8]  ; L12   ; 5        ; 33           ; 12           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; x[9]  ; N4    ; 3        ; 10           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+-------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ready    ; M11   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[0]  ; A12   ; 7        ; 20           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[10] ; A7    ; 8        ; 12           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[11] ; N12   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[12] ; N11   ; 4        ; 26           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[13] ; A6    ; 8        ; 10           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[14] ; L4    ; 3        ; 8            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[15] ; M6    ; 3        ; 12           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[1]  ; K12   ; 5        ; 33           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[2]  ; H10   ; 5        ; 33           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[3]  ; C6    ; 8        ; 14           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[4]  ; G9    ; 6        ; 33           ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[5]  ; K11   ; 5        ; 33           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[6]  ; L9    ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[7]  ; M9    ; 4        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[8]  ; M4    ; 3        ; 8            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rout[9]  ; N10   ; 4        ; 26           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                            ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2                 ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1                 ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0                 ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE             ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS               ; -                        ; -                ; Dedicated Programming Pin ;
; N4       ; DIFFIO_B1p, CRC_ERROR ; Use as regular IO        ; x[9]             ; Dual Purpose Pin          ;
; N5       ; DIFFIO_B1n, NCEO      ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; M6       ; DIFFIO_B2p, INIT_DONE ; Use as regular IO        ; rout[15]         ; Dual Purpose Pin          ;
; A6       ; CLKUSR                ; Use as regular IO        ; rout[13]         ; Dual Purpose Pin          ;
; A5       ; DATA0                 ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO                  ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK                  ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG               ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                   ; -                        ; -                ; Dedicated Programming Pin ;
+----------+-----------------------+--------------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )    ; --            ; --           ; --               ;
; 3        ; 8 / 8 ( 100 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 12 / 14 ( 86 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 8 / 12 ( 67 % )  ; 2.5V          ; --           ; --               ;
; 6        ; 1 / 12 ( 8 % )   ; 2.5V          ; --           ; --               ;
; 7        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 5 / 5 ( 100 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 99         ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 98         ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 96         ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 93         ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 90         ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 89         ; 8        ; rout[13]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 87         ; 8        ; rout[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 88         ; 8        ; x[4]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 81         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 82         ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 79         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 80         ; 7        ; rout[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 73         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 97         ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 91         ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 86         ; 8        ; x[12]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 77         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 76         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 75         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 74         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 95         ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 92         ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 85         ; 8        ; rout[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 78         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 69         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 70         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 71         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 94         ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 65         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 68         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 67         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 72         ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 83         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 84         ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 66         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 63         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 64         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 62         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 61         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F12      ; 58         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 57         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 60         ; 6        ; rout[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 59         ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 55         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 52         ; 5        ; rout[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 51         ; 5        ; x[3]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H13      ; 56         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 3A       ; rst                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J7       ; 30         ; 3A       ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 53         ; 5        ; x[0]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 35         ; 4        ; x[2]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 36         ; 4        ; x[13]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 43         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 48         ; 5        ; rout[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 47         ; 5        ; rout[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ; 54         ; 5        ; x[7]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; rout[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L5       ; 27         ; 3        ; x[11]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 28         ; 3        ; x[10]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 37         ; 4        ; rout[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 44         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 50         ; 5        ; x[8]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L13      ; 49         ; 5        ; x[14]                                            ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; rout[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 25         ; 3        ; rout[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 31         ; 4        ; start                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 38         ; 4        ; rout[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 41         ; 4        ; ready                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 46         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; x[9]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 26         ; 3        ; x[6]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N7       ; 32         ; 4        ; x[15]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ; 33         ; 4        ; x[5]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 34         ; 4        ; x[1]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ; 39         ; 4        ; rout[9]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 40         ; 4        ; rout[12]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 42         ; 4        ; rout[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ; 45         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |tanhcal                                         ; 534 (0)     ; 57 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 36   ; 0            ; 477 (0)      ; 2 (0)             ; 55 (0)           ; |tanhcal                                                                                                                                       ; work         ;
;    |controll:inst|                               ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (2)             ; 4 (4)            ; |tanhcal|controll:inst                                                                                                                         ; work         ;
;    |datapath:inst6|                              ; 525 (0)     ; 51 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 474 (0)      ; 0 (0)             ; 51 (0)           ; |tanhcal|datapath:inst6                                                                                                                        ; work         ;
;       |addsubcode:inst12|                        ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 11 (11)          ; |tanhcal|datapath:inst6|addsubcode:inst12                                                                                                      ; work         ;
;       |counter:inst1|                            ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |tanhcal|datapath:inst6|counter:inst1                                                                                                          ; work         ;
;       |multi:inst11|                             ; 343 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (0)      ; 0 (0)             ; 16 (0)           ; |tanhcal|datapath:inst6|multi:inst11                                                                                                           ; work         ;
;          |lpm_mult:Mult0|                        ; 343 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (0)      ; 0 (0)             ; 16 (0)           ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0                                                                                            ; work         ;
;             |mult_1ht:auto_generated|            ; 343 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (0)      ; 0 (0)             ; 16 (0)           ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated                                                                    ; work         ;
;                |alt_mac_mult:mac_mult1|          ; 343 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (0)      ; 0 (0)             ; 16 (0)           ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1                                             ; work         ;
;                   |mac_mult_r2h1:auto_generated| ; 343 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (0)      ; 0 (0)             ; 16 (0)           ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated                ; work         ;
;                      |mult_jul:mult1|            ; 343 (343)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 327 (327)    ; 0 (0)             ; 16 (16)          ; |tanhcal|datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1 ; work         ;
;       |rgstr:inst5|                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |tanhcal|datapath:inst6|rgstr:inst5                                                                                                            ; work         ;
;       |rgstr:inst6|                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |tanhcal|datapath:inst6|rgstr:inst6                                                                                                            ; work         ;
;       |rgstr:inst7|                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |tanhcal|datapath:inst6|rgstr:inst7                                                                                                            ; work         ;
;       |rom:inst|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |tanhcal|datapath:inst6|rom:inst                                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component                                                                               ; work         ;
;             |altsyncram_ep91:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated                                                ; work         ;
;       |thim:inst2|                               ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |tanhcal|datapath:inst6|thim:inst2                                                                                                             ; work         ;
;       |tim:inst10|                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 15 (15)          ; |tanhcal|datapath:inst6|tim:inst10                                                                                                             ; work         ;
;       |tim:inst3|                                ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 3 (3)            ; |tanhcal|datapath:inst6|tim:inst3                                                                                                              ; work         ;
;       |tim:inst9|                                ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 4 (4)            ; |tanhcal|datapath:inst6|tim:inst9                                                                                                              ; work         ;
+--------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; ready    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rout[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; start    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; x[15]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; x[14]    ; Input    ; --            ; (6) 1210 ps   ; --                    ; --  ; --   ;
; x[13]    ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[12]    ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[11]    ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[10]    ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[9]     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[8]     ; Input    ; --            ; (6) 1210 ps   ; --                    ; --  ; --   ;
; x[7]     ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; x[6]     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[5]     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[4]     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[3]     ; Input    ; (6) 1210 ps   ; --            ; --                    ; --  ; --   ;
; x[2]     ; Input    ; (6) 1209 ps   ; --            ; --                    ; --  ; --   ;
; x[1]     ; Input    ; --            ; (6) 1209 ps   ; --                    ; --  ; --   ;
; x[0]     ; Input    ; --            ; (6) 1210 ps   ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                ;
+-------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------+-------------------+---------+
; start                                           ;                   ;         ;
; clk                                             ;                   ;         ;
; rst                                             ;                   ;         ;
; x[15]                                           ;                   ;         ;
; x[14]                                           ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~51 ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[14]~2  ; 1                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[14]~1     ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[14]~13  ; 1                 ; 6       ;
; x[13]                                           ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~52 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[13]~3  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[13]~11  ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[13]~5     ; 0                 ; 6       ;
; x[12]                                           ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~53 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[12]~4  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[12]~12  ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[12]~7     ; 0                 ; 6       ;
; x[11]                                           ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~54 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[11]~5  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[11]~7   ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[11]~11    ; 0                 ; 6       ;
; x[10]                                           ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~55 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[10]~6  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[10]~8   ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[10]~8     ; 0                 ; 6       ;
; x[9]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~56 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[9]~7   ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[9]~9    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[9]~12     ; 0                 ; 6       ;
; x[8]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~57 ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[8]~8   ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[8]~10   ; 1                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[8]~15     ; 1                 ; 6       ;
; x[7]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~58 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[7]~9   ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[7]~5    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[7]~17     ; 0                 ; 6       ;
; x[6]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~59 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[6]~10  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[6]~6    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[6]~18     ; 0                 ; 6       ;
; x[5]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~60 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[5]~11  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[5]~0    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[5]~21     ; 0                 ; 6       ;
; x[4]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~61 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[4]~12  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[4]~1    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[4]~23     ; 0                 ; 6       ;
; x[3]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~62 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[3]~13  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[3]~2    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[3]~24     ; 0                 ; 6       ;
; x[2]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~63 ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[2]~14  ; 0                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[2]~4    ; 0                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[2]~26     ; 0                 ; 6       ;
; x[1]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~64 ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[1]~15  ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[1]~3    ; 1                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[1]~29     ; 1                 ; 6       ;
; x[0]                                            ;                   ;         ;
;      - datapath:inst6|addsubcode:inst12|Add0~65 ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst10|lastbus[0]~16  ; 1                 ; 6       ;
;      - datapath:inst6|tim:inst3|lastbus[0]~15   ; 1                 ; 6       ;
;      - datapath:inst6|thim:inst2|fbus[0]~31     ; 1                 ; 6       ;
+-------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                   ;
+-----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                    ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                     ; PIN_J7             ; 4       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; clk                                     ; PIN_J7             ; 55      ; Clock                     ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; controll:inst|WideOr3                   ; LCCOMB_X8_Y12_N26  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; controll:inst|lde                       ; LCCOMB_X8_Y12_N12  ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; controll:inst|lde                       ; LCCOMB_X8_Y12_N12  ; 16      ; Latch enable              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; controll:inst|ps.010                    ; FF_X8_Y12_N15      ; 103     ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; datapath:inst6|counter:inst1|num[2]~0   ; LCCOMB_X13_Y13_N16 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; datapath:inst6|tim:inst10|lastbus[15]~1 ; LCCOMB_X8_Y12_N24  ; 48      ; Latch enable              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rst                                     ; PIN_J6             ; 57      ; Async. clear              ; yes    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                        ;
+-----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                    ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                     ; PIN_J7            ; 55      ; 16                                   ; Global Clock         ; GCLK17           ; --                        ;
; controll:inst|lde                       ; LCCOMB_X8_Y12_N12 ; 16      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; datapath:inst6|tim:inst10|lastbus[15]~1 ; LCCOMB_X8_Y12_N24 ; 48      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; rst                                     ; PIN_J6            ; 57      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
+-----------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; controll:inst|ps.010                                                                                                                                         ; 103     ;
; datapath:inst6|tim:inst3|lastbus[1]                                                                                                                          ; 29      ;
; controll:inst|ps.101                                                                                                                                         ; 23      ;
; datapath:inst6|counter:inst1|num[0]                                                                                                                          ; 22      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[17]               ; 19      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[17]               ; 19      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[17]               ; 19      ;
; datapath:inst6|thim:inst2|fbus[0]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[1]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[2]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[3]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[4]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[5]                                                                                                                            ; 18      ;
; datapath:inst6|tim:inst3|lastbus[0]                                                                                                                          ; 18      ;
; datapath:inst6|thim:inst2|fbus[6]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[7]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[8]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[9]                                                                                                                            ; 18      ;
; datapath:inst6|thim:inst2|fbus[11]                                                                                                                           ; 18      ;
; datapath:inst6|thim:inst2|fbus[10]                                                                                                                           ; 18      ;
; datapath:inst6|thim:inst2|fbus[12]                                                                                                                           ; 18      ;
; datapath:inst6|thim:inst2|fbus[13]                                                                                                                           ; 18      ;
; datapath:inst6|thim:inst2|fbus[15]                                                                                                                           ; 18      ;
; datapath:inst6|thim:inst2|fbus[14]                                                                                                                           ; 18      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[17]              ; 18      ;
; controll:inst|ps.011                                                                                                                                         ; 18      ;
; datapath:inst6|tim:inst3|lastbus[15]                                                                                                                         ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[3]~5              ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[2]~3              ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[5]~1              ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[17]               ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[17]               ; 17      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[7]~9              ; 16      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[7]~2              ; 16      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[6]~0              ; 16      ;
; controll:inst|WideOr3                                                                                                                                        ; 16      ;
; controll:inst|lde                                                                                                                                            ; 16      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[4]~6              ; 15      ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs3a[1]~4              ; 15      ;
; datapath:inst6|tim:inst3|lastbus[8]                                                                                                                          ; 8       ;
; datapath:inst6|tim:inst3|lastbus[9]                                                                                                                          ; 8       ;
; datapath:inst6|tim:inst3|lastbus[2]                                                                                                                          ; 8       ;
; datapath:inst6|tim:inst3|lastbus[3]                                                                                                                          ; 7       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[3]~1              ; 7       ;
; datapath:inst6|tim:inst3|lastbus[12]                                                                                                                         ; 6       ;
; datapath:inst6|tim:inst3|lastbus[11]                                                                                                                         ; 6       ;
; datapath:inst6|tim:inst3|lastbus[5]                                                                                                                          ; 6       ;
; datapath:inst6|tim:inst3|lastbus[13]                                                                                                                         ; 5       ;
; x[0]~input                                                                                                                                                   ; 4       ;
; x[1]~input                                                                                                                                                   ; 4       ;
; x[2]~input                                                                                                                                                   ; 4       ;
; x[3]~input                                                                                                                                                   ; 4       ;
; x[4]~input                                                                                                                                                   ; 4       ;
; x[5]~input                                                                                                                                                   ; 4       ;
; x[6]~input                                                                                                                                                   ; 4       ;
; x[7]~input                                                                                                                                                   ; 4       ;
; x[8]~input                                                                                                                                                   ; 4       ;
; x[9]~input                                                                                                                                                   ; 4       ;
; x[10]~input                                                                                                                                                  ; 4       ;
; x[11]~input                                                                                                                                                  ; 4       ;
; x[12]~input                                                                                                                                                  ; 4       ;
; x[13]~input                                                                                                                                                  ; 4       ;
; x[14]~input                                                                                                                                                  ; 4       ;
; x[15]~input                                                                                                                                                  ; 4       ;
; datapath:inst6|tim:inst3|lastbus[10]                                                                                                                         ; 4       ;
; datapath:inst6|tim:inst3|lastbus[6]                                                                                                                          ; 4       ;
; datapath:inst6|tim:inst3|lastbus[4]                                                                                                                          ; 4       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~1                    ; 4       ;
; controll:inst|ps.000                                                                                                                                         ; 4       ;
; datapath:inst6|counter:inst1|num[1]                                                                                                                          ; 4       ;
; clk~input                                                                                                                                                    ; 3       ;
; start~input                                                                                                                                                  ; 3       ;
; datapath:inst6|tim:inst3|lastbus[14]                                                                                                                         ; 3       ;
; datapath:inst6|tim:inst3|lastbus[7]                                                                                                                          ; 3       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~0                    ; 3       ;
; controll:inst|ps.001                                                                                                                                         ; 3       ;
; datapath:inst6|counter:inst1|num[2]                                                                                                                          ; 3       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|~QUARTUS_CREATED_GND~I ; 2       ;
; datapath:inst6|tim:inst10|lastbus[0]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[1]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[2]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[3]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[4]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[5]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[6]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[7]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[8]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[9]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst10|lastbus[10]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst10|lastbus[11]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst10|lastbus[12]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst10|lastbus[13]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst10|lastbus[14]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst10|lastbus[15]                                                                                                                        ; 2       ;
; datapath:inst6|tim:inst9|lastbus[0]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[1]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[2]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[3]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[4]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[5]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[6]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[7]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[8]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[9]                                                                                                                          ; 2       ;
; datapath:inst6|tim:inst9|lastbus[10]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst9|lastbus[11]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst9|lastbus[12]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst9|lastbus[13]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst9|lastbus[14]                                                                                                                         ; 2       ;
; datapath:inst6|tim:inst9|lastbus[15]                                                                                                                         ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~8              ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[0]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[1]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[2]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[3]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[4]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[5]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[6]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[7]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[8]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[9]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[10]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[11]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[12]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[13]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[14]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst6|outbus[15]                                                                                                                        ; 2       ;
; datapath:inst6|counter:inst1|num[2]~0                                                                                                                        ; 2       ;
; controll:inst|ps.100                                                                                                                                         ; 2       ;
; controll:inst|Selector0~0                                                                                                                                    ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[0]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[1]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[2]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[3]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[4]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[5]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[6]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[7]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[8]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[9]                                                                                                                         ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[10]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[11]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[12]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[13]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[14]                                                                                                                        ; 2       ;
; datapath:inst6|rgstr:inst7|outbus[15]                                                                                                                        ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~62                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~60                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~58                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~56                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~54                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~52                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~50                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~48                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~46                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~44                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~42                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~40                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~38                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~36                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~34                ; 2       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~32                ; 2       ;
; datapath:inst6|thim:inst2|fbus[0]~31                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[0]~30                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[0]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[1]~29                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[1]~28                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[1]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[2]~27                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[2]~26                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[2]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[3]~25                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[3]~24                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[3]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[4]~23                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[4]~22                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[4]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[5]~21                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[5]~20                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[5]                                                                                                                         ; 1       ;
; datapath:inst6|tim:inst3|lastbus[0]~15                                                                                                                       ; 1       ;
; datapath:inst6|thim:inst2|fbus[6]~19                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[6]~18                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[6]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[7]~17                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[7]~16                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[7]                                                                                                                         ; 1       ;
; datapath:inst6|tim:inst3|lastbus[15]~14                                                                                                                      ; 1       ;
; datapath:inst6|thim:inst2|fbus[8]~15                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[8]~14                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[8]                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[9]~13                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[9]~12                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[9]                                                                                                                         ; 1       ;
; datapath:inst6|tim:inst3|lastbus[14]~13                                                                                                                      ; 1       ;
; datapath:inst6|thim:inst2|fbus[11]~11                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[11]~10                                                                                                                        ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[11]                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[10]~9                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[10]~8                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[10]                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[12]~7                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[12]~6                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[12]                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[13]~5                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[13]~4                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[13]                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[15]~3                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[15]~2                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[15]                                                                                                                        ; 1       ;
; datapath:inst6|thim:inst2|fbus[14]~1                                                                                                                         ; 1       ;
; datapath:inst6|thim:inst2|fbus[14]~0                                                                                                                         ; 1       ;
; datapath:inst6|rgstr:inst5|outbus[14]                                                                                                                        ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[1]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[9]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[10]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[11]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[12]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[13]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[14]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[15]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[15]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[16]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[0]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[6]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[6]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[8]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[6]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[6]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[1]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[3]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[2]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[4]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[3]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[5]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[4]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[6]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[5]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[7]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[6]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[8]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[9]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[10]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[12]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[13]              ; 1       ;
; datapath:inst6|tim:inst3|lastbus[12]~12                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst3|lastbus[13]~11                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst3|lastbus[8]~10                                                                                                                       ; 1       ;
; datapath:inst6|tim:inst3|lastbus[9]~9                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[10]~8                                                                                                                       ; 1       ;
; datapath:inst6|tim:inst3|lastbus[11]~7                                                                                                                       ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[9]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[10]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[12]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[11]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[11]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[14]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[16]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[6]                ; 1       ;
; datapath:inst6|tim:inst3|lastbus[6]~6                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[7]~5                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[2]~4                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[1]~3                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[3]~2                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[4]~1                                                                                                                        ; 1       ;
; datapath:inst6|tim:inst3|lastbus[5]~0                                                                                                                        ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[6]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[7]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[4]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le8a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le7a[5]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[0]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~21                   ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[2]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[1]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[3]                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[0]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[2]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[0]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[1]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[2]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[3]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[4]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[5]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le4a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[13]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[14]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le5a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le6a[15]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[6]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[7]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[7]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[8]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le12a[8]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[9]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[10]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[12]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le11a[11]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[13]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[14]              ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le9a[16]               ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|le10a[15]              ; 1       ;
; datapath:inst6|tim:inst10|lastbus[0]~16                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[1]~15                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[2]~14                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[3]~13                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[4]~12                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[5]~11                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[6]~10                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[7]~9                                                                                                                       ; 1       ;
; datapath:inst6|tim:inst10|lastbus[8]~8                                                                                                                       ; 1       ;
; datapath:inst6|tim:inst10|lastbus[9]~7                                                                                                                       ; 1       ;
; datapath:inst6|tim:inst10|lastbus[10]~6                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[11]~5                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[12]~4                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[13]~3                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[14]~2                                                                                                                      ; 1       ;
; datapath:inst6|tim:inst10|lastbus[15]~0                                                                                                                      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|_~2                    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|cs2a[5]~4              ; 1       ;
; controll:inst|Selector2~0                                                                                                                                    ; 1       ;
; controll:inst|Selector1~0                                                                                                                                    ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~65                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~64                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~63                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~62                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~61                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~60                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~59                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~58                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~57                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~56                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~55                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~54                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~53                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~52                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~51                                                                                                                     ; 1       ;
; controll:inst|ns.010~0                                                                                                                                       ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~50                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~15                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~14                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~13                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~12                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~11                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~10                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~9                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~8                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~7                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~6                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~5                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~4                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~3                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~2                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~1                                                                                                                      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~0                                                                                                                      ; 1       ;
; datapath:inst6|counter:inst1|Add0~1                                                                                                                          ; 1       ;
; datapath:inst6|counter:inst1|num[0]~1                                                                                                                        ; 1       ;
; datapath:inst6|counter:inst1|Add0~0                                                                                                                          ; 1       ;
; controll:inst|Selector0~1                                                                                                                                    ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[1]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[2]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[3]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[4]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[5]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[6]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[7]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[8]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[9]                                                                ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[10]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[11]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[12]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[13]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[14]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[15]                                                               ; 1       ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|q_a[0]                                                                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~61                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~59                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~57                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~55                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~53                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~51                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~49                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~47                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~45                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~43                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~41                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~39                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~37                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~35                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~33                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~31                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~29                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~27                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~25                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~23                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~21                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~19                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~17                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~15                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~13                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~11                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~9                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~7                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~5                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~3                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_1~1                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~58                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~57                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~56                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~55                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~54                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~53                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~52                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~51                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~50                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~49                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~48                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~47                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~46                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~45                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~44                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~43                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~42                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~41                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~40                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~39                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~38                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~37                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~36                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~35                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~34                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~33                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~32                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~31                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~30                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~29                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~28                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~27                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~26                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~25                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~24                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~23                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~22                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~21                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~20                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~19                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~18                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~17                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~16                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~15                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~14                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~13                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~12                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~11                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~10                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~9                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~8                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~7                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~6                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~5                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~4                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~3                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~2                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~1                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_2~0                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~54                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~53                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~52                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~51                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~50                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~49                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~48                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~47                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~46                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~45                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~44                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~43                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~42                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~41                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~40                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~39                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~38                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~37                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~36                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~35                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~34                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~33                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~32                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~31                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~30                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~29                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~28                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~27                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~26                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~25                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~24                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~23                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~22                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~21                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~20                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~19                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~18                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~17                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~16                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~15                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~14                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~13                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~12                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~11                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~10                ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~9                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~8                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~7                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~6                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~5                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~4                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~3                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~2                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~1                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|op_3~0                 ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[13]~26    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[12]~25    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[12]~24    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[11]~23    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[11]~22    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[10]~21    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[10]~20    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[9]~19     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[9]~18     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[8]~17     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[8]~16     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[7]~15     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[7]~14     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[6]~13     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[6]~12     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[5]~11     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[5]~10     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[4]~9      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[4]~8      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[3]~7      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[3]~6      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[2]~5      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[2]~4      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[1]~3      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[1]~2      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[0]~1      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add33_result[0]~0      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[17]~34    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[16]~33    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[16]~32    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[15]~31    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[15]~30    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[14]~29    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[14]~28    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[13]~27    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[13]~26    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[12]~25    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[12]~24    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[11]~23    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[11]~22    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[10]~21    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[10]~20    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[9]~19     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[9]~18     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[8]~17     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[8]~16     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[7]~15     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[7]~14     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[6]~13     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[6]~12     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[5]~11     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[5]~10     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[4]~9      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[4]~8      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[3]~7      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[3]~6      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[2]~5      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[2]~4      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[1]~3      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[1]~2      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[0]~1      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add29_result[0]~0      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[15]~30    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[14]~29    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[14]~28    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[13]~27    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[13]~26    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[12]~25    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[12]~24    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[11]~23    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[11]~22    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[10]~21    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[10]~20    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[9]~19     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[9]~18     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[8]~17     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[8]~16     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[7]~15     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[7]~14     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[6]~13     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[6]~12     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[5]~11     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[5]~10     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[4]~9      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[4]~8      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[3]~7      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[3]~6      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[2]~5      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[2]~4      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[1]~3      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[1]~2      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[0]~1      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add37_result[0]~0      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[6]~12     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[23]~46    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[22]~45    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[22]~44    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[21]~43    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[21]~42    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[20]~41    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[20]~40    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[19]~39    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[19]~38    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[18]~37    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[18]~36    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[17]~35    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[17]~34    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[16]~33    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[16]~32    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[15]~31    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[15]~30    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[14]~29    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[14]~28    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[13]~27    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[13]~26    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[12]~25    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[12]~24    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[11]~23    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[11]~22    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[10]~21    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[10]~20    ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[9]~19     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[9]~18     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[8]~17     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[8]~16     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[7]~15     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[7]~14     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[6]~13     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[6]~12     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[5]~11     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[5]~10     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[4]~9      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[4]~8      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[3]~7      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[3]~6      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[2]~5      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[2]~4      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[1]~3      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[1]~2      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[0]~1      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add25_result[0]~0      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[5]~11     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[5]~10     ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[4]~9      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[4]~8      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[3]~7      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[3]~6      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[2]~5      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[2]~4      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[1]~3      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[1]~2      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[0]~1      ; 1       ;
; datapath:inst6|multi:inst11|lpm_mult:Mult0|mult_1ht:auto_generated|alt_mac_mult:mac_mult1|mac_mult_r2h1:auto_generated|mult_jul:mult1|add41_result[0]~0      ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~48                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~47                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~46                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~45                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~44                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~43                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~42                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~41                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~40                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~39                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~38                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~37                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~36                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~35                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~34                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~33                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~32                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~31                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~30                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~29                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~28                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~27                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~26                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~25                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~24                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~23                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~22                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~21                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~20                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~19                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~18                                                                                                                     ; 1       ;
; datapath:inst6|addsubcode:inst12|Add0~17                                                                                                                     ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                              ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF      ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 8            ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128  ; 8                           ; 16                          ; --                          ; --                          ; 128                 ; 1    ; data.mif ; M9K_X7_Y13_N0 ; Don't care           ; Old data        ; Old data        ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |tanhcal|datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ALTSYNCRAM                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0101010101010101) (52525) (21845) (5555)    ;(0110011001100110) (63146) (26214) (6666)   ;(0110011110011110) (63636) (26526) (679E)   ;(0110011110111101) (63675) (26557) (67BD)   ;(0110011111000000) (63700) (26560) (67C0)   ;(0110011111000000) (63700) (26560) (67C0)   ;(0110011111000000) (63700) (26560) (67C0)   ;(0110011111000000) (63700) (26560) (67C0)   ;


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 984 / 42,960 ( 2 % )   ;
; C16 interconnects                 ; 35 / 1,518 ( 2 % )     ;
; C4 interconnects                  ; 466 / 26,928 ( 2 % )   ;
; Direct links                      ; 176 / 42,960 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,200 ( 0 % )      ;
; Global clocks                     ; 4 / 20 ( 20 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 152 / 14,400 ( 1 % )   ;
; R24 interconnects                 ; 31 / 1,710 ( 2 % )     ;
; R4 interconnects                  ; 594 / 37,740 ( 2 % )   ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.35) ; Number of LABs  (Total = 40) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 1                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 3                            ;
; 13                                          ; 1                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 26                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.93) ; Number of LABs  (Total = 40) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 13                           ;
; 1 Clock                            ; 11                           ;
; 1 Clock enable                     ; 9                            ;
; 2 Clock enables                    ; 2                            ;
; 2 Clocks                           ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.35) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 1                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 16                           ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+--------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 10.63) ; Number of LABs  (Total = 40) ;
+--------------------------------------------------+------------------------------+
; 0                                                ; 1                            ;
; 1                                                ; 1                            ;
; 2                                                ; 2                            ;
; 3                                                ; 2                            ;
; 4                                                ; 0                            ;
; 5                                                ; 1                            ;
; 6                                                ; 0                            ;
; 7                                                ; 0                            ;
; 8                                                ; 3                            ;
; 9                                                ; 7                            ;
; 10                                               ; 2                            ;
; 11                                               ; 1                            ;
; 12                                               ; 4                            ;
; 13                                               ; 6                            ;
; 14                                               ; 4                            ;
; 15                                               ; 3                            ;
; 16                                               ; 2                            ;
; 17                                               ; 0                            ;
; 18                                               ; 0                            ;
; 19                                               ; 0                            ;
; 20                                               ; 0                            ;
; 21                                               ; 0                            ;
; 22                                               ; 0                            ;
; 23                                               ; 0                            ;
; 24                                               ; 0                            ;
; 25                                               ; 0                            ;
; 26                                               ; 0                            ;
; 27                                               ; 0                            ;
; 28                                               ; 0                            ;
; 29                                               ; 0                            ;
; 30                                               ; 0                            ;
; 31                                               ; 0                            ;
; 32                                               ; 1                            ;
+--------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 20.98) ; Number of LABs  (Total = 40) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 5                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 4                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 1                            ;
; 33                                           ; 1                            ;
; 34                                           ; 0                            ;
; 35                                           ; 0                            ;
; 36                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ; 36        ; 36        ; 0            ; 17           ; 0            ; 0            ; 19           ; 0            ; 17           ; 19           ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 36        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ; 0         ; 0         ; 36           ; 19           ; 36           ; 36           ; 17           ; 36           ; 19           ; 17           ; 36           ; 36           ; 36           ; 19           ; 36           ; 36           ; 36           ; 36           ; 36           ; 0         ; 36           ; 36           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ready              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[15]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[14]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[13]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[12]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[11]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[10]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[9]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[8]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rout[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; x[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+-------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                           ;
+------------------------------+----------------------+-------------------+
; Source Clock(s)              ; Destination Clock(s) ; Delay Added in ns ;
+------------------------------+----------------------+-------------------+
; clk                          ; controll:inst|ps.010 ; 79.3              ;
; clk,I/O                      ; controll:inst|ps.010 ; 33.9              ;
; clk                          ; clk                  ; 12.3              ;
; clk,controll:inst|ps.010,I/O ; controll:inst|ps.010 ; 5.9               ;
+------------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                 ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
; controll:inst|ps.010                                                                                                    ; datapath:inst6|tim:inst9|lastbus[12] ; 2.465             ;
; datapath:inst6|rgstr:inst7|outbus[8]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[7]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[6]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[5]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[4]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[3]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[2]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[1]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[8]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[7]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[6]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[5]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[4]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[3]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[2]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; x[8]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[1]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst6|outbus[0]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[0]                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; controll:inst|ps.101                                                                                                    ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|counter:inst1|num[0]                                                                                     ; datapath:inst6|tim:inst9|lastbus[8]  ; 1.233             ;
; datapath:inst6|rgstr:inst7|outbus[12]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst7|outbus[11]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst7|outbus[10]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst7|outbus[9]                                                                                    ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst6|outbus[12]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst6|outbus[11]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst6|outbus[10]                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst6|outbus[9]                                                                                    ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; x[12]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[12] ; 1.202             ;
; datapath:inst6|rgstr:inst7|outbus[15]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; datapath:inst6|rgstr:inst7|outbus[14]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; datapath:inst6|rgstr:inst7|outbus[13]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; x[15]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; datapath:inst6|rgstr:inst6|outbus[13]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; x[14]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[14] ; 1.130             ;
; datapath:inst6|rgstr:inst6|outbus[14]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; x[9]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[9]  ; 1.130             ;
; datapath:inst6|rgstr:inst6|outbus[15]                                                                                   ; datapath:inst6|tim:inst9|lastbus[15] ; 1.130             ;
; x[4]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[4]  ; 1.112             ;
; x[1]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[1]  ; 1.112             ;
; x[2]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[2]  ; 1.112             ;
; x[7]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[7]  ; 1.031             ;
; x[13]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[13] ; 1.027             ;
; x[10]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[10] ; 1.012             ;
; x[5]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[5]  ; 0.980             ;
; x[6]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[6]  ; 0.973             ;
; x[11]                                                                                                                   ; datapath:inst6|tim:inst9|lastbus[11] ; 0.969             ;
; x[3]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[3]  ; 0.969             ;
; x[0]                                                                                                                    ; datapath:inst6|tim:inst9|lastbus[0]  ; 0.878             ;
; datapath:inst6|thim:inst2|fbus[15]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[13]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[12]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[11]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[10]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[9]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[8]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[7]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[6]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[5]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[4]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[3]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[2]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[14]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[14]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[12]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[11]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[10]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[9]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[8]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[7]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[5]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[4]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[3]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[13]                                                                                      ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[15]                                                                                    ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[1]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[6]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[2]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[1]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|tim:inst3|lastbus[0]                                                                                     ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|thim:inst2|fbus[0]                                                                                       ; datapath:inst6|tim:inst10|lastbus[0] ; 0.822             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a10~porta_address_reg0 ; datapath:inst6|thim:inst2|fbus[10]   ; 0.793             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a3~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[3]    ; 0.789             ;
; datapath:inst6|rgstr:inst5|outbus[8]                                                                                    ; datapath:inst6|thim:inst2|fbus[8]    ; 0.784             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a8~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[8]    ; 0.784             ;
; controll:inst|ps.011                                                                                                    ; datapath:inst6|thim:inst2|fbus[8]    ; 0.784             ;
; datapath:inst6|rgstr:inst5|outbus[11]                                                                                   ; datapath:inst6|thim:inst2|fbus[11]   ; 0.736             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a11~porta_address_reg0 ; datapath:inst6|thim:inst2|fbus[11]   ; 0.736             ;
; datapath:inst6|rgstr:inst5|outbus[5]                                                                                    ; datapath:inst6|thim:inst2|fbus[5]    ; 0.680             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a5~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[5]    ; 0.680             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a9~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[9]    ; 0.670             ;
; datapath:inst6|rgstr:inst5|outbus[14]                                                                                   ; datapath:inst6|thim:inst2|fbus[14]   ; 0.619             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a14~porta_address_reg0 ; datapath:inst6|thim:inst2|fbus[14]   ; 0.619             ;
; datapath:inst6|rgstr:inst5|outbus[4]                                                                                    ; datapath:inst6|thim:inst2|fbus[4]    ; 0.596             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a4~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[4]    ; 0.596             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a2~porta_address_reg0  ; datapath:inst6|thim:inst2|fbus[2]    ; 0.592             ;
; datapath:inst6|rgstr:inst5|outbus[12]                                                                                   ; datapath:inst6|thim:inst2|fbus[12]   ; 0.590             ;
; datapath:inst6|rom:inst|altsyncram:altsyncram_component|altsyncram_ep91:auto_generated|ram_block1a12~porta_address_reg0 ; datapath:inst6|thim:inst2|fbus[12]   ; 0.590             ;
+-------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CGX15BF14A7 for design "tanhcal"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX15BF14C7 is compatible
    Info (176445): Device EP4CGX15BF14I7 is compatible
    Info (176445): Device EP4CGX30BF14C7 is compatible
    Info (176445): Device EP4CGX30BF14I7 is compatible
    Info (176445): Device EP4CGX22BF14C7 is compatible
    Info (176445): Device EP4CGX22BF14I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 36 pins of 36 total pins
    Info (169086): Pin ready not assigned to an exact location on the device
    Info (169086): Pin rout[15] not assigned to an exact location on the device
    Info (169086): Pin rout[14] not assigned to an exact location on the device
    Info (169086): Pin rout[13] not assigned to an exact location on the device
    Info (169086): Pin rout[12] not assigned to an exact location on the device
    Info (169086): Pin rout[11] not assigned to an exact location on the device
    Info (169086): Pin rout[10] not assigned to an exact location on the device
    Info (169086): Pin rout[9] not assigned to an exact location on the device
    Info (169086): Pin rout[8] not assigned to an exact location on the device
    Info (169086): Pin rout[7] not assigned to an exact location on the device
    Info (169086): Pin rout[6] not assigned to an exact location on the device
    Info (169086): Pin rout[5] not assigned to an exact location on the device
    Info (169086): Pin rout[4] not assigned to an exact location on the device
    Info (169086): Pin rout[3] not assigned to an exact location on the device
    Info (169086): Pin rout[2] not assigned to an exact location on the device
    Info (169086): Pin rout[1] not assigned to an exact location on the device
    Info (169086): Pin rout[0] not assigned to an exact location on the device
    Info (169086): Pin start not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin x[15] not assigned to an exact location on the device
    Info (169086): Pin x[14] not assigned to an exact location on the device
    Info (169086): Pin x[13] not assigned to an exact location on the device
    Info (169086): Pin x[12] not assigned to an exact location on the device
    Info (169086): Pin x[11] not assigned to an exact location on the device
    Info (169086): Pin x[10] not assigned to an exact location on the device
    Info (169086): Pin x[9] not assigned to an exact location on the device
    Info (169086): Pin x[8] not assigned to an exact location on the device
    Info (169086): Pin x[7] not assigned to an exact location on the device
    Info (169086): Pin x[6] not assigned to an exact location on the device
    Info (169086): Pin x[5] not assigned to an exact location on the device
    Info (169086): Pin x[4] not assigned to an exact location on the device
    Info (169086): Pin x[3] not assigned to an exact location on the device
    Info (169086): Pin x[2] not assigned to an exact location on the device
    Info (169086): Pin x[1] not assigned to an exact location on the device
    Info (169086): Pin x[0] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tanhcal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node controll:inst|ps.101
        Info (176357): Destination node controll:inst|ps.100
        Info (176357): Destination node controll:inst|ps.011
Info (176353): Automatically promoted node datapath:inst6|tim:inst10|lastbus[15]~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node controll:inst|lde 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[15]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[14]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[13]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[12]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[11]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[10]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[9]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[8]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[7]
        Info (176357): Destination node datapath:inst6|rgstr:inst7|outbus[6]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 17 input, 17 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y10 to location X10_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.14 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 2.5 V at J7
    Info (169178): Pin rst uses I/O standard 2.5 V at J6
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/myca6/output_files/tanhcal.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5008 megabytes
    Info: Processing ended: Mon Jul 27 20:31:31 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/myca6/output_files/tanhcal.fit.smsg.


