Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/Desktop/team_3/combinational_gates_muxed_tb_isim_beh.exe -prj C:/Users/152/Desktop/team_3/combinational_gates_muxed_tb_beh.prj work.combinational_gates_muxed_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/Desktop/team_3/../../Downloads/src/combinational_gates/combinational_gates_muxed.v" into library work
Analyzing Verilog file "C:/Users/152/Desktop/team_3/../../Downloads/src/combinational_gates/combinational_gates_muxed_TB.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module combinational_gates_muxed
Compiling module combinational_gates_muxed_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/152/Desktop/team_3/combinational_gates_muxed_tb_isim_beh.exe
Fuse Memory Usage: 27304 KB
Fuse CPU Usage: 623 ms
