// Seed: 3620182853
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge id_1 or 1) begin : LABEL_0
    cover ((id_2));
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd12,
    parameter id_5 = 32'd38
) (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 _id_3,
    output wand id_4,
    input wire _id_5
);
  wire id_7;
  wire id_8;
  logic [id_5 : {  1  ,  id_3  }] id_9;
  ;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_9,
      id_7,
      id_8
  );
endmodule
