
---------- Begin Simulation Statistics ----------
final_tick                               1617953420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 853317                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781784                       # Number of bytes of host memory used
host_op_rate                                  1404398                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1054.71                       # Real time elapsed on the host
host_tick_rate                             1534029416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   900000000                       # Number of instructions simulated
sim_ops                                    1481229990                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.617953                       # Number of seconds simulated
sim_ticks                                1617953420500                       # Number of ticks simulated
system.cpu.Branches                         111039678                       # Number of branches fetched
system.cpu.committedInsts                   900000000                       # Number of instructions committed
system.cpu.committedOps                    1481229990                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3235906841                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3235906841                       # Number of busy cycles
system.cpu.num_cc_register_reads            622293278                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           616777174                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     79138654                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               32320377                       # Number of float alu accesses
system.cpu.num_fp_insts                      32320377                       # number of float instructions
system.cpu.num_fp_register_reads             19445376                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            17419405                       # number of times the floating registers were written
system.cpu.num_func_calls                    22268528                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1475306003                       # Number of integer alu accesses
system.cpu.num_int_insts                   1475306003                       # number of integer instructions
system.cpu.num_int_register_reads          3098606479                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1277648540                       # number of times the integer registers were written
system.cpu.num_load_insts                   271947108                       # Number of load instructions
system.cpu.num_mem_refs                     376470657                       # number of memory refs
system.cpu.num_store_insts                  104523549                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3327482      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                1080803377     72.97%     73.19% # Class of executed instruction
system.cpu.op_class::IntMult                  5372569      0.36%     73.55% # Class of executed instruction
system.cpu.op_class::IntDiv                  12920353      0.87%     74.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                  435262      0.03%     74.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdAlu                   692503      0.05%     74.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28746      0.00%     74.51% # Class of executed instruction
system.cpu.op_class::SimdMisc                  270527      0.02%     74.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              275401      0.02%     74.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1493      0.00%     74.54% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              462369      0.03%     74.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 799      0.00%     74.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             150543      0.01%     74.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                165      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.58% # Class of executed instruction
system.cpu.op_class::MemRead                256960554     17.35%     91.93% # Class of executed instruction
system.cpu.op_class::MemWrite                89959940      6.07%     98.01% # Class of executed instruction
system.cpu.op_class::FloatMemRead            14986554      1.01%     99.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           14563609      0.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1481234118                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        104353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3546455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          195                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7093934                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            195                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    376376927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        376376927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    376377068                       # number of overall hits
system.cpu.dcache.overall_hits::total       376377068                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2957099                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2957099                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2957234                       # number of overall misses
system.cpu.dcache.overall_misses::total       2957234                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43041843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43041843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43041843000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43041843000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    379334026                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    379334026                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    379334302                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    379334302                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14555.428479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14555.428479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14554.764013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14554.764013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2662896                       # number of writebacks
system.cpu.dcache.writebacks::total           2662896                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2957099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2957099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2957234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2957234                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  40084744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40084744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40092251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40092251000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13555.428479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13555.428479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13557.348184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13557.348184                       # average overall mshr miss latency
system.cpu.dcache.replacements                2956722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    271490051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       271490051                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1884131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1884131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25112891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25112891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    273374182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    273374182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13328.633466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13328.633466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1884131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1884131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23228760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23228760500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006892                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12328.633466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12328.633466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    104886876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      104886876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1072968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1072968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17928951500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17928951500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    105959844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    105959844                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010126                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16709.679599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16709.679599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1072968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1072968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16855983500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16855983500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15709.679599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15709.679599                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.977657                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           379334302                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2957234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.273347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.977657                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         761625838                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        761625838                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   273374540                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   105963719                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        339727                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        110655                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1192007029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1192007029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1192007029                       # number of overall hits
system.cpu.icache.overall_hits::total      1192007029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       590245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         590245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       590245                       # number of overall misses
system.cpu.icache.overall_misses::total        590245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7977646500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7977646500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7977646500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7977646500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1192597274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1192597274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1192597274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1192597274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000495                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000495                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13515.822243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13515.822243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13515.822243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13515.822243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       589733                       # number of writebacks
system.cpu.icache.writebacks::total            589733                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       590245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       590245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       590245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       590245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7387401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7387401500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7387401500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7387401500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12515.822243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12515.822243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12515.822243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12515.822243                       # average overall mshr miss latency
system.cpu.icache.replacements                 589733                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1192007029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1192007029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       590245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        590245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7977646500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7977646500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1192597274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1192597274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13515.822243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13515.822243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       590245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       590245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7387401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7387401500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12515.822243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12515.822243                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.938637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1192597274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            590245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2020.512286                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.938637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999880                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          102                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2385784793                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2385784793                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1192597364                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1617953420500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               585890                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2893028                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3478918                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              585890                       # number of overall hits
system.l2.overall_hits::.cpu.data             2893028                       # number of overall hits
system.l2.overall_hits::total                 3478918                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              64206                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68561                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4355                       # number of overall misses
system.l2.overall_misses::.cpu.data             64206                       # number of overall misses
system.l2.overall_misses::total                 68561                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    345358500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5030236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5375594500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    345358500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5030236000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5375594500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           590245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2957234                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3547479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          590245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2957234                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3547479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.021712                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019327                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.021712                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019327                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78345.263683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78406.010706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79301.607348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78345.263683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78406.010706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31108                       # number of writebacks
system.l2.writebacks::total                     31108                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         64206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        64206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    301808500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4388176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4689984500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    301808500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4388176000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4689984500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.021712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.021712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019327                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68345.263683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68406.010706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68345.263683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68406.010706                       # average overall mshr miss latency
system.l2.replacements                          35987                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2662896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2662896                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2662896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2662896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       589733                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           589733                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       589733                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       589733                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1014220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1014220                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4590282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4590282500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1072968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1072968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.054753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.054753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78135.128004                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78135.128004                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4002802500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4002802500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.054753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.054753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68135.128004                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68135.128004                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         585890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             585890                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    345358500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       590245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         590245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79301.607348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    301808500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69301.607348                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1878808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1878808                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    439953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    439953500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1884266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1884266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002897                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80607.090509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80607.090509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5458                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    385373500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    385373500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002897                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70607.090509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70607.090509                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32464.638965                       # Cycle average of tags in use
system.l2.tags.total_refs                     7093933                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68755                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    103.176976                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     112.231272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2157.783784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30194.623909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.921467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990742                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32736                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56820219                       # Number of tag accesses
system.l2.tags.data_accesses                 56820219                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.713974842500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              583058                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31108                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68561                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31108                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     13                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68561                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.158129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.394321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    610.815650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1794     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.304566                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.277754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.952464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              614     34.19%     34.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               30      1.67%     35.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1144     63.70%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      0.39%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4387904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1990912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1617740322500                       # Total gap between requests
system.mem_ctrls.avgGap                   16231128.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4108352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1989056                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 172267.011193601909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2539227.611837172881                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1229365.428446832113                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4355                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        64206                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31108                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    123832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1767565500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 38798818107250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28434.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27529.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1247229590.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4109184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4387904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1990912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1990912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4355                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        64206                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          68561                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31108                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31108                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       172267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2539742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2712009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       172267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       172267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1230513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1230513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1230513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       172267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2539742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3942521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68548                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31079                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4193                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4114                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4206                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2055                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1902                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               606122500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             342740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1891397500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8842.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27592.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52380                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14584                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           46.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   195.209503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.635164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.815081                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15491     47.43%     47.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11393     34.88%     82.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1479      4.53%     86.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          805      2.46%     89.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          929      2.84%     92.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          499      1.53%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          252      0.77%     94.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          217      0.66%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1598      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32663                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4387072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1989056                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.711495                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.229365                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       120273300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        63926775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      252156240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      84522240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 127719733440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30729999600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 595416219360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  754386830955                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.259919                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1547648840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  54026960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16277620500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       112940520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        60029310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      237276480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77710140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 127719733440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30181938330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 595877744640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  754267372860                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.186086                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1548855352500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  54026960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15071108000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31108                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4684                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58748                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       172914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       172914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 172914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6378816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6378816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6378816                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68561                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68561    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68561                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           229207000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          364358250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2474511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2694004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       589733                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          298705                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1072968                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1072968                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        590245                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1884266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1770223                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8871190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              10641413                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     75518592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    359688320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              435206912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           35987                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1990912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3583466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000055                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007395                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3583270     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    196      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3583466                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1617953420500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6799596000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         885367500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4435851000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
