<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
        Lattice Mapping Report File for Design Module 'ex01_top_adder'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial blatt01_impl1.ngd -o blatt01_impl1_map.ncd -pr blatt01_impl1.prf
     -mp blatt01_impl1.mrp -lpf C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheet
     s/blatt01/impl1/blatt01_impl1_synplify.lpf -lpf
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/blatt01.lpf -c 0
     -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  05/20/24  20:28:12


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:      0 out of  7485 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:         3 out of  3432 (0%)
      SLICEs as Logic/ROM:      3 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          6 out of  6864 (0%)
      Number used as logic LUTs:          6
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 207 (8%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0

   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net i_sw_n_c[0]: 5 loads
     Net i_sw_n_c[1]: 4 loads
     Net i_sw_n_c[2]: 3 loads
     Net VCC: 3 loads
     Net i_sw_n_c[3]: 2 loads
     Net i_sw_n_c_i[0]: 1 loads
     Net led_i[4]: 1 loads
     Net N_13_i: 1 loads
     Net N_15_i_i: 1 loads
     Net N_16_i_i: 1 loads




   Number of warnings:  5
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/blatt01.lpf(37):
     Semantic error in "FREQUENCY PORT "i_clk" 12.000000 MHz ;": "i_clk" matches
     no ports in the design.  This preference has been disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/blatt01.lpf(34):
     Semantic error in "IOBUF PORT "i_reset_n" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_reset_n" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt01/blatt01.lpf(38):
     Semantic error in "IOBUF PORT "i_clk" PULLMODE=NONE IO_TYPE=LVCMOS33 ;":
     Port "i_clk" does not exist in the design. This preference has been
     disabled.
WARNING - map: IO buffer missing for top level port i_clk...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port i_reset_n...logic will be
     discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_led_n[0]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[0]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[3]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_sw_n[2]           | INPUT     | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| i_sw_n[1]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[7]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[6]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[5]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[4]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[3]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[2]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[1]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block i_adder/VCC undriven or does not drive anything - clipped.
Block i_adder/GND undriven or does not drive anything - clipped.

     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 58 MB
        
























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
