// Seed: 3651202732
`timescale 1ps / 1ps
module module_0 (
    inout logic id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    output logic id_9
);
  type_19 id_10 (
      .id_0(id_4[1 : 1]),
      .id_1(1'h0)
  );
  logic id_11 = 1'b0;
  logic id_12;
  assign id_11 = 1;
  logic id_13;
  initial begin
  end
endmodule
