{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426856440583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426856440587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 20 13:00:40 2015 " "Processing started: Fri Mar 20 13:00:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426856440587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426856440587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ShiftRegister_Demo -c ShiftRegister_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426856440587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1426856440874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister4-RTL " "Found design unit 1: ShiftRegister4-RTL" {  } { { "ShiftRegister4.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister4 " "Found entity 1: ShiftRegister4" {  } { { "ShiftRegister4.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426856450133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregistern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregistern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegisterN-RTL " "Found design unit 1: ShiftRegisterN-RTL" {  } { { "ShiftRegisterN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegisterN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterN " "Found entity 1: ShiftRegisterN" {  } { { "ShiftRegisterN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegisterN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426856450135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister_demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister_Demo-shell " "Found design unit 1: ShiftRegister_Demo-shell" {  } { { "ShiftRegister_Demo.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister_Demo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister_Demo " "Found entity 1: ShiftRegister_Demo" {  } { { "ShiftRegister_Demo.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister_Demo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426856450136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behav " "Found design unit 1: ClkDividerN-Behav" {  } { { "ClkDividerN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ClkDividerN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426856450137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426856450137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ShiftRegister_Demo " "Elaborating entity \"ShiftRegister_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426856450164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:fredivider A:behav " "Elaborating entity \"ClkDividerN\" using architecture \"A:behav\" for hierarchy \"ClkDividerN:fredivider\"" {  } { { "ShiftRegister_Demo.vhd" "fredivider" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister_Demo.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426856450171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegisterN ShiftRegisterN:shiftRegisterN A:rtl " "Elaborating entity \"ShiftRegisterN\" using architecture \"A:rtl\" for hierarchy \"ShiftRegisterN:shiftRegisterN\"" {  } { { "ShiftRegister_Demo.vhd" "shiftRegisterN" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegister_Demo.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1426856450172 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "so ShiftRegisterN.vhd(7) " "VHDL Signal Declaration warning at ShiftRegisterN.vhd(7): used implicit default value for signal \"so\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ShiftRegisterN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegisterN.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1426856450173 "|ShiftRegister_Demo|ShiftRegisterN:shiftRegisterN"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_shiftReg ShiftRegisterN.vhd(25) " "VHDL Process Statement warning at ShiftRegisterN.vhd(25): signal \"s_shiftReg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ShiftRegisterN.vhd" "" { Text "D:/LSD/GUIAO5/Parte1/ShiftRegisterN.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1426856450173 "|ShiftRegister_Demo|ShiftRegisterN:shiftRegisterN"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426856450687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426856451172 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426856451172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426856451196 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426856451196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426856451196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426856451196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "682 " "Peak virtual memory: 682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426856451211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 20 13:00:51 2015 " "Processing ended: Fri Mar 20 13:00:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426856451211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426856451211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426856451211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426856451211 ""}
