# å±‚æ¬¡åŒ–è®¾è®¡æ€æƒ³ 
## ç†è®ºå­¦ä¹ 
- åˆ†ç±»ï¼šè‡ªåº•å‘ä¸Šå’Œè‡ªé¡¶å‘ä¸‹  
- è‡ªåº•å‘ä¸Šï¼šç”±åŸºæœ¬å•å…ƒæ„å»ºé«˜å±‚å•å…ƒï¼Œç›´è‡³æ„æˆç³»ç»Ÿã€‚  
- è‡ªä¸Šè€Œä¸‹ï¼šå°†ç³»ç»Ÿä¸æ–­å‘ä¸‹åˆ’åˆ†ï¼Œç›´åˆ°åˆ’åˆ†å‡ºæ¥çš„å•å…ƒå¯ä»¥ç”¨EDAå…ƒä»¶åº“æ€»çš„åŸä»¶å®ç°ä¸ºæ­¢ğŸ“ã€‚  
- ä¸€èˆ¬ä¸¤ç§æ–¹æ³•æ˜¯æ··åˆä½¿ç”¨çš„ã€‚  
## å®è·µâ€”â€”â€”â€”å…¨åŠ å™¨  
- ä½¿ç”¨åŠåŠ å™¨ä½œä¸ºéƒ¨ä»¶åˆ¶ä½œå…¨åŠ å™¨ã€‚  
- å…¨åŠ å™¨ï¼šæ ¹æ®æˆ‘çš„ç†è§£ï¼Œæ˜¯è¾“å…¥ä¸‰ä¸ªä¸€ä½çš„äºŒè¿›åˆ¶æ•°ï¼Œè®¡ç®—è¿™ä¸‰ä¸ªæ•°çš„å’Œã€‚ç»“æœæ˜¯ä¸€ä¸ªäºŒä½çš„äºŒè¿›åˆ¶æ•°ï¼Œå…¶â€œåä½â€å’Œâ€œå„ä½â€åˆ†åˆ«å­˜å‚¨åœ¨countå’Œsumé‡Œé¢ã€‚  
- è®¾è®¡å›¾ï¼š  
![](./res/0925_1.png)  
æ ¹æ®è®¾è®¡å›¾ç¼–å†™ä»£ç 
```Verilog
module full_adder(
    input   wire    in_1,
    input   wire    in_2,
    inout   wire    cin,
    
    output  wire    sum,
    output  wire    count//ä½¿ç”¨assignè¯­å¥ï¼Œå› æ­¤ç”¨wire
    
);

wire    h0_sum;
wire    h0_count;
wire    h1_count;

half_adder half_adder_inst0(//è¿™é‡Œæ˜¯ç›¸å½“äºé‚£ä¸€ä¸ªåŠåŠ å™¨æ¥ä½¿ç”¨ï¼Œä½¿å…¶å˜æˆå…¨åŠ å™¨çš„ä¸€éƒ¨åˆ†
    .in_1   (in_1),//å°†å…¨åŠ å™¨çš„in_1ï¼ˆæ‹¬å·ä¸­çš„ï¼‰ä¸åŠåŠ å™¨çš„in_1ç›¸è¿
    .in_2   (in_2),//åŒç†
    
    .count  (h0_count),//å°†åŠåŠ å™¨çš„countè¾“å‡ºè¿æ¥å…¨åŠ å™¨å†…éƒ¨çš„h0_count
    .sum    (h0_sum)//åŒç†
);

half_adder half_adder_inst1(
    .in_1   (cin),
    .in_2   (h0_sum),
    
    .count  (h1_count),
    .sum    (sum)
);

assign count = (h0_count|h1_count);
endmodule
```