Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mpu_ethernet_lite_wrapper_xst.prj"
Verilog Include Directory          : {"D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\pcores\" "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\SupportFiles\Digilent\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx45csg324-3
Output File Name                   : "../implementation/mpu_ethernet_lite_wrapper.ngc"

---- Source Options
Top Module Name                    : mpu_ethernet_lite_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <basic_sfifo_fg>.
Parsing architecture <implementation> of entity <basic_sfifo_fg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mac_pkg.vhd" into library axi_ethernetlite_v1_01_b
Parsing package <mac_pkg>.
Parsing package body <mac_pkg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <cntr5bit>.
Parsing architecture <implementation> of entity <cntr5bit>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <rx_statemachine>.
Parsing architecture <imp> of entity <rx_statemachine>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <rx_intrfce>.
Parsing architecture <implementation> of entity <rx_intrfce>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <crcgenrx>.
Parsing architecture <arch1> of entity <crcgenrx>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <crcnibshiftreg>.
Parsing architecture <implementation> of entity <crcnibshiftreg>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <receive>.
Parsing architecture <imp> of entity <receive>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <crcgentx>.
Parsing architecture <arch1> of entity <crcgentx>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <tx_intrfce>.
Parsing architecture <implementation> of entity <tx_intrfce>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <tx_statemachine>.
Parsing architecture <implementation> of entity <tx_statemachine>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <defer_state>.
Parsing architecture <implementation> of entity <defer_state>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/lfsr16.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <lfsr16>.
Parsing architecture <imp> of entity <lfsr16>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/bocntr.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <bocntr>.
Parsing architecture <implementation> of entity <bocntr>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <deferral>.
Parsing architecture <implementation> of entity <deferral>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <ram16x4>.
Parsing architecture <imp> of entity <ram16x4>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <MacAddrRAM>.
Parsing architecture <imp> of entity <macaddrram>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/msh_cnt.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <msh_cnt>.
Parsing architecture <imp> of entity <msh_cnt>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <transmit>.
Parsing architecture <imp> of entity <transmit>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <emac>.
Parsing architecture <imp> of entity <emac>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <emac_dpram>.
Parsing architecture <imp> of entity <emac_dpram>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <mdio_if>.
Parsing architecture <imp> of entity <mdio_if>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <axi_interface>.
Parsing architecture <rtl> of entity <axi_interface>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <xemac>.
Parsing architecture <imp> of entity <xemac>.
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" into library axi_ethernetlite_v1_01_b
Parsing entity <axi_ethernetlite>.
Parsing architecture <imp> of entity <axi_ethernetlite>.
Parsing VHDL file "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\hdl\mpu_ethernet_lite_wrapper.vhd" into library work
Parsing entity <mpu_ethernet_lite_wrapper>.
Parsing architecture <STRUCTURE> of entity <mpu_ethernet_lite_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <mpu_ethernet_lite_wrapper> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <axi_ethernetlite> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" Line 432: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <xemac> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" Line 382: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <emac> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <receive> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <rx_statemachine> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" Line 291: <fdr> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" Line 300: <fds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd" Line 1000: Assignment to busfifodata_is_5_d3 ignored, since the identifier is never used

Elaborating entity <rx_intrfce> (architecture <implementation>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <async_fifo_fg> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <crcgenrx> (architecture <arch1>) from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <transmit> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <crcgentx> (architecture <arch1>) from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <crcnibshiftreg> (architecture <implementation>) from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <tx_intrfce> (architecture <implementation>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" Line 202: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <mux_onehot_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" Line 197: <muxcy> remains a black-box since it has no binding entity.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 166: <mult_and> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 173: <muxcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 181: <xorcy> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 188: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <tx_statemachine> (architecture <implementation>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <cntr5bit> (architecture <implementation>) from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" Line 445: <fds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" Line 435: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <deferral> (architecture <implementation>) from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <defer_state> (architecture <implementation>) from library <axi_ethernetlite_v1_01_b>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd" Line 256. Case statement is complete. others clause is never selected

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <ld_arith_reg> (architecture <imp>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" Line 198: <fdse> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd" Line 254: <fdr> remains a black-box since it has no binding entity.

Elaborating entity <MacAddrRAM> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <ram16x4> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:89 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd" Line 189: <ram16x1s> remains a black-box since it has no binding entity.

Elaborating entity <emac_dpram> (architecture <imp>) with generics from library <axi_ethernetlite_v1_01_b>.

Elaborating entity <blk_mem_gen_wrapper> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" Line 807: Assignment to reg_access_d1 ignored, since the identifier is never used

Elaborating entity <mdio_if> (architecture <imp>) from library <axi_ethernetlite_v1_01_b>.
INFO:HDLCompiler:679 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd" Line 534. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" Line 346: Net <pong_soft_status> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" Line 347: Net <rx_pong_ce_en> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" Line 348: Net <tx_pong_ce_en> does not have a driver.

Elaborating entity <axi_interface> (architecture <rtl>) with generics from library <axi_ethernetlite_v1_01_b>.
WARNING:HDLCompiler:321 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" Line 331: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" Line 442: Assignment to rd_last ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd" Line 646: Comparison between arrays of unequal length always returns FALSE.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mpu_ethernet_lite_wrapper>.
    Related source file is "D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\ISE\mpu\hdl\mpu_ethernet_lite_wrapper.vhd".
    Summary:
	no macro.
Unit <mpu_ethernet_lite_wrapper> synthesized.

Synthesizing Unit <axi_ethernetlite>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd".
        C_FAMILY = "spartan6"
        C_INSTANCE = "Ethernet_Lite"
        C_S_AXI_ACLK_PERIOD_PS = 10000
        C_S_AXI_ADDR_WIDTH = 13
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_PROTOCOL = "AXI4"
        C_INCLUDE_MDIO = 1
        C_INCLUDE_INTERNAL_LOOPBACK = 0
        C_INCLUDE_GLOBAL_BUFFERS = 0
        C_DUPLEX = 1
        C_TX_PING_PONG = 0
        C_RX_PING_PONG = 0
    Set property "IOB = TRUE" for instance <IOFFS_GEN[3].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[3].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[2].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[2].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[1].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[1].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[0].RX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN[0].TX_FF_I>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.DVD_FF>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.RER_FF>.
    Set property "IOB = TRUE" for instance <IOFFS_GEN2.TEN_FF>.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ACLK>.
    Set property "MAX_FANOUT = 10000" for signal <S_AXI_ARESETN>.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_ethernetlite.vhd" line 701: Output port <Loopback> of the instance <XEMAC_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <axi_ethernetlite> synthesized.

Synthesizing Unit <xemac>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd".
        C_FAMILY = "spartan6"
        C_S_AXI_ADDR_WIDTH = 13
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ACLK_PERIOD_PS = 10000
        C_DUPLEX = 1
        C_RX_PING_PONG = 0
        C_TX_PING_PONG = 0
        C_INCLUDE_MDIO = 1
        NODE_MAC = "000000000000000001011110000000001111101011001110"
WARNING:Xst:647 - Input <Bus2IP_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/xemac.vhd" line 452: Output port <Rx_idle> of the instance <EMAC_I> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <pong_soft_status> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <rx_pong_ce_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <tx_pong_ce_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <tx_intr_en>.
    Found 1-bit register for signal <ping_mac_program>.
    Found 1-bit register for signal <ping_tx_status>.
    Found 1-bit register for signal <ping_soft_status>.
    Found 1-bit register for signal <loopback_en>.
    Found 16-bit register for signal <ping_pkt_lenth>.
    Found 1-bit register for signal <gie_enable>.
    Found 1-bit register for signal <rx_intr_en>.
    Found 1-bit register for signal <ping_rx_status>.
    Found 32-bit register for signal <reg_data_out>.
    Found 6-bit register for signal <status_reg>.
    Found 16-bit register for signal <tx_packet_length>.
    Found 1-bit register for signal <MDIO_GEN.mdio_en_i>.
    Found 1-bit register for signal <MDIO_GEN.mdio_req_i>.
    Found 5-bit register for signal <MDIO_GEN.mdio_phy_addr>.
    Found 5-bit register for signal <MDIO_GEN.mdio_reg_addr>.
    Found 1-bit register for signal <MDIO_GEN.mdio_op_i>.
    Found 16-bit register for signal <MDIO_GEN.mdio_wr_data_reg>.
    Found 32-bit register for signal <mdio_data_out>.
    Found 6-bit register for signal <MDIO_GEN.clk_cnt>.
    Found 1-bit register for signal <MDIO_GEN.mdio_clk_i>.
    Found 1-bit register for signal <reg_access>.
    Found 6-bit subtractor for signal <GND_10_o_GND_10_o_sub_49_OUT<5:0>> created at line 1401.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 147 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <xemac> synthesized.

Synthesizing Unit <emac>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac.vhd".
        C_DUPLEX = 1
        NODE_MAC = "000000000000000001011110000000001111101011001110"
        C_FAMILY = "spartan6"
    Found 12-bit register for signal <txbuffer_addr>.
    Found 1-bit register for signal <tx_clk_reg_d1>.
    Found 1-bit register for signal <tx_clk_reg_d2>.
    Found 1-bit register for signal <tx_clk_reg_d3>.
    Found 12-bit register for signal <rxbuffer_addr>.
    Found 12-bit adder for signal <rxbuffer_addr[0]_GND_12_o_add_1_OUT> created at line 412.
    Found 12-bit adder for signal <txbuffer_addr[0]_GND_12_o_add_7_OUT> created at line 430.
    Found 16-bit comparator greater for signal <GND_12_o_mac_tx_frame_length[0]_LessThan_14_o> created at line 470
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <emac> synthesized.

Synthesizing Unit <receive>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd".
        C_DUPLEX = 1
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/receive.vhd" line 271: Output port <Fifo_full> of the instance <INST_RX_INTRFCE> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rxCrcEn_d1>.
    Found 6-bit register for signal <emac_rx_rd_data_d1>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <receive> synthesized.

Synthesizing Unit <rx_statemachine>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_statemachine.vhd".
        C_DUPLEX = 1
WARNING:Xst:647 - Input <Emac_rx_rd_data_d1<4:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_DPM_rd_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <checkingBroadcastAdr_reg>.
    Found 4-bit register for signal <Mac_addr_ram_addr_rd>.
    Found 7-bit register for signal <pkt_length_cnt>.
    Found 1-bit register for signal <busFifoData_is_5_d1>.
    Found 4-bit register for signal <rdDestAddrNib_D_t_q>.
    Found finite state machine <FSM_0> for signal <rdDestAddrNib_D_t_q>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 86                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | state_machine_rst_goto_startReadDestAdrNib_1_OR_26_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit subtractor for signal <GND_14_o_GND_14_o_sub_42_OUT<6:0>> created at line 987.
    Found 4-bit comparator equal for signal <Mac_addr_ram_data[0]_Emac_rx_rd_data_d1[0]_equal_40_o> created at line 962
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_statemachine> synthesized.

Synthesizing Unit <rx_intrfce>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd".
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <InternalWrapEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Wr_count> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Rd_count> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Almost_full> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Almost_empty> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Rd_err> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Wr_ack> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/rx_intrfce.vhd" line 212: Output port <Wr_err> of the instance <I_RX_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <rx_intrfce> synthesized.

Synthesizing Unit <async_fifo_fg>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd".
        C_ALLOW_2N_DEPTH = 0
        C_FAMILY = "spartan6"
        C_DATA_WIDTH = 6
        C_ENABLE_RLOCS = 0
        C_FIFO_DEPTH = 15
        C_HAS_ALMOST_EMPTY = 0
        C_HAS_ALMOST_FULL = 0
        C_HAS_RD_ACK = 1
        C_HAS_RD_COUNT = 0
        C_HAS_RD_ERR = 0
        C_HAS_WR_ACK = 0
        C_HAS_WR_COUNT = 0
        C_HAS_WR_ERR = 0
        C_RD_ACK_LOW = 0
        C_RD_COUNT_WIDTH = 2
        C_RD_ERR_LOW = 0
        C_USE_EMBEDDED_REG = 0
        C_PRELOAD_REGS = 0
        C_PRELOAD_LATENCY = 1
        C_USE_BLOCKMEM = 0
        C_WR_ACK_LOW = 0
        C_WR_COUNT_WIDTH = 2
        C_WR_ERR_LOW = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.fifo_generator_v9_3.fifo_generator_v9_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BRESP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWADDR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWLEN> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWSIZE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWBURST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWLOCK> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWCACHE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWPROT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWQOS> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWREGION> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WSTRB> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RRESP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARADDR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARLEN> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARSIZE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARBURST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARLOCK> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARCACHE> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARPROT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARQOS> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARREGION> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TDATA> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TSTRB> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TKEEP> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TDEST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TUSER> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_WR_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_RD_DATA_COUNT> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_AWREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_WREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_BVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_AWVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_WVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_BREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_ARREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXI_RVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_ARVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXI_RREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <S_AXIS_TREADY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TVALID> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <M_AXIS_TLAST> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AW_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_W_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_B_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_AR_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXI_R_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_SBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_DBITERR> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_OVERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_UNDERFLOW> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_PROG_FULL> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" line 646: Output port <AXIS_PROG_EMPTY> of the instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <async_fifo_fg> synthesized.

Synthesizing Unit <crcgenrx>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgenrx.vhd".
    Found 32-bit register for signal <crc_local>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crcgenrx> synthesized.

Synthesizing Unit <transmit>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd".
        C_DUPLEX = 1
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 347: Output port <Fifo_rd_ack> of the instance <INST_TX_INTRFCE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 347: Output port <Fifo_almost_empty> of the instance <INST_TX_INTRFCE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 499: Output port <InitBackoff> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 499: Output port <TxExcessDefrlRst> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 499: Output port <TxLateColnRst> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 499: Output port <TxColRetryCntRst_n> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/transmit.vhd" line 499: Output port <TxColRetryCntEnbl> of the instance <INST_TX_STATE_MACHINE> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <phy_tx_en_i>.
    Found 1-bit register for signal <fifo_tx_en>.
    Found 4-bit register for signal <emac_tx_wr_data_d1>.
    Found 1-bit register for signal <emac_tx_wr_d1>.
    Found 1-bit register for signal <txcrcen_d1>.
    Found 12-bit register for signal <txNibbleCnt_pad>.
    Found 12-bit subtractor for signal <GND_546_o_GND_546_o_sub_16_OUT<11:0>> created at line 490.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <transmit> synthesized.

Synthesizing Unit <crcgentx>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcgentx.vhd".
    Summary:
Unit <crcgentx> synthesized.

Synthesizing Unit <crcnibshiftreg>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/crcnibshiftreg.vhd".
    Found 32-bit register for signal <nibData>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <crcnibshiftreg> synthesized.

Synthesizing Unit <tx_intrfce>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd".
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Wr_count> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Rd_count> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Almost_full> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Almost_empty> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Rd_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Rd_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Wr_ack> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_intrfce.vhd" line 216: Output port <Wr_err> of the instance <I_TX_FIFO> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Fifo_rd_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Fifo_almost_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <tx_intrfce> synthesized.

Synthesizing Unit <mux_onehot_f>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd".
        C_DW = 4
        C_NB = 6
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <mux_onehot_f> synthesized.

Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 12
        C_RESET_VALUE = "000000000000"
        C_LD_WIDTH = 12
        C_LD_OFFSET = 0
        C_AD_WIDTH = 12
        C_AD_OFFSET = 0
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
	inferred  12 Multiplexer(s).
Unit <ld_arith_reg_1> synthesized.

Synthesizing Unit <tx_statemachine>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd".
        C_DUPLEX = 1
WARNING:Xst:647 - Input <BusFifoWrNibbleCnt<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TxRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Tx_pong_ping_l> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/tx_statemachine.vhd" line 501: Output port <Cntout> of the instance <PRE_SFD_count> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Tx_DPM_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <busFifoWrCntRst_reg>.
    Found 1-bit register for signal <retrying_reg>.
    Found 1-bit register for signal <txCrcEn_reg>.
    Found 1-bit register for signal <transmit_start_reg>.
    Found 1-bit register for signal <mac_program_start_reg>.
    Found 1-bit register for signal <Mac_addr_ram_we>.
    Found 4-bit register for signal <Mac_addr_ram_addr_wr>.
    Found 1-bit register for signal <phytx_en_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <tx_statemachine> synthesized.

Synthesizing Unit <cntr5bit>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/cntr5bit.vhd".
    Found 1-bit register for signal <zero_i>.
    Found 5-bit register for signal <count>.
    Found 5-bit subtractor for signal <GND_565_o_GND_565_o_sub_2_OUT<4:0>> created at line 182.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <cntr5bit> synthesized.

Synthesizing Unit <deferral>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd".
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" line 192: Output port <Cntout> of the instance <inst_ifgp1_count> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/deferral.vhd" line 206: Output port <Cntout> of the instance <inst_ifgp2_count> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <deferral> synthesized.

Synthesizing Unit <defer_state>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/defer_state.vhd".
    Found 2-bit register for signal <thisState>.
    Found finite state machine <FSM_1> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst_Txrst_OR_269_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | loadcntr                                       |
    | Power Up State     | loadcntr                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <defer_state> synthesized.

Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = true
        C_REG_WIDTH = 12
        C_RESET_VALUE = "000000000000"
        C_LD_WIDTH = 12
        C_LD_OFFSET = 0
        C_AD_WIDTH = 12
        C_AD_OFFSET = 0
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
	inferred  12 Multiplexer(s).
Unit <ld_arith_reg_2> synthesized.

Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd".
        C_ADD_SUB_NOT = false
        C_REG_WIDTH = 4
        C_RESET_VALUE = "1000"
        C_LD_WIDTH = 4
        C_LD_OFFSET = 0
        C_AD_WIDTH = 4
        C_AD_OFFSET = 0
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" line 294: Output port <O> of the instance <PERBIT_GEN[0].MUXCY_i1> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <ld_arith_reg_3> synthesized.

Synthesizing Unit <MacAddrRAM>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/macaddrram.vhd".
        MACAddr = "000000000000000001011110000000001111101011001110"
        Filler = "0000000000000000"
    Summary:
	no macro.
Unit <MacAddrRAM> synthesized.

Synthesizing Unit <ram16x4>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/ram16x4.vhd".
        INIT_00 = "0000000000000000"
        INIT_01 = "1110010100000000"
        INIT_02 = "1010111111101100"
        INIT_03 = "0000000000000000"
    Set property "INIT = 0220" for instance <ram16x1_0>.
    Set property "INIT = 0710" for instance <ram16x1_1>.
    Set property "INIT = 0E30" for instance <ram16x1_2>.
    Set property "INIT = 0F10" for instance <ram16x1_3>.
    Summary:
	no macro.
Unit <ram16x4> synthesized.

Synthesizing Unit <emac_dpram>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd".
        C_FAMILY = "spartan6"
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" line 361: Output port <dbiterr> of the instance <dpram_blkmem> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/emac_dpram.vhd" line 361: Output port <sbiterr> of the instance <dpram_blkmem> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <emac_dpram> synthesized.

Synthesizing Unit <blk_mem_gen_wrapper>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd".
        c_family = "spartan6"
        c_xdevicefamily = "spartan6"
        c_mem_type = 2
        c_algorithm = 1
        c_prim_type = 1
        c_byte_size = 8
        c_sim_collision_check = "NONE"
        c_common_clk = 1
        c_disable_warn_bhv_coll = 1
        c_disable_warn_bhv_range = 1
        c_load_init_file = 0
        c_init_file_name = "no_coe_file_loaded"
        c_use_default_data = 0
        c_default_data = "0"
        c_has_mem_output_regs_a = 0
        c_has_mux_output_regs_a = 0
        c_write_width_a = 4
        c_read_width_a = 4
        c_write_depth_a = 4096
        c_read_depth_a = 4096
        c_addra_width = 12
        c_write_mode_a = "READ_FIRST"
        c_has_ena = 1
        c_has_regcea = 1
        c_has_ssra = 0
        c_sinita_val = "0"
        c_use_byte_wea = 0
        c_wea_width = 1
        c_has_mem_output_regs_b = 0
        c_has_mux_output_regs_b = 0
        c_write_width_b = 32
        c_read_width_b = 32
        c_write_depth_b = 512
        c_read_depth_b = 512
        c_addrb_width = 9
        c_write_mode_b = "READ_FIRST"
        c_has_enb = 1
        c_has_regceb = 1
        c_has_ssrb = 0
        c_sinitb_val = "0"
        c_use_byte_web = 0
        c_web_width = 1
        c_mux_pipeline_stages = 0
        c_use_ecc = 0
        c_use_ramb16bwer_rst_bhv = 0
    Set property "GENERATOR_DEFAULT = generatecore com.xilinx.ip.blk_mem_gen_v7_3.blk_mem_gen_v7_3 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_virtex5_to=virtex4 map_spartan3a_to=spartan3e spartan3an_to=spartan3e spartan3adsp_to=spartan3e " for instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN>.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <RDADDRECC> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BRESP> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RDATA> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RRESP> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RDADDRECC> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_AWREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_WREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_BVALID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_ARREADY> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RLAST> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_RVALID> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_SBITERR> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" line 561: Output port <S_AXI_DBITERR> of the instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <blk_mem_gen_wrapper> synthesized.

Synthesizing Unit <mdio_if>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/mdio_if.vhd".
    Found 1-bit register for signal <mdio_in_reg1>.
    Found 1-bit register for signal <mdio_in_reg2>.
    Found 1-bit register for signal <mdio_en_reg>.
    Found 1-bit register for signal <PHY_MDIO_T>.
    Found 1-bit register for signal <PHY_MDIO_O>.
    Found 1-bit register for signal <mdio_idle>.
    Found 1-bit register for signal <MDIO_RD_DATA<15>>.
    Found 1-bit register for signal <MDIO_RD_DATA<14>>.
    Found 1-bit register for signal <MDIO_RD_DATA<13>>.
    Found 1-bit register for signal <MDIO_RD_DATA<12>>.
    Found 1-bit register for signal <MDIO_RD_DATA<11>>.
    Found 1-bit register for signal <MDIO_RD_DATA<10>>.
    Found 1-bit register for signal <MDIO_RD_DATA<9>>.
    Found 1-bit register for signal <MDIO_RD_DATA<8>>.
    Found 1-bit register for signal <MDIO_RD_DATA<7>>.
    Found 1-bit register for signal <MDIO_RD_DATA<6>>.
    Found 1-bit register for signal <MDIO_RD_DATA<5>>.
    Found 1-bit register for signal <MDIO_RD_DATA<4>>.
    Found 1-bit register for signal <MDIO_RD_DATA<3>>.
    Found 1-bit register for signal <MDIO_RD_DATA<2>>.
    Found 1-bit register for signal <MDIO_RD_DATA<1>>.
    Found 1-bit register for signal <MDIO_RD_DATA<0>>.
    Found 6-bit register for signal <clk_cnt>.
    Found 4-bit register for signal <mdio_state>.
    Found 6-bit register for signal <ld_cnt_data_reg>.
    Found 1-bit register for signal <ld_cnt_en_reg>.
    Found 1-bit register for signal <mdio_clk_reg>.
    Found finite state machine <FSM_2> for signal <mdio_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 46                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_731_o_GND_731_o_sub_1_OUT<5:0>> created at line 350.
    Found 1-bit 5-to-1 multiplexer for signal <clk_cnt[2]_X_37_o_Mux_15_o> created at line 462.
    Found 1-bit 5-to-1 multiplexer for signal <clk_cnt[2]_X_37_o_Mux_19_o> created at line 473.
    Found 1-bit 16-to-1 multiplexer for signal <clk_cnt[3]_MDIO_WR_DATA[15]_Mux_23_o> created at line 508.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  41 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mdio_if> synthesized.

Synthesizing Unit <axi_interface>.
    Related source file is "C:/Xilinx/14.5/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_ethernetlite_v1_01_b/hdl/vhdl/axi_interface.vhd".
        C_FAMILY = "spartan6"
        C_S_AXI_PROTOCOL = "AXI4"
        C_S_AXI_ID_WIDTH = 1
        C_S_AXI_ADDR_WIDTH = 13
        C_S_AXI_DATA_WIDTH = 32
WARNING:Xst:647 - Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_AWCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXI_ARCACHE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <awready_i>.
    Found 1-bit register for signal <arready_i>.
    Found 1-bit register for signal <S_AXI_RVALID>.
    Found 1-bit register for signal <S_AXI_RLAST>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <read_req>.
    Found 13-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <wid>.
    Found 1-bit register for signal <bvalid>.
    Found 1-bit register for signal <rid>.
    Found 8-bit register for signal <read_burst_cntr>.
    Found 8-bit register for signal <read_burst_length>.
    Found 1-bit register for signal <rvalid>.
    Found 1-bit register for signal <read_req_d1>.
    Found 32-bit register for signal <S_AXI_RDATA>.
    Found 13-bit adder for signal <bus2ip_addr_i[12]_GND_734_o_add_14_OUT> created at line 519.
    Found 8-bit subtractor for signal <GND_734_o_GND_734_o_sub_22_OUT<7:0>> created at line 581.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <axi_interface> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
 5-bit subtractor                                      : 3
 6-bit subtractor                                      : 2
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
# Registers                                            : 96
 1-bit register                                        : 68
 12-bit register                                       : 3
 13-bit register                                       : 1
 16-bit register                                       : 3
 32-bit register                                       : 5
 4-bit register                                        : 3
 5-bit register                                        : 5
 6-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 114
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 70
 1-bit 5-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 14
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3
# Xors                                                 : 100
 1-bit xor2                                            : 94
 1-bit xor3                                            : 6

=========================================================================
Qt: Untested Windows version 6.2 detected!
Release 14.5 - generatecore $Revision: 1.69 $ (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   'C:\Xilinx\14.5\ISE_DS\EDK\coregen' is not a valid directory
INFO:encore:403 - Generating cell 'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'
   of component 'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3' using IPEngine
   generatecore flow.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'...
Generating implementation netlist for
'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'...
INFO:sim - Pre-processing HDL files for
   'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'...
Running synthesis for 'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3'.

End of process call...
Qt: Untested Windows version 6.2 detected!
Release 14.5 - generatecore $Revision: 1.69 $ (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:coreutil:1006 - Xilinx repository path
   'C:\Xilinx\14.5\ISE_DS\EDK\coregen' is not a valid directory
INFO:encore:403 - Generating cell
   'mpu_ethernet_lite_wrapper_fifo_generator_v9_3' of component
   'mpu_ethernet_lite_wrapper_fifo_generator_v9_3' using IPEngine generatecore
   flow.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.5/ISE_DS/EDK/aartix7/data/aartix7.acd> with local file
<C:/Xilinx/14.5/ISE_DS/ISE/aartix7/data/aartix7.acd>
INFO:sim:172 - Generating IP...
Delivering EJava files for 'mpu_ethernet_lite_wrapper_fifo_generator_v9_3'...
Generating implementation netlist for
'mpu_ethernet_lite_wrapper_fifo_generator_v9_3'...
INFO:sim - Pre-processing HDL files for
   'mpu_ethernet_lite_wrapper_fifo_generator_v9_3'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'mpu_ethernet_lite_wrapper_fifo_generator_v9_3'
Running ngcbuild...
Moving files to output directory...
Finished moving files to output directory
Successfully generated unit 'mpu_ethernet_lite_wrapper_fifo_generator_v9_3'.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3.ngc>.
Reading core <../implementation/mpu_ethernet_lite_wrapper_fifo_generator_v9_3.ngc>.
Loading core <mpu_ethernet_lite_wrapper_blk_mem_gen_v7_3> for timing and area information for instance <V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN>.
Loading core <mpu_ethernet_lite_wrapper_fifo_generator_v9_3> for timing and area information for instance <LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM>.

Synthesizing (advanced) Unit <axi_interface>.
The following registers are absorbed into counter <read_burst_cntr>: 1 register on signal <read_burst_cntr>.
Unit <axi_interface> synthesized (advanced).

Synthesizing (advanced) Unit <cntr5bit>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <cntr5bit> synthesized (advanced).

Synthesizing (advanced) Unit <emac>.
The following registers are absorbed into counter <txbuffer_addr>: 1 register on signal <txbuffer_addr>.
The following registers are absorbed into counter <rxbuffer_addr>: 1 register on signal <rxbuffer_addr>.
Unit <emac> synthesized (advanced).

Synthesizing (advanced) Unit <mdio_if>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <mdio_if> synthesized (advanced).

Synthesizing (advanced) Unit <rx_statemachine>.
The following registers are absorbed into counter <pkt_length_cnt>: 1 register on signal <pkt_length_cnt>.
Unit <rx_statemachine> synthesized (advanced).

Synthesizing (advanced) Unit <transmit>.
The following registers are absorbed into counter <txNibbleCnt_pad>: 1 register on signal <txNibbleCnt_pad>.
Unit <transmit> synthesized (advanced).

Synthesizing (advanced) Unit <xemac>.
The following registers are absorbed into counter <MDIO_GEN.clk_cnt>: 1 register on signal <MDIO_GEN.clk_cnt>.
Unit <xemac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 13-bit adder                                          : 1
# Counters                                             : 10
 12-bit down counter                                   : 1
 12-bit up counter                                     : 2
 5-bit down counter                                    : 3
 6-bit down counter                                    : 2
 7-bit down counter                                    : 1
 8-bit down counter                                    : 1
# Registers                                            : 433
 Flip-Flops                                            : 433
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 106
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 70
 1-bit 5-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 14
 5-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 3
# Xors                                                 : 100
 1-bit xor2                                            : 94
 1-bit xor3                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <status_reg_0> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ld_cnt_data_reg_5> has a constant value of 0 in block <mdio_if>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/FSM_0> on signal <rdDestAddrNib_D_t_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_Lite/XEMAC_I/EMAC_I/TX/FSM_1> on signal <thisState[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 loadcntr      | 00
 startifgp1cnt | 01
 startifgp2cnt | 11
 cntdone       | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/FSM_2> on signal <mdio_state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 0000
 preamble | 0001
 st1      | 0010
 st2      | 0011
 op1      | 0100
 op2      | 0101
 ta1      | 0110
 ta2      | 0111
 phy_addr | 1000
 reg_addr | 1001
 write    | 1010
 read     | 1011
 done     | 1100
----------------------
WARNING:Xst:1710 - FF/Latch <reg_data_out_30> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_29> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_28> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_27> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_26> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_25> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_24> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_23> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_22> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_21> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_20> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_19> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_18> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_17> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_data_out_16> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_31> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_30> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_29> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_28> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_27> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_26> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_25> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_24> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_23> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_22> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_21> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_20> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_19> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_18> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_17> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mdio_data_out_16> (without init value) has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ld_cnt_data_reg_0> in Unit <mdio_if> is equivalent to the following 2 FFs/Latches, which will be removed : <ld_cnt_data_reg_1> <ld_cnt_data_reg_3> 

Optimizing unit <mpu_ethernet_lite_wrapper> ...

Optimizing unit <axi_ethernetlite> ...

Optimizing unit <axi_interface> ...

Optimizing unit <xemac> ...
WARNING:Xst:1293 - FF/Latch <MDIO_GEN.clk_cnt_5> has a constant value of 0 in block <xemac>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <emac> ...

Optimizing unit <receive> ...

Optimizing unit <rx_statemachine> ...

Optimizing unit <crcgenrx> ...

Optimizing unit <transmit> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <crcgentx> ...

Optimizing unit <crcnibshiftreg> ...

Optimizing unit <tx_statemachine> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <mux_onehot_f> ...

Optimizing unit <mdio_if> ...
WARNING:Xst:2677 - Node <Ethernet_Lite/I_AXI_NATIVE_IPIF/bus2ip_addr_i_1> of sequential type is unconnected in block <mpu_ethernet_lite_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_Lite/I_AXI_NATIVE_IPIF/bus2ip_addr_i_0> of sequential type is unconnected in block <mpu_ethernet_lite_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_4> of sequential type is unconnected in block <mpu_ethernet_lite_wrapper>.
WARNING:Xst:2677 - Node <Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_d1_5> of sequential type is unconnected in block <mpu_ethernet_lite_wrapper>.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/clk_cnt_5> has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/retrying_reg> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/txcrcen_d1> in Unit <mpu_ethernet_lite_wrapper> is equivalent to the following FF/Latch, which will be removed : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/txCrcEn_reg> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mpu_ethernet_lite_wrapper, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <mpu_ethernet_lite_wrapper> is equivalent to the following 2 FFs/Latches : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <Ethernet_Lite/XEMAC_I/TX_DONE_D1_I> in Unit <mpu_ethernet_lite_wrapper> is equivalent to the following FF/Latch : <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 476
 Flip-Flops                                            : 476

=========================================================================
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE23A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE22A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE20A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE18A> (without init value) has a constant value of 0 in block <mpu_ethernet_lite_wrapper>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mpu_ethernet_lite_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 900
#      GND                         : 5
#      INV                         : 12
#      LUT1                        : 20
#      LUT2                        : 106
#      LUT3                        : 132
#      LUT4                        : 82
#      LUT5                        : 118
#      LUT6                        : 243
#      MULT_AND                    : 28
#      MUXCY                       : 76
#      MUXF7                       : 4
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 618
#      FD                          : 16
#      FDC                         : 70
#      FDCE                        : 40
#      FDP                         : 18
#      FDPE                        : 6
#      FDR                         : 159
#      FDRE                        : 255
#      FDS                         : 5
#      FDSE                        : 49
# RAMS                             : 8
#      RAM16X1S                    : 4
#      RAM32M                      : 2
#      RAMB16BWER                  : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             607  out of  54576     1%  
 Number of Slice LUTs:                  725  out of  27288     2%  
    Number used as Logic:               713  out of  27288     2%  
    Number used as Memory:               12  out of   6408     0%  
       Number used as RAM:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    890
   Number with an unused Flip Flop:     283  out of    890    31%  
   Number with an unused LUT:           165  out of    890    18%  
   Number of fully used LUT-FF pairs:   442  out of    890    49%  
   Number of unique control sets:        62

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                   0  out of    218     0%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------------+-------+
PHY_rx_clk                         | NONE(Ethernet_Lite/IOFFS_GEN2.RER_FF)                  | 40    |
PHY_tx_clk                         | NONE(Ethernet_Lite/IOFFS_GEN2.TEN_FF)                  | 45    |
S_AXI_ACLK                         | NONE(Ethernet_Lite/I_AXI_NATIVE_IPIF/read_burst_cntr_7)| 541   |
-----------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.781ns (Maximum Frequency: 172.966MHz)
   Minimum input arrival time before clock: 3.117ns
   Maximum output required time after clock: 1.663ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_tx_clk'
  Clock period: 3.201ns (frequency: 312.354MHz)
  Total number of paths / destination ports: 153 / 85
-------------------------------------------------------------------------
Delay:               1.601ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      PHY_tx_clk falling
  Destination Clock: PHY_tx_clk rising

  Data Path: Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Ethernet_Lite/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.849  Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.203   0.000  Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Ethernet_Lite/phy_tx_data_i<3>)
     FDRE:D                    0.102          Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.601ns (0.752ns logic, 0.849ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'S_AXI_ACLK'
  Clock period: 5.781ns (frequency: 172.966MHz)
  Total number of paths / destination ports: 11648 / 1037
-------------------------------------------------------------------------
Delay:               5.781ns (Levels of Logic = 6)
  Source:            Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 (FF)
  Destination:       Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0 (FF)
  Source Clock:      S_AXI_ACLK rising
  Destination Clock: S_AXI_ACLK rising

  Data Path: Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 to Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             29   0.447   1.250  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1 (VALID)
     end scope: 'Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:VALID'
     LUT2:I1->O            1   0.205   0.808  Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_data[0]_Emac_rx_rd_data_d1[0]_equal_40_o4_SW2_SW1 (N167)
     LUT6:I3->O            3   0.205   0.651  Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/bcastAddrGood_ucastAddrGood_OR_58_o1_SW1 (N152)
     LUT6:I5->O            1   0.205   0.684  Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/bcastAddrGood_ucastAddrGood_OR_58_o1_SW0_SW1 (N176)
     LUT6:I4->O            5   0.203   0.819  Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd3-In1 (Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_FSM_FFd3-In)
     LUT6:I4->O            1   0.203   0.000  Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t_q_rdDestAddrNib_D_t[0]_GND_14_o_wide_mux_34_OUT<3>1 (Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rdDestAddrNib_D_t[0]_GND_14_o_wide_mux_34_OUT<3>)
     FDR:D                     0.102          Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_0
    ----------------------------------------
    Total                      5.781ns (1.570ns logic, 4.211ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_rx_clk'
  Clock period: 2.658ns (frequency: 376.265MHz)
  Total number of paths / destination ports: 124 / 78
-------------------------------------------------------------------------
Delay:               1.329ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:       Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      PHY_rx_clk rising
  Destination Clock: PHY_rx_clk falling

  Data Path: Ethernet_Lite/IOFFS_GEN2.RER_FF to Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.579  Ethernet_Lite/IOFFS_GEN2.RER_FF (Ethernet_Lite/phy_rx_er_reg)
     begin scope: 'Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     RAM32M:DIA0               0.303          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.329ns (0.750ns logic, 0.579ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              2.708ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: PHY_rx_clk rising

  Data Path: S_AXI_ARESETN to Ethernet_Lite/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O            318   0.206   2.072  Ethernet_Lite/bus_rst1_INV_0 (Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv)
     FDRE:R                    0.430          Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      2.708ns (0.636ns logic, 2.072ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.708ns (Levels of Logic = 1)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination Clock: PHY_tx_clk rising

  Data Path: S_AXI_ARESETN to Ethernet_Lite/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O            318   0.206   2.072  Ethernet_Lite/bus_rst1_INV_0 (Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv)
     FDRE:R                    0.430          Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      2.708ns (0.636ns logic, 2.072ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 1036 / 795
-------------------------------------------------------------------------
Offset:              3.117ns (Levels of Logic = 4)
  Source:            S_AXI_RREADY (PAD)
  Destination:       Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination Clock: S_AXI_ACLK rising

  Data Path: S_AXI_RREADY to Ethernet_Lite/XEMAC_I/RX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O           10   0.205   0.857  Ethernet_Lite/I_AXI_NATIVE_IPIF/bus2ip_rdce_i1 (Ethernet_Lite/bus2ip_rdce)
     LUT6:I5->O            2   0.205   0.617  Ethernet_Lite/XEMAC_I/RX_PING/ce_b_i11 (Ethernet_Lite/XEMAC_I/RX_PING/ce_b_i1)
     LUT4:I3->O            1   0.205   0.579  Ethernet_Lite/XEMAC_I/TX_PING/ce_b_i1 (Ethernet_Lite/XEMAC_I/TX_PING/ce_b_i)
     begin scope: 'Ethernet_Lite/XEMAC_I/TX_PING/dpram_blkmem/V6_S6_AND_LATER.I_TRUE_DUAL_PORT_BLK_MEM_GEN:ENB'
     RAMB16BWER:ENB            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    ----------------------------------------
    Total                      3.117ns (1.064ns logic, 2.053ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S_AXI_ACLK'
  Total number of paths / destination ports: 45 / 44
-------------------------------------------------------------------------
Offset:              1.663ns (Levels of Logic = 1)
  Source:            Ethernet_Lite/XEMAC_I/MDIO_GEN.mdio_clk_i (FF)
  Destination:       PHY_MDC (PAD)
  Source Clock:      S_AXI_ACLK rising

  Data Path: Ethernet_Lite/XEMAC_I/MDIO_GEN.mdio_clk_i to PHY_MDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.447   1.013  Ethernet_Lite/XEMAC_I/MDIO_GEN.mdio_clk_i (Ethernet_Lite/XEMAC_I/MDIO_GEN.mdio_clk_i)
     LUT2:I0->O            0   0.203   0.000  Ethernet_Lite/XEMAC_I/MDIO_GEN.MDIO_IF_I/PHY_MDC1 (PHY_MDC)
    ----------------------------------------
    Total                      1.663ns (0.650ns logic, 1.013ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.447ns (Levels of Logic = 0)
  Source:            Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       PHY_tx_data<3> (PAD)
  Source Clock:      PHY_tx_clk rising

  Data Path: Ethernet_Lite/IOFFS_GEN[3].TX_FF_I to PHY_tx_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.447   0.000  Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
    ----------------------------------------
    Total                      0.447ns (0.447ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            S_AXI_ARESETN (PAD)
  Destination:       PHY_rst_n (PAD)

  Data Path: S_AXI_ARESETN to PHY_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PHY_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_rx_clk     |         |         |    2.600|         |
S_AXI_ACLK     |         |         |    3.737|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PHY_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_tx_clk     |         |    1.601|    2.892|         |
S_AXI_ACLK     |         |         |    2.644|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock S_AXI_ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_rx_clk     |         |    1.909|         |         |
PHY_tx_clk     |         |    3.282|         |         |
S_AXI_ACLK     |    5.781|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 137.00 secs
Total CPU time to Xst completion: 137.22 secs
 
--> 

Total memory usage is 345472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  185 (   0 filtered)
Number of infos    :  182 (   0 filtered)

