verilog xil_defaultlib --include "../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/ec67/hdl" --include "../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ipshared/70cf/hdl" --include "../../../../zynq_motor_ctrl.srcs/sources_1/bd/cpu/ip/cpu_processing_system7_0_0" \
"../../../bd/cpu/ip/cpu_processing_system7_0_0/sim/cpu_processing_system7_0_0.v" \
"../../../bd/cpu/ip/cpu_xbar_0/sim/cpu_xbar_0.v" \
"../../../bd/cpu/sim/cpu.v" \
"../../../bd/cpu/ip/cpu_auto_pc_0/sim/cpu_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
