synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Sep 27 11:57:43 2021


Command Line:  E:\tools\Iscc\diamond\3.12\ispfpga\bin\nt64\synthesis.exe -f distance_ram.synproj -sdc D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ldc -gui 

Synthesis options:
The -a option is ecp5u.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-25F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-25F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = distance_ram.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = FALSE
Use IO Reg = FALSE (implied)
WARNING - synthesis: Cannot pack registers into I/Os because use_io_insertion is FALSE.
WARNING - synthesis: Ignoring user setting of use_io_reg. Value is set to FALSE.
Use IO Reg = FALSE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram (searchpath added)
Verilog design file = E:/tools/Iscc/diamond/3.12/cae_library/synthesis/verilog/ecp5u.v
Verilog design file = E:/tools/Iscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.v
NGO file = D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ngo
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
-sdc option: SDC file input is D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/tools/iscc/diamond/3.12/cae_library/synthesis/verilog/ecp5u.v. VERI-1482
Analyzing Verilog file e:/tools/iscc/diamond/3.12/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file d:/programs/fpga/c252/c25x_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.v. VERI-1482
Analyzing Verilog file E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): distance_ram
INFO - synthesis: d:/programs/fpga/c252/c25x_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.v(8): compiling module distance_ram. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(959): compiling module PDPW16KD(RESETMODE="ASYNC",CSDECODE_W="0b001"). VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: E:/tools/Iscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'E:/tools/Iscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: E:/tools/Iscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
WARNING - synthesis: There are no design constraints in the file D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ldc
Top-level module name = distance_ram.
WARNING - synthesis: There are no design constraints in the file D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ldc
This ldc file was generated by Clarity Designer!

WARNING - synthesis: d:/programs/fpga/c252/c25x_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.v(122): Removing unused instance _6. VDB-5034
WARNING - synthesis: d:/programs/fpga/c252/c25x_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.v(228): Removing unused instance . VDB-5034



######## GSR will not be inferred in an NGO flow, unless force_gsr=yes.
WARNING - synthesis: There are no design constraints in the file distance_ram_for_lpf.sdc
Writing LPF file D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.lpf.
Results of NGD DRC are available in distance_ram_drc.log.
WARNING - synthesis: DRC checking was skipped because the -ngo option was used.
Writing NGD file D:/programs/fpga/C252/C25X_21092711_encoder/c25x_fpga_ip/distance_ram/distance_ram.ngo.

################### Begin Area Report (distance_ram)######################
Number of register bits => 0 of 24879 (0 % )
GSR => 1
PDPW16KD => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Q[63], loads : 0
  Net : Q[62], loads : 0
  Net : Q[61], loads : 0
  Net : Q[60], loads : 0
  Net : Q[59], loads : 0
  Net : Q[58], loads : 0
  Net : Q[57], loads : 0
  Net : Q[56], loads : 0
  Net : Q[55], loads : 0
  Net : Q[54], loads : 0
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk501 [get_nets WrClock]               |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets RdClock]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.883  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.297  secs
--------------------------------------------------------------
