

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_com.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 registers definition.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="compiler_8h_source.html">cfg/compiler.h</a>&gt;</code><br/>
</div>
<p><a href="lm3s__com_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae57e63d0ea9326349631ba07e0e42183"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_LOAD_R" ref="ae57e63d0ea9326349631ba07e0e42183" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae57e63d0ea9326349631ba07e0e42183">WATCHDOG0_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9405dd67cc3d499f31e7c67c2b40597d"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_VALUE_R" ref="a9405dd67cc3d499f31e7c67c2b40597d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9405dd67cc3d499f31e7c67c2b40597d">WATCHDOG0_VALUE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98abacabf893869799e0bdf89ea713ac"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_CTL_R" ref="a98abacabf893869799e0bdf89ea713ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a98abacabf893869799e0bdf89ea713ac">WATCHDOG0_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a98abc2423288e0bf15917a1ad03049"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_ICR_R" ref="a2a98abc2423288e0bf15917a1ad03049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a98abc2423288e0bf15917a1ad03049">WATCHDOG0_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000000C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c928d0fc7af056f8fdd27c56897e887"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_RIS_R" ref="a7c928d0fc7af056f8fdd27c56897e887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c928d0fc7af056f8fdd27c56897e887">WATCHDOG0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43e2aae74d2bf354694701eb8ce8d426"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_MIS_R" ref="a43e2aae74d2bf354694701eb8ce8d426" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a43e2aae74d2bf354694701eb8ce8d426">WATCHDOG0_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a351175bfcd6ec1bcbaa01313ba82855b"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_TEST_R" ref="a351175bfcd6ec1bcbaa01313ba82855b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a351175bfcd6ec1bcbaa01313ba82855b">WATCHDOG0_TEST_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73ae812c08afeef0b55e368d3a59e58d"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG0_LOCK_R" ref="a73ae812c08afeef0b55e368d3a59e58d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a73ae812c08afeef0b55e368d3a59e58d">WATCHDOG0_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000C00))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (WATCHDOG0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b3013fcf9ba7a6278530f8bb2b46014"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DATA_BITS_R" ref="a5b3013fcf9ba7a6278530f8bb2b46014" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b3013fcf9ba7a6278530f8bb2b46014">GPIO_PORTA_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40004000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab6c9ecc299957bf3eba9696b940b3b9"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DATA_R" ref="aab6c9ecc299957bf3eba9696b940b3b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aab6c9ecc299957bf3eba9696b940b3b9">GPIO_PORTA_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400043FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bd88286093153428dc799f5431ecaa6"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DIR_R" ref="a7bd88286093153428dc799f5431ecaa6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7bd88286093153428dc799f5431ecaa6">GPIO_PORTA_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdaa19016aaead56fe9e9f4dbdb063be"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_IS_R" ref="acdaa19016aaead56fe9e9f4dbdb063be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acdaa19016aaead56fe9e9f4dbdb063be">GPIO_PORTA_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e6fc0238c8df41d89a87b8f093807bf"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_IBE_R" ref="a0e6fc0238c8df41d89a87b8f093807bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0e6fc0238c8df41d89a87b8f093807bf">GPIO_PORTA_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d7c4bbac0295f6c36dfe6423e42240f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_IEV_R" ref="a0d7c4bbac0295f6c36dfe6423e42240f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d7c4bbac0295f6c36dfe6423e42240f">GPIO_PORTA_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000440C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e62e2dc2a886f4911396884f2da5f76"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_IM_R" ref="a6e62e2dc2a886f4911396884f2da5f76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e62e2dc2a886f4911396884f2da5f76">GPIO_PORTA_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9376a9af1ded6c9ccd2402394cd119dc"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_RIS_R" ref="a9376a9af1ded6c9ccd2402394cd119dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9376a9af1ded6c9ccd2402394cd119dc">GPIO_PORTA_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c216a194644f733065b2ee5a75e6ba2"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_MIS_R" ref="a4c216a194644f733065b2ee5a75e6ba2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4c216a194644f733065b2ee5a75e6ba2">GPIO_PORTA_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affe8c4927e1de048ed2f9e58f82fe28b"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_ICR_R" ref="affe8c4927e1de048ed2f9e58f82fe28b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#affe8c4927e1de048ed2f9e58f82fe28b">GPIO_PORTA_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000441C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5b07acb4f1cc3ca489610f8c70f0e95"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_AFSEL_R" ref="af5b07acb4f1cc3ca489610f8c70f0e95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af5b07acb4f1cc3ca489610f8c70f0e95">GPIO_PORTA_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56dd2796abb76c8f58ca69c3b7ab50d8"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DR2R_R" ref="a56dd2796abb76c8f58ca69c3b7ab50d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a56dd2796abb76c8f58ca69c3b7ab50d8">GPIO_PORTA_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ff535d4643c451b9d5038d52b6816e1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DR4R_R" ref="a3ff535d4643c451b9d5038d52b6816e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3ff535d4643c451b9d5038d52b6816e1">GPIO_PORTA_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95d93b22279c12d8dc5d1ad208863dcb"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DR8R_R" ref="a95d93b22279c12d8dc5d1ad208863dcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95d93b22279c12d8dc5d1ad208863dcb">GPIO_PORTA_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1fccd98503194effe0948c11996e1d3"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_ODR_R" ref="ae1fccd98503194effe0948c11996e1d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae1fccd98503194effe0948c11996e1d3">GPIO_PORTA_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000450C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29d38a6471dfec693f9ec4bd7f9550a0"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_PUR_R" ref="a29d38a6471dfec693f9ec4bd7f9550a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a29d38a6471dfec693f9ec4bd7f9550a0">GPIO_PORTA_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0b677bdab618977e4d381c7aba01edc"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_PDR_R" ref="ad0b677bdab618977e4d381c7aba01edc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0b677bdab618977e4d381c7aba01edc">GPIO_PORTA_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f0afa967736918a74d0149d15ac6b33"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_SLR_R" ref="a9f0afa967736918a74d0149d15ac6b33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9f0afa967736918a74d0149d15ac6b33">GPIO_PORTA_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a803f6958edee8ea0e1b655978e66b8e1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_DEN_R" ref="a803f6958edee8ea0e1b655978e66b8e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a803f6958edee8ea0e1b655978e66b8e1">GPIO_PORTA_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000451C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f0f5595c812747799cf9ad570b4169f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_LOCK_R" ref="a6f0f5595c812747799cf9ad570b4169f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6f0f5595c812747799cf9ad570b4169f">GPIO_PORTA_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51a6914055b43c27be9a2bfceee00fc4"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTA_CR_R" ref="a51a6914055b43c27be9a2bfceee00fc4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51a6914055b43c27be9a2bfceee00fc4">GPIO_PORTA_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40004524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTA) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4d9117f7bb0cbd8e04feb33e3e982f0"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DATA_BITS_R" ref="ae4d9117f7bb0cbd8e04feb33e3e982f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4d9117f7bb0cbd8e04feb33e3e982f0">GPIO_PORTB_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40005000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8d764ef0ff488cb4d3aa5ebaed85c63"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DATA_R" ref="aa8d764ef0ff488cb4d3aa5ebaed85c63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa8d764ef0ff488cb4d3aa5ebaed85c63">GPIO_PORTB_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400053FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a1bacf2a566d3044b8796425744fac4"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DIR_R" ref="a8a1bacf2a566d3044b8796425744fac4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a1bacf2a566d3044b8796425744fac4">GPIO_PORTB_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af88a773c516c396fff7933502a316a69"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_IS_R" ref="af88a773c516c396fff7933502a316a69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af88a773c516c396fff7933502a316a69">GPIO_PORTB_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa62c6591a87a691a4624fcfda187cf70"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_IBE_R" ref="aa62c6591a87a691a4624fcfda187cf70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa62c6591a87a691a4624fcfda187cf70">GPIO_PORTB_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1521653f641bc01316b40dd766fba70"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_IEV_R" ref="ad1521653f641bc01316b40dd766fba70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad1521653f641bc01316b40dd766fba70">GPIO_PORTB_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000540C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea9401ccdfc9c389fac3e2eacc044ba5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_IM_R" ref="aea9401ccdfc9c389fac3e2eacc044ba5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aea9401ccdfc9c389fac3e2eacc044ba5">GPIO_PORTB_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e1b69171492f354618e1b1fc48bb50a"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_RIS_R" ref="a9e1b69171492f354618e1b1fc48bb50a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9e1b69171492f354618e1b1fc48bb50a">GPIO_PORTB_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34fd33d7a645a1a21520a6a46667494e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_MIS_R" ref="a34fd33d7a645a1a21520a6a46667494e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a34fd33d7a645a1a21520a6a46667494e">GPIO_PORTB_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab37b472a35307f7848270824c385818c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_ICR_R" ref="ab37b472a35307f7848270824c385818c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab37b472a35307f7848270824c385818c">GPIO_PORTB_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000541C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7022b70050a4f97658dce0aad02d0db1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_AFSEL_R" ref="a7022b70050a4f97658dce0aad02d0db1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7022b70050a4f97658dce0aad02d0db1">GPIO_PORTB_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aae00140fbd711a59384a6471185221"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DR2R_R" ref="a2aae00140fbd711a59384a6471185221" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2aae00140fbd711a59384a6471185221">GPIO_PORTB_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a224dc97b5d3b2f085bb2ed9205d27138"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DR4R_R" ref="a224dc97b5d3b2f085bb2ed9205d27138" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a224dc97b5d3b2f085bb2ed9205d27138">GPIO_PORTB_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd6ffdef6117b255af8e2286b334cc69"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DR8R_R" ref="abd6ffdef6117b255af8e2286b334cc69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abd6ffdef6117b255af8e2286b334cc69">GPIO_PORTB_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e276d326aaff3b009a4fb5c33293998"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_ODR_R" ref="a4e276d326aaff3b009a4fb5c33293998" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4e276d326aaff3b009a4fb5c33293998">GPIO_PORTB_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000550C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfcd28903e52c694028b0359a00f22fb"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_PUR_R" ref="abfcd28903e52c694028b0359a00f22fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abfcd28903e52c694028b0359a00f22fb">GPIO_PORTB_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23167c5334c9f71947da1a234b2f2950"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_PDR_R" ref="a23167c5334c9f71947da1a234b2f2950" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a23167c5334c9f71947da1a234b2f2950">GPIO_PORTB_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad6578121556603b7decda150d543962"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_SLR_R" ref="aad6578121556603b7decda150d543962" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aad6578121556603b7decda150d543962">GPIO_PORTB_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcfeaa888e77b65fe7d8f24151a8e54e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_DEN_R" ref="abcfeaa888e77b65fe7d8f24151a8e54e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abcfeaa888e77b65fe7d8f24151a8e54e">GPIO_PORTB_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000551C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd3c385f1c3122e84bb1695e7bd492c6"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_LOCK_R" ref="afd3c385f1c3122e84bb1695e7bd492c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afd3c385f1c3122e84bb1695e7bd492c6">GPIO_PORTB_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34c7bab0210a3ba8128547736c727969"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTB_CR_R" ref="a34c7bab0210a3ba8128547736c727969" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a34c7bab0210a3ba8128547736c727969">GPIO_PORTB_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40005524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTB) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a798ba6b1379bb2d9298ee0784a78c293"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DATA_BITS_R" ref="a798ba6b1379bb2d9298ee0784a78c293" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a798ba6b1379bb2d9298ee0784a78c293">GPIO_PORTC_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40006000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab20e9dbaab2cc772e0e2e99aed648746"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DATA_R" ref="ab20e9dbaab2cc772e0e2e99aed648746" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab20e9dbaab2cc772e0e2e99aed648746">GPIO_PORTC_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400063FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50980c05ef7be04c5149fa577aadad1c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DIR_R" ref="a50980c05ef7be04c5149fa577aadad1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a50980c05ef7be04c5149fa577aadad1c">GPIO_PORTC_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33eccba4e9d64b7f752b07aab1cffbf0"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_IS_R" ref="a33eccba4e9d64b7f752b07aab1cffbf0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a33eccba4e9d64b7f752b07aab1cffbf0">GPIO_PORTC_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31e036e160db045e0706a8ef690e6aac"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_IBE_R" ref="a31e036e160db045e0706a8ef690e6aac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a31e036e160db045e0706a8ef690e6aac">GPIO_PORTC_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17f5e2279a0f2cbaa5b25b3003d49ab5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_IEV_R" ref="a17f5e2279a0f2cbaa5b25b3003d49ab5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a17f5e2279a0f2cbaa5b25b3003d49ab5">GPIO_PORTC_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000640C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaff544aafda1fb1a3eb3676a83be697"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_IM_R" ref="abaff544aafda1fb1a3eb3676a83be697" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abaff544aafda1fb1a3eb3676a83be697">GPIO_PORTC_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92f9342ac6905390191fe9ec1efd7c35"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_RIS_R" ref="a92f9342ac6905390191fe9ec1efd7c35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92f9342ac6905390191fe9ec1efd7c35">GPIO_PORTC_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a065131eff8db20748b4af5191d444f36"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_MIS_R" ref="a065131eff8db20748b4af5191d444f36" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a065131eff8db20748b4af5191d444f36">GPIO_PORTC_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fb2716cb88231623b019fc35fc717ee"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_ICR_R" ref="a8fb2716cb88231623b019fc35fc717ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8fb2716cb88231623b019fc35fc717ee">GPIO_PORTC_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000641C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebd31e6e018dfc5697d0bdfccfeb7c91"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_AFSEL_R" ref="aebd31e6e018dfc5697d0bdfccfeb7c91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aebd31e6e018dfc5697d0bdfccfeb7c91">GPIO_PORTC_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b73c39f361c6b0fc54e902e3b22ac34"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DR2R_R" ref="a8b73c39f361c6b0fc54e902e3b22ac34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8b73c39f361c6b0fc54e902e3b22ac34">GPIO_PORTC_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dc90e847fbb77c39dd0d7a71289499f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DR4R_R" ref="a2dc90e847fbb77c39dd0d7a71289499f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2dc90e847fbb77c39dd0d7a71289499f">GPIO_PORTC_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1969a1a6657ec4280b38b434d9e9c8cc"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DR8R_R" ref="a1969a1a6657ec4280b38b434d9e9c8cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1969a1a6657ec4280b38b434d9e9c8cc">GPIO_PORTC_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af64ac72b5febc49936749fcb210e0fdd"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_ODR_R" ref="af64ac72b5febc49936749fcb210e0fdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af64ac72b5febc49936749fcb210e0fdd">GPIO_PORTC_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000650C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaef21d498b81a75664998bb184adf04"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_PUR_R" ref="aeaef21d498b81a75664998bb184adf04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeaef21d498b81a75664998bb184adf04">GPIO_PORTC_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9c16e0c069199abee859b72028d4a59"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_PDR_R" ref="ab9c16e0c069199abee859b72028d4a59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab9c16e0c069199abee859b72028d4a59">GPIO_PORTC_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fa3a15f92ec0eae95cbfcf7d8b41a99"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_SLR_R" ref="a8fa3a15f92ec0eae95cbfcf7d8b41a99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8fa3a15f92ec0eae95cbfcf7d8b41a99">GPIO_PORTC_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac13fd6d5ec4afe4147b3458f9b82b929"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_DEN_R" ref="ac13fd6d5ec4afe4147b3458f9b82b929" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac13fd6d5ec4afe4147b3458f9b82b929">GPIO_PORTC_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000651C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dc013d79782d8e4c2764aa868230eda"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_LOCK_R" ref="a0dc013d79782d8e4c2764aa868230eda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0dc013d79782d8e4c2764aa868230eda">GPIO_PORTC_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ece7b0366aa8f64a8d56bb22973358"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTC_CR_R" ref="a02ece7b0366aa8f64a8d56bb22973358" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a02ece7b0366aa8f64a8d56bb22973358">GPIO_PORTC_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40006524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTC) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4ccfddf40588ab8dcb8924babd79527"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DATA_BITS_R" ref="ab4ccfddf40588ab8dcb8924babd79527" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4ccfddf40588ab8dcb8924babd79527">GPIO_PORTD_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40007000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0d3399a138102ee061bca7015c266c1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DATA_R" ref="ad0d3399a138102ee061bca7015c266c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0d3399a138102ee061bca7015c266c1">GPIO_PORTD_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400073FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d6b3cdd74974a77f72f48b850350734"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DIR_R" ref="a6d6b3cdd74974a77f72f48b850350734" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6d6b3cdd74974a77f72f48b850350734">GPIO_PORTD_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b4b43364c49edb08cfba65e0b140bd9"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_IS_R" ref="a0b4b43364c49edb08cfba65e0b140bd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b4b43364c49edb08cfba65e0b140bd9">GPIO_PORTD_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d77cb6ec1cc67a6db490c7264530b32"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_IBE_R" ref="a0d77cb6ec1cc67a6db490c7264530b32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d77cb6ec1cc67a6db490c7264530b32">GPIO_PORTD_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac37caf4b4a81e4cf9d576e18c1c61296"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_IEV_R" ref="ac37caf4b4a81e4cf9d576e18c1c61296" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac37caf4b4a81e4cf9d576e18c1c61296">GPIO_PORTD_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000740C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d2ed74e9fbca881c2e96a3076e63732"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_IM_R" ref="a4d2ed74e9fbca881c2e96a3076e63732" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4d2ed74e9fbca881c2e96a3076e63732">GPIO_PORTD_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb6da64ad4cee5f6fb5258e2710509fa"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_RIS_R" ref="afb6da64ad4cee5f6fb5258e2710509fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb6da64ad4cee5f6fb5258e2710509fa">GPIO_PORTD_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93d1dc4c03f03efed80a541d2544e165"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_MIS_R" ref="a93d1dc4c03f03efed80a541d2544e165" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a93d1dc4c03f03efed80a541d2544e165">GPIO_PORTD_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae19e344d7e4dfa991f699685da0cfc65"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_ICR_R" ref="ae19e344d7e4dfa991f699685da0cfc65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae19e344d7e4dfa991f699685da0cfc65">GPIO_PORTD_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000741C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97eeedd60368782e6374a99071b00779"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_AFSEL_R" ref="a97eeedd60368782e6374a99071b00779" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a97eeedd60368782e6374a99071b00779">GPIO_PORTD_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6a0f8d8028c629fad2b379c2ae651a"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DR2R_R" ref="aca6a0f8d8028c629fad2b379c2ae651a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca6a0f8d8028c629fad2b379c2ae651a">GPIO_PORTD_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8026287b1c6a0f47cf5497357281525"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DR4R_R" ref="ae8026287b1c6a0f47cf5497357281525" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae8026287b1c6a0f47cf5497357281525">GPIO_PORTD_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ec8b15d8a6aa287724f1573f8126f5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DR8R_R" ref="a05ec8b15d8a6aa287724f1573f8126f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a05ec8b15d8a6aa287724f1573f8126f5">GPIO_PORTD_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b4953fa28d41e3442001c64c90abf95"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_ODR_R" ref="a6b4953fa28d41e3442001c64c90abf95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b4953fa28d41e3442001c64c90abf95">GPIO_PORTD_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000750C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf4706f2b9ef14286e79c21ead4734c7"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_PUR_R" ref="acf4706f2b9ef14286e79c21ead4734c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acf4706f2b9ef14286e79c21ead4734c7">GPIO_PORTD_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19a116ac60c7c20221cb19360181bbd7"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_PDR_R" ref="a19a116ac60c7c20221cb19360181bbd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a19a116ac60c7c20221cb19360181bbd7">GPIO_PORTD_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25990af8e360f97d9039ad6b20072910"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_SLR_R" ref="a25990af8e360f97d9039ad6b20072910" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a25990af8e360f97d9039ad6b20072910">GPIO_PORTD_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37a81aa284c08f621656d5a3375dd42e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_DEN_R" ref="a37a81aa284c08f621656d5a3375dd42e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37a81aa284c08f621656d5a3375dd42e">GPIO_PORTD_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000751C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b56aac6d49c15704f5b9ebc8750a1a4"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_LOCK_R" ref="a7b56aac6d49c15704f5b9ebc8750a1a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7b56aac6d49c15704f5b9ebc8750a1a4">GPIO_PORTD_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92b46ca3cdd353e4c93d2fdb364fa47c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTD_CR_R" ref="a92b46ca3cdd353e4c93d2fdb364fa47c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92b46ca3cdd353e4c93d2fdb364fa47c">GPIO_PORTD_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40007524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTD) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e8a93da47e45a642ca63b0909791c6"></a><!-- doxytag: member="lm3s_com.h::SSI0_CR0_R" ref="a37e8a93da47e45a642ca63b0909791c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37e8a93da47e45a642ca63b0909791c6">SSI0_CR0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd9e4a49690496b43c90352335910f65"></a><!-- doxytag: member="lm3s_com.h::SSI0_CR1_R" ref="acd9e4a49690496b43c90352335910f65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acd9e4a49690496b43c90352335910f65">SSI0_CR1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ee80f5c5299bc332d7d7e015420141d"></a><!-- doxytag: member="lm3s_com.h::SSI0_DR_R" ref="a2ee80f5c5299bc332d7d7e015420141d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2ee80f5c5299bc332d7d7e015420141d">SSI0_DR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcd1aa286b4377d15e60459098178a11"></a><!-- doxytag: member="lm3s_com.h::SSI0_SR_R" ref="abcd1aa286b4377d15e60459098178a11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abcd1aa286b4377d15e60459098178a11">SSI0_SR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000800C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62abcca590ab9b26ddc81a75e3198156"></a><!-- doxytag: member="lm3s_com.h::SSI0_CPSR_R" ref="a62abcca590ab9b26ddc81a75e3198156" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a62abcca590ab9b26ddc81a75e3198156">SSI0_CPSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25b7fa5a2d5d0fe13cd827dfa3025852"></a><!-- doxytag: member="lm3s_com.h::SSI0_IM_R" ref="a25b7fa5a2d5d0fe13cd827dfa3025852" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a25b7fa5a2d5d0fe13cd827dfa3025852">SSI0_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4234b23309f8979ff4acb30d07edac7"></a><!-- doxytag: member="lm3s_com.h::SSI0_RIS_R" ref="ae4234b23309f8979ff4acb30d07edac7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4234b23309f8979ff4acb30d07edac7">SSI0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2839ab205e81812195adb0285a813fd3"></a><!-- doxytag: member="lm3s_com.h::SSI0_MIS_R" ref="a2839ab205e81812195adb0285a813fd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2839ab205e81812195adb0285a813fd3">SSI0_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000801C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eae4d5a9c23dffbb458f2528c947ace"></a><!-- doxytag: member="lm3s_com.h::SSI0_ICR_R" ref="a0eae4d5a9c23dffbb458f2528c947ace" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0eae4d5a9c23dffbb458f2528c947ace">SSI0_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40008020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe2adba8d8bf206e1ea45fd2e4ce2f70"></a><!-- doxytag: member="lm3s_com.h::SSI1_CR0_R" ref="afe2adba8d8bf206e1ea45fd2e4ce2f70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe2adba8d8bf206e1ea45fd2e4ce2f70">SSI1_CR0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa30cc3cc67bf2aa14f5670349e1954e0"></a><!-- doxytag: member="lm3s_com.h::SSI1_CR1_R" ref="aa30cc3cc67bf2aa14f5670349e1954e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa30cc3cc67bf2aa14f5670349e1954e0">SSI1_CR1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae289dfbad40d8d445a26b2709eddcdfb"></a><!-- doxytag: member="lm3s_com.h::SSI1_DR_R" ref="ae289dfbad40d8d445a26b2709eddcdfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae289dfbad40d8d445a26b2709eddcdfb">SSI1_DR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9e063ee9ee7a44f3201ea316d3e6e5d"></a><!-- doxytag: member="lm3s_com.h::SSI1_SR_R" ref="ae9e063ee9ee7a44f3201ea316d3e6e5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9e063ee9ee7a44f3201ea316d3e6e5d">SSI1_SR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000900C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bdf589e605dfb910f671bc08a5cdcdb"></a><!-- doxytag: member="lm3s_com.h::SSI1_CPSR_R" ref="a6bdf589e605dfb910f671bc08a5cdcdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6bdf589e605dfb910f671bc08a5cdcdb">SSI1_CPSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecfc6eb117f470a0b1739b2ca46527a3"></a><!-- doxytag: member="lm3s_com.h::SSI1_IM_R" ref="aecfc6eb117f470a0b1739b2ca46527a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aecfc6eb117f470a0b1739b2ca46527a3">SSI1_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd362feee6104b7c594640cc92146c04"></a><!-- doxytag: member="lm3s_com.h::SSI1_RIS_R" ref="acd362feee6104b7c594640cc92146c04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acd362feee6104b7c594640cc92146c04">SSI1_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3b6c2cbb331f52216b9dd57dac5d6bc"></a><!-- doxytag: member="lm3s_com.h::SSI1_MIS_R" ref="af3b6c2cbb331f52216b9dd57dac5d6bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af3b6c2cbb331f52216b9dd57dac5d6bc">SSI1_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000901C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a582b737442dca36dc8c9151bab47f892"></a><!-- doxytag: member="lm3s_com.h::SSI1_ICR_R" ref="a582b737442dca36dc8c9151bab47f892" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a582b737442dca36dc8c9151bab47f892">SSI1_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40009020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI registers (SSI1) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a790578e9f5f0a737207fb693978e557d"></a><!-- doxytag: member="lm3s_com.h::UART0_DR_R" ref="a790578e9f5f0a737207fb693978e557d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a790578e9f5f0a737207fb693978e557d">UART0_DR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d85cebe47a5e7dc1c4992536d1498aa"></a><!-- doxytag: member="lm3s_com.h::UART0_RSR_R" ref="a6d85cebe47a5e7dc1c4992536d1498aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6d85cebe47a5e7dc1c4992536d1498aa">UART0_RSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a299ebd26b9346599fdf71e5aa3806b16"></a><!-- doxytag: member="lm3s_com.h::UART0_ECR_R" ref="a299ebd26b9346599fdf71e5aa3806b16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a299ebd26b9346599fdf71e5aa3806b16">UART0_ECR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae738100d51303b557a9547805432a1c5"></a><!-- doxytag: member="lm3s_com.h::UART0_FR_R" ref="ae738100d51303b557a9547805432a1c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae738100d51303b557a9547805432a1c5">UART0_FR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2847f69c2202fc273d496ee5ad0726b"></a><!-- doxytag: member="lm3s_com.h::UART0_ILPR_R" ref="aa2847f69c2202fc273d496ee5ad0726b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa2847f69c2202fc273d496ee5ad0726b">UART0_ILPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae16c9fb116fb143bda75e5389325ebbe"></a><!-- doxytag: member="lm3s_com.h::UART0_IBRD_R" ref="ae16c9fb116fb143bda75e5389325ebbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae16c9fb116fb143bda75e5389325ebbe">UART0_IBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dd10db3d1bd613f3d8bbf86cc534937"></a><!-- doxytag: member="lm3s_com.h::UART0_FBRD_R" ref="a4dd10db3d1bd613f3d8bbf86cc534937" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4dd10db3d1bd613f3d8bbf86cc534937">UART0_FBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb65c4d58de72b98b81b1358f88d8f62"></a><!-- doxytag: member="lm3s_com.h::UART0_LCRH_R" ref="acb65c4d58de72b98b81b1358f88d8f62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb65c4d58de72b98b81b1358f88d8f62">UART0_LCRH_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C02C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a325cfd8c0c88771955a886d92127372b"></a><!-- doxytag: member="lm3s_com.h::UART0_CTL_R" ref="a325cfd8c0c88771955a886d92127372b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a325cfd8c0c88771955a886d92127372b">UART0_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a695e6a7a75019012f46e99b4ee9fbb91"></a><!-- doxytag: member="lm3s_com.h::UART0_IFLS_R" ref="a695e6a7a75019012f46e99b4ee9fbb91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a695e6a7a75019012f46e99b4ee9fbb91">UART0_IFLS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2d0a1142fb2005e44f21dc0704e17ac"></a><!-- doxytag: member="lm3s_com.h::UART0_IM_R" ref="ae2d0a1142fb2005e44f21dc0704e17ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2d0a1142fb2005e44f21dc0704e17ac">UART0_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d6bdb1353b6b9ee808811af2dd1a3e7"></a><!-- doxytag: member="lm3s_com.h::UART0_RIS_R" ref="a9d6bdb1353b6b9ee808811af2dd1a3e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d6bdb1353b6b9ee808811af2dd1a3e7">UART0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C03C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92e7c42254ef08ad2320b2a879961a65"></a><!-- doxytag: member="lm3s_com.h::UART0_MIS_R" ref="a92e7c42254ef08ad2320b2a879961a65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92e7c42254ef08ad2320b2a879961a65">UART0_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10640b112c27db38978399adb2dbe5ef"></a><!-- doxytag: member="lm3s_com.h::UART0_ICR_R" ref="a10640b112c27db38978399adb2dbe5ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a10640b112c27db38978399adb2dbe5ef">UART0_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000C044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adafb8ccff5dd20ae22dea6e19899f583"></a><!-- doxytag: member="lm3s_com.h::UART1_DR_R" ref="adafb8ccff5dd20ae22dea6e19899f583" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adafb8ccff5dd20ae22dea6e19899f583">UART1_DR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92126b6fc33b71660eb881032b74c1f1"></a><!-- doxytag: member="lm3s_com.h::UART1_RSR_R" ref="a92126b6fc33b71660eb881032b74c1f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92126b6fc33b71660eb881032b74c1f1">UART1_RSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98a3a8d6e1098fe75f321a782ac9f690"></a><!-- doxytag: member="lm3s_com.h::UART1_ECR_R" ref="a98a3a8d6e1098fe75f321a782ac9f690" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a98a3a8d6e1098fe75f321a782ac9f690">UART1_ECR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4e88cb7e1542cf3ae483ce30bf5c594"></a><!-- doxytag: member="lm3s_com.h::UART1_FR_R" ref="af4e88cb7e1542cf3ae483ce30bf5c594" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af4e88cb7e1542cf3ae483ce30bf5c594">UART1_FR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a407872eb2c37e463c1e18a278b3e6118"></a><!-- doxytag: member="lm3s_com.h::UART1_ILPR_R" ref="a407872eb2c37e463c1e18a278b3e6118" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a407872eb2c37e463c1e18a278b3e6118">UART1_ILPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abba599d2019af5bf654bed2fab6a229a"></a><!-- doxytag: member="lm3s_com.h::UART1_IBRD_R" ref="abba599d2019af5bf654bed2fab6a229a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abba599d2019af5bf654bed2fab6a229a">UART1_IBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9eb10c572287ddb7c038c4d8c6dc821"></a><!-- doxytag: member="lm3s_com.h::UART1_FBRD_R" ref="ae9eb10c572287ddb7c038c4d8c6dc821" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9eb10c572287ddb7c038c4d8c6dc821">UART1_FBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29c4846edfb7a32f1134e7474edb570a"></a><!-- doxytag: member="lm3s_com.h::UART1_LCRH_R" ref="a29c4846edfb7a32f1134e7474edb570a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a29c4846edfb7a32f1134e7474edb570a">UART1_LCRH_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D02C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1be96d94ab720a638744c54654bf5829"></a><!-- doxytag: member="lm3s_com.h::UART1_CTL_R" ref="a1be96d94ab720a638744c54654bf5829" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1be96d94ab720a638744c54654bf5829">UART1_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61576c9c161312edfea697201aefc186"></a><!-- doxytag: member="lm3s_com.h::UART1_IFLS_R" ref="a61576c9c161312edfea697201aefc186" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a61576c9c161312edfea697201aefc186">UART1_IFLS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab065808604e4e7c1dd84f3533c04afe7"></a><!-- doxytag: member="lm3s_com.h::UART1_IM_R" ref="ab065808604e4e7c1dd84f3533c04afe7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab065808604e4e7c1dd84f3533c04afe7">UART1_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae8f97620898a1dbbeb4645a2bd802ce"></a><!-- doxytag: member="lm3s_com.h::UART1_RIS_R" ref="aae8f97620898a1dbbeb4645a2bd802ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae8f97620898a1dbbeb4645a2bd802ce">UART1_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D03C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22945f4710ec4e3be53405d020638042"></a><!-- doxytag: member="lm3s_com.h::UART1_MIS_R" ref="a22945f4710ec4e3be53405d020638042" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22945f4710ec4e3be53405d020638042">UART1_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a660e8cf9e6ece816ae413f884486825d"></a><!-- doxytag: member="lm3s_com.h::UART1_ICR_R" ref="a660e8cf9e6ece816ae413f884486825d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a660e8cf9e6ece816ae413f884486825d">UART1_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000D044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART1) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab06006171cb02f784fbcf659438b3764"></a><!-- doxytag: member="lm3s_com.h::UART2_DR_R" ref="ab06006171cb02f784fbcf659438b3764" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab06006171cb02f784fbcf659438b3764">UART2_DR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bfef90ba0c926dfae7b6345400eb72"></a><!-- doxytag: member="lm3s_com.h::UART2_RSR_R" ref="a74bfef90ba0c926dfae7b6345400eb72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a74bfef90ba0c926dfae7b6345400eb72">UART2_RSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a001bd7d0a6720b4ea4fd5661fc23559d"></a><!-- doxytag: member="lm3s_com.h::UART2_ECR_R" ref="a001bd7d0a6720b4ea4fd5661fc23559d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a001bd7d0a6720b4ea4fd5661fc23559d">UART2_ECR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b3ba1b1a2f7a477799fd6769d384aef"></a><!-- doxytag: member="lm3s_com.h::UART2_FR_R" ref="a2b3ba1b1a2f7a477799fd6769d384aef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b3ba1b1a2f7a477799fd6769d384aef">UART2_FR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab656813bae668be8ed9cd62a3826aaf5"></a><!-- doxytag: member="lm3s_com.h::UART2_ILPR_R" ref="ab656813bae668be8ed9cd62a3826aaf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab656813bae668be8ed9cd62a3826aaf5">UART2_ILPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb80a5f30c70ad8a209b0a54db792b3f"></a><!-- doxytag: member="lm3s_com.h::UART2_IBRD_R" ref="acb80a5f30c70ad8a209b0a54db792b3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb80a5f30c70ad8a209b0a54db792b3f">UART2_IBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e3056ec63f1566e01c3566ee1cc9354"></a><!-- doxytag: member="lm3s_com.h::UART2_FBRD_R" ref="a5e3056ec63f1566e01c3566ee1cc9354" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5e3056ec63f1566e01c3566ee1cc9354">UART2_FBRD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3783038d34ef9b0f220fbd97bafe5886"></a><!-- doxytag: member="lm3s_com.h::UART2_LCRH_R" ref="a3783038d34ef9b0f220fbd97bafe5886" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3783038d34ef9b0f220fbd97bafe5886">UART2_LCRH_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E02C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac820c71c788e54750da75e5cdb5d335c"></a><!-- doxytag: member="lm3s_com.h::UART2_CTL_R" ref="ac820c71c788e54750da75e5cdb5d335c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac820c71c788e54750da75e5cdb5d335c">UART2_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade01338122a05cc241d70aef6074cac8"></a><!-- doxytag: member="lm3s_com.h::UART2_IFLS_R" ref="ade01338122a05cc241d70aef6074cac8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ade01338122a05cc241d70aef6074cac8">UART2_IFLS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a800110369b6166b1f3bd557d07e72e37"></a><!-- doxytag: member="lm3s_com.h::UART2_IM_R" ref="a800110369b6166b1f3bd557d07e72e37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a800110369b6166b1f3bd557d07e72e37">UART2_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07caf5bd79ded30034fddc1911129f94"></a><!-- doxytag: member="lm3s_com.h::UART2_RIS_R" ref="a07caf5bd79ded30034fddc1911129f94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a07caf5bd79ded30034fddc1911129f94">UART2_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E03C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89e27eda398af89d27b6ef89c3d61926"></a><!-- doxytag: member="lm3s_com.h::UART2_MIS_R" ref="a89e27eda398af89d27b6ef89c3d61926" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a89e27eda398af89d27b6ef89c3d61926">UART2_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a605e70756ba1f0d0041382c2a467e049"></a><!-- doxytag: member="lm3s_com.h::UART2_ICR_R" ref="a605e70756ba1f0d0041382c2a467e049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a605e70756ba1f0d0041382c2a467e049">UART2_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000E044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers (UART2) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a253a24be8375bdd29af2b756479db7a9"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MSA_R" ref="a253a24be8375bdd29af2b756479db7a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a253a24be8375bdd29af2b756479db7a9">I2C0_MASTER_MSA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0404b8c7a9ec40b80823ca98c3772afa"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SOAR_R" ref="a0404b8c7a9ec40b80823ca98c3772afa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0404b8c7a9ec40b80823ca98c3772afa">I2C0_MASTER_SOAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ed1e0bf99ea0b3b9319dd33eb553a45"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SCSR_R" ref="a5ed1e0bf99ea0b3b9319dd33eb553a45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ed1e0bf99ea0b3b9319dd33eb553a45">I2C0_MASTER_SCSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a316ee61470596fbfe53b90fea8ec3e05"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MCS_R" ref="a316ee61470596fbfe53b90fea8ec3e05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a316ee61470596fbfe53b90fea8ec3e05">I2C0_MASTER_MCS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844e97bbba290735de44772349b26eb8"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SDR_R" ref="a844e97bbba290735de44772349b26eb8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a844e97bbba290735de44772349b26eb8">I2C0_MASTER_SDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dcc77b47cc199bc3c1da5435eab7f5b"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MDR_R" ref="a3dcc77b47cc199bc3c1da5435eab7f5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3dcc77b47cc199bc3c1da5435eab7f5b">I2C0_MASTER_MDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41442ad57b58f63def4707b2ba32ebed"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MTPR_R" ref="a41442ad57b58f63def4707b2ba32ebed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41442ad57b58f63def4707b2ba32ebed">I2C0_MASTER_MTPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002000C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7335960f5a7e10dbce6d175df0f6476f"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SIMR_R" ref="a7335960f5a7e10dbce6d175df0f6476f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7335960f5a7e10dbce6d175df0f6476f">I2C0_MASTER_SIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002000C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5faf742d43826a91cf6c7c777a887171"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SRIS_R" ref="a5faf742d43826a91cf6c7c777a887171" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5faf742d43826a91cf6c7c777a887171">I2C0_MASTER_SRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af57c531c4105072311d59f6ae4e7e6b3"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MIMR_R" ref="af57c531c4105072311d59f6ae4e7e6b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af57c531c4105072311d59f6ae4e7e6b3">I2C0_MASTER_MIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0004410ba086e47937fc5c0f78673553"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MRIS_R" ref="a0004410ba086e47937fc5c0f78673553" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0004410ba086e47937fc5c0f78673553">I2C0_MASTER_MRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86f815e5c07650d780dfda2c3c97b668"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SMIS_R" ref="a86f815e5c07650d780dfda2c3c97b668" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a86f815e5c07650d780dfda2c3c97b668">I2C0_MASTER_SMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3621fb7b9d7395607826cb497192d059"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_SICR_R" ref="a3621fb7b9d7395607826cb497192d059" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3621fb7b9d7395607826cb497192d059">I2C0_MASTER_SICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8f1b983c131aced0d9b6fa92ffbde21"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MMIS_R" ref="af8f1b983c131aced0d9b6fa92ffbde21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af8f1b983c131aced0d9b6fa92ffbde21">I2C0_MASTER_MMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41745960c024807986a164ab0d727d11"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MICR_R" ref="a41745960c024807986a164ab0d727d11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41745960c024807986a164ab0d727d11">I2C0_MASTER_MICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002001C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ed63f5d1270fbb19843c1debd07b057"></a><!-- doxytag: member="lm3s_com.h::I2C0_MASTER_MCR_R" ref="a0ed63f5d1270fbb19843c1debd07b057" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ed63f5d1270fbb19843c1debd07b057">I2C0_MASTER_MCR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 MASTER) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1774ffd04a4926a1295c082de5a0a2e"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MSA_R" ref="aa1774ffd04a4926a1295c082de5a0a2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa1774ffd04a4926a1295c082de5a0a2e">I2C0_SLAVE_MSA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020800))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79b69c2072a8a3acd1c1c4e7583f0915"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SOAR_R" ref="a79b69c2072a8a3acd1c1c4e7583f0915" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a79b69c2072a8a3acd1c1c4e7583f0915">I2C0_SLAVE_SOAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020800))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa8a3dde9d4e7c57b76a1c7ae4861eda"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SCSR_R" ref="afa8a3dde9d4e7c57b76a1c7ae4861eda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afa8a3dde9d4e7c57b76a1c7ae4861eda">I2C0_SLAVE_SCSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020804))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae81dcb3445b400b2031cdd2962b2535b"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MCS_R" ref="ae81dcb3445b400b2031cdd2962b2535b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae81dcb3445b400b2031cdd2962b2535b">I2C0_SLAVE_MCS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020804))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6720f6b9edc290419047298e0296e012"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SDR_R" ref="a6720f6b9edc290419047298e0296e012" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6720f6b9edc290419047298e0296e012">I2C0_SLAVE_SDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020808))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a977bb36df4b3a4bff890788f020da9d3"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MDR_R" ref="a977bb36df4b3a4bff890788f020da9d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a977bb36df4b3a4bff890788f020da9d3">I2C0_SLAVE_MDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020808))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4750265dbf8018d30f18f0804b133641"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MTPR_R" ref="a4750265dbf8018d30f18f0804b133641" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4750265dbf8018d30f18f0804b133641">I2C0_SLAVE_MTPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002080C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca58c7050cd53f5111e0d9a43076c680"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SIMR_R" ref="aca58c7050cd53f5111e0d9a43076c680" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca58c7050cd53f5111e0d9a43076c680">I2C0_SLAVE_SIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002080C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a711e4f60b0424325b111cc2ab59c1c99"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SRIS_R" ref="a711e4f60b0424325b111cc2ab59c1c99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a711e4f60b0424325b111cc2ab59c1c99">I2C0_SLAVE_SRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020810))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80625411db75bdea6d0aeddb33648992"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MIMR_R" ref="a80625411db75bdea6d0aeddb33648992" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a80625411db75bdea6d0aeddb33648992">I2C0_SLAVE_MIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020810))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af98c802fc05e868fad5c46b5d4748888"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MRIS_R" ref="af98c802fc05e868fad5c46b5d4748888" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af98c802fc05e868fad5c46b5d4748888">I2C0_SLAVE_MRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020814))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc3727620a2cfd14ca02810b63294853"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SMIS_R" ref="afc3727620a2cfd14ca02810b63294853" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc3727620a2cfd14ca02810b63294853">I2C0_SLAVE_SMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020814))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ac0a1318823527f88698c1d43f7c28d"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_SICR_R" ref="a0ac0a1318823527f88698c1d43f7c28d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ac0a1318823527f88698c1d43f7c28d">I2C0_SLAVE_SICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020818))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c72473961ccc04a2d2f97651c290d91"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MMIS_R" ref="a1c72473961ccc04a2d2f97651c290d91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1c72473961ccc04a2d2f97651c290d91">I2C0_SLAVE_MMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020818))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8de008728562db82c271d700740f99b4"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MICR_R" ref="a8de008728562db82c271d700740f99b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8de008728562db82c271d700740f99b4">I2C0_SLAVE_MICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002081C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5e7babcb88fab2dcbad06a78f0c12e8"></a><!-- doxytag: member="lm3s_com.h::I2C0_SLAVE_MCR_R" ref="ac5e7babcb88fab2dcbad06a78f0c12e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac5e7babcb88fab2dcbad06a78f0c12e8">I2C0_SLAVE_MCR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40020820))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C0 SLAVE) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60d2a5c2bf36a414c0422d3b3bd0bf39"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MSA_R" ref="a60d2a5c2bf36a414c0422d3b3bd0bf39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60d2a5c2bf36a414c0422d3b3bd0bf39">I2C1_MASTER_MSA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ab302b6ec3a58abc4c8f29896f19950"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SOAR_R" ref="a4ab302b6ec3a58abc4c8f29896f19950" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4ab302b6ec3a58abc4c8f29896f19950">I2C1_MASTER_SOAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5937b76cbc5e89d8a2f4056f4742f7f"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SCSR_R" ref="aa5937b76cbc5e89d8a2f4056f4742f7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa5937b76cbc5e89d8a2f4056f4742f7f">I2C1_MASTER_SCSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb0e4185d26ba9688f5eb6725204ecde"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MCS_R" ref="afb0e4185d26ba9688f5eb6725204ecde" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb0e4185d26ba9688f5eb6725204ecde">I2C1_MASTER_MCS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fc744c35962ac77127a2fc36e1d03fe"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SDR_R" ref="a9fc744c35962ac77127a2fc36e1d03fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9fc744c35962ac77127a2fc36e1d03fe">I2C1_MASTER_SDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b741729732b56f7319be59d135c8d2f"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MDR_R" ref="a1b741729732b56f7319be59d135c8d2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b741729732b56f7319be59d135c8d2f">I2C1_MASTER_MDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf80b296de06ce44d996fe40777f8d9d"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MTPR_R" ref="adf80b296de06ce44d996fe40777f8d9d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adf80b296de06ce44d996fe40777f8d9d">I2C1_MASTER_MTPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002100C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c512cbb8d9475756d7a9ca89aa48b4"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SIMR_R" ref="a01c512cbb8d9475756d7a9ca89aa48b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a01c512cbb8d9475756d7a9ca89aa48b4">I2C1_MASTER_SIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002100C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31a4149b94bd84ddbc798dc1e0c6f874"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SRIS_R" ref="a31a4149b94bd84ddbc798dc1e0c6f874" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a31a4149b94bd84ddbc798dc1e0c6f874">I2C1_MASTER_SRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a339fb1d60734c2c4f3a366639a973c04"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MIMR_R" ref="a339fb1d60734c2c4f3a366639a973c04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a339fb1d60734c2c4f3a366639a973c04">I2C1_MASTER_MIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49badea75453e01c9b7754c294af0dca"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MRIS_R" ref="a49badea75453e01c9b7754c294af0dca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a49badea75453e01c9b7754c294af0dca">I2C1_MASTER_MRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa77bd0af1524b22abb4f91fe1ee79424"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SMIS_R" ref="aa77bd0af1524b22abb4f91fe1ee79424" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa77bd0af1524b22abb4f91fe1ee79424">I2C1_MASTER_SMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe3f255d51e9ecd7afd90771db56fa3a"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_SICR_R" ref="afe3f255d51e9ecd7afd90771db56fa3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe3f255d51e9ecd7afd90771db56fa3a">I2C1_MASTER_SICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f4ac8cd5ebbf01823e8eb5ac382b9aa"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MMIS_R" ref="a6f4ac8cd5ebbf01823e8eb5ac382b9aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6f4ac8cd5ebbf01823e8eb5ac382b9aa">I2C1_MASTER_MMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa17218f290f931dbecf341b99d523397"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MICR_R" ref="aa17218f290f931dbecf341b99d523397" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa17218f290f931dbecf341b99d523397">I2C1_MASTER_MICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002101C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a841054a12324dc9963cd8a2bb998512b"></a><!-- doxytag: member="lm3s_com.h::I2C1_MASTER_MCR_R" ref="a841054a12324dc9963cd8a2bb998512b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a841054a12324dc9963cd8a2bb998512b">I2C1_MASTER_MCR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 MASTER) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ae12d1b81112e635d1186e62831c9f3"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MSA_R" ref="a9ae12d1b81112e635d1186e62831c9f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9ae12d1b81112e635d1186e62831c9f3">I2C1_SLAVE_MSA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021800))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeb634ab1d08fe802f2d2997082b3dcd"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SOAR_R" ref="abeb634ab1d08fe802f2d2997082b3dcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abeb634ab1d08fe802f2d2997082b3dcd">I2C1_SLAVE_SOAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021800))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7662f496eb3d25b1f24998f40d32ec79"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SCSR_R" ref="a7662f496eb3d25b1f24998f40d32ec79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7662f496eb3d25b1f24998f40d32ec79">I2C1_SLAVE_SCSR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021804))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05e5724b1fc3c6b23640a576bbbc3ffb"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MCS_R" ref="a05e5724b1fc3c6b23640a576bbbc3ffb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a05e5724b1fc3c6b23640a576bbbc3ffb">I2C1_SLAVE_MCS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021804))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5143dacdab286c8f040bb0a2734107a1"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SDR_R" ref="a5143dacdab286c8f040bb0a2734107a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5143dacdab286c8f040bb0a2734107a1">I2C1_SLAVE_SDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021808))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6577e75242030c756b0502010fc942bf"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MDR_R" ref="a6577e75242030c756b0502010fc942bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6577e75242030c756b0502010fc942bf">I2C1_SLAVE_MDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021808))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44fd575ae598bd3950d0e4e7025ed439"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MTPR_R" ref="a44fd575ae598bd3950d0e4e7025ed439" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44fd575ae598bd3950d0e4e7025ed439">I2C1_SLAVE_MTPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002180C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4670bc8eabb7d9e42d2cf8eebfb606b4"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SIMR_R" ref="a4670bc8eabb7d9e42d2cf8eebfb606b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4670bc8eabb7d9e42d2cf8eebfb606b4">I2C1_SLAVE_SIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002180C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0041e883d1e90d40b9c644ba65581e46"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SRIS_R" ref="a0041e883d1e90d40b9c644ba65581e46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0041e883d1e90d40b9c644ba65581e46">I2C1_SLAVE_SRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021810))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a967b892f221fdae0c4978d579cfb6fb3"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MIMR_R" ref="a967b892f221fdae0c4978d579cfb6fb3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a967b892f221fdae0c4978d579cfb6fb3">I2C1_SLAVE_MIMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021810))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a7a7b5123a9749c44279da9507bb1b3"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MRIS_R" ref="a3a7a7b5123a9749c44279da9507bb1b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3a7a7b5123a9749c44279da9507bb1b3">I2C1_SLAVE_MRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021814))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fb3a9dc4d4644c6ef8bb2ba161d36ce"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SMIS_R" ref="a1fb3a9dc4d4644c6ef8bb2ba161d36ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1fb3a9dc4d4644c6ef8bb2ba161d36ce">I2C1_SLAVE_SMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021814))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae77efb5b5c9dc6b6f48fb70946d0bb25"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_SICR_R" ref="ae77efb5b5c9dc6b6f48fb70946d0bb25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae77efb5b5c9dc6b6f48fb70946d0bb25">I2C1_SLAVE_SICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021818))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a381debd417520824b33724f7d8607824"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MMIS_R" ref="a381debd417520824b33724f7d8607824" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a381debd417520824b33724f7d8607824">I2C1_SLAVE_MMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021818))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a967f711123706d64433323e97d726dc9"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MICR_R" ref="a967f711123706d64433323e97d726dc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a967f711123706d64433323e97d726dc9">I2C1_SLAVE_MICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002181C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb8ca4c4b6d728646bdf294bbc4d9932"></a><!-- doxytag: member="lm3s_com.h::I2C1_SLAVE_MCR_R" ref="acb8ca4c4b6d728646bdf294bbc4d9932" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb8ca4c4b6d728646bdf294bbc4d9932">I2C1_SLAVE_MCR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40021820))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C registers (I2C1 SLAVE) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9faf4686b04df0f4e2f4f7e609f46e6"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DATA_BITS_R" ref="ae9faf4686b04df0f4e2f4f7e609f46e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9faf4686b04df0f4e2f4f7e609f46e6">GPIO_PORTE_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40024000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e8177f717264265e3fdea037f55d4bd"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DATA_R" ref="a7e8177f717264265e3fdea037f55d4bd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7e8177f717264265e3fdea037f55d4bd">GPIO_PORTE_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400243FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabac097a16539e9dc054b9ebb6bfe6c5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DIR_R" ref="aabac097a16539e9dc054b9ebb6bfe6c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aabac097a16539e9dc054b9ebb6bfe6c5">GPIO_PORTE_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adde7afeed4261b282542bab89c14b700"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_IS_R" ref="adde7afeed4261b282542bab89c14b700" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adde7afeed4261b282542bab89c14b700">GPIO_PORTE_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81f48d9428706dc1025f51dc9f9e12f4"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_IBE_R" ref="a81f48d9428706dc1025f51dc9f9e12f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a81f48d9428706dc1025f51dc9f9e12f4">GPIO_PORTE_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33f12f0ff8dc4dce6f9402dc2bf10132"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_IEV_R" ref="a33f12f0ff8dc4dce6f9402dc2bf10132" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a33f12f0ff8dc4dce6f9402dc2bf10132">GPIO_PORTE_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002440C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a732c0af2b27b08f4d47202eb152cf90f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_IM_R" ref="a732c0af2b27b08f4d47202eb152cf90f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a732c0af2b27b08f4d47202eb152cf90f">GPIO_PORTE_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a538048dea0ffddfda92bdb091893297e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_RIS_R" ref="a538048dea0ffddfda92bdb091893297e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a538048dea0ffddfda92bdb091893297e">GPIO_PORTE_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b3dec64631bc7020628da9010808f78"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_MIS_R" ref="a0b3dec64631bc7020628da9010808f78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b3dec64631bc7020628da9010808f78">GPIO_PORTE_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a619479c905c57a3dbb4782acf306465d"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_ICR_R" ref="a619479c905c57a3dbb4782acf306465d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a619479c905c57a3dbb4782acf306465d">GPIO_PORTE_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002441C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2e23e7556959fbbf0cd4c19aab7ebf3"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_AFSEL_R" ref="af2e23e7556959fbbf0cd4c19aab7ebf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af2e23e7556959fbbf0cd4c19aab7ebf3">GPIO_PORTE_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaeef209d37cd9a2b02dca63fbe554758"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DR2R_R" ref="aaeef209d37cd9a2b02dca63fbe554758" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaeef209d37cd9a2b02dca63fbe554758">GPIO_PORTE_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b9dd78d69ca6a9fd6e781c80896f9c8"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DR4R_R" ref="a1b9dd78d69ca6a9fd6e781c80896f9c8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b9dd78d69ca6a9fd6e781c80896f9c8">GPIO_PORTE_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a05e9db079c2696cf9f96a028770d2c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DR8R_R" ref="a0a05e9db079c2696cf9f96a028770d2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0a05e9db079c2696cf9f96a028770d2c">GPIO_PORTE_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf74a9d8b0f24b7020c86b7d1f46df75"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_ODR_R" ref="acf74a9d8b0f24b7020c86b7d1f46df75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acf74a9d8b0f24b7020c86b7d1f46df75">GPIO_PORTE_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002450C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a780d4382200cf49047f85429aeebfbdd"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_PUR_R" ref="a780d4382200cf49047f85429aeebfbdd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a780d4382200cf49047f85429aeebfbdd">GPIO_PORTE_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1c99162bac922e30af2bb6960272e23"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_PDR_R" ref="aa1c99162bac922e30af2bb6960272e23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa1c99162bac922e30af2bb6960272e23">GPIO_PORTE_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40262bc3346f3dff6e6129a8ccb86452"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_SLR_R" ref="a40262bc3346f3dff6e6129a8ccb86452" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a40262bc3346f3dff6e6129a8ccb86452">GPIO_PORTE_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eb0814dc5e7e015bf1714dcb606f0b5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_DEN_R" ref="a4eb0814dc5e7e015bf1714dcb606f0b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4eb0814dc5e7e015bf1714dcb606f0b5">GPIO_PORTE_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002451C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79449afe84506a94221893d7a712c39c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_LOCK_R" ref="a79449afe84506a94221893d7a712c39c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a79449afe84506a94221893d7a712c39c">GPIO_PORTE_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab70b1d3f9ffa90dc0c70b4fd4479859"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTE_CR_R" ref="aab70b1d3f9ffa90dc0c70b4fd4479859" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aab70b1d3f9ffa90dc0c70b4fd4479859">GPIO_PORTE_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40024524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTE) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a314c4f21d9dca547ed3341e2cb4b3d08"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DATA_BITS_R" ref="a314c4f21d9dca547ed3341e2cb4b3d08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a314c4f21d9dca547ed3341e2cb4b3d08">GPIO_PORTF_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40025000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6faf63c7d3a41fd7aa67cb3f49112d58"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DATA_R" ref="a6faf63c7d3a41fd7aa67cb3f49112d58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6faf63c7d3a41fd7aa67cb3f49112d58">GPIO_PORTF_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400253FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4af807e7c41e4e51a09ab6598280d09b"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DIR_R" ref="a4af807e7c41e4e51a09ab6598280d09b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4af807e7c41e4e51a09ab6598280d09b">GPIO_PORTF_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5c88e86b0480c6616fbfffa2b662d5c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_IS_R" ref="ae5c88e86b0480c6616fbfffa2b662d5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae5c88e86b0480c6616fbfffa2b662d5c">GPIO_PORTF_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a434134f9a6ce95a2ed00f95bd0036255"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_IBE_R" ref="a434134f9a6ce95a2ed00f95bd0036255" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a434134f9a6ce95a2ed00f95bd0036255">GPIO_PORTF_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addaef526c1e47d0cfea5a358bc1b547a"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_IEV_R" ref="addaef526c1e47d0cfea5a358bc1b547a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#addaef526c1e47d0cfea5a358bc1b547a">GPIO_PORTF_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002540C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a974bfdba560cf9c6de47e7cdad14103e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_IM_R" ref="a974bfdba560cf9c6de47e7cdad14103e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a974bfdba560cf9c6de47e7cdad14103e">GPIO_PORTF_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ad084680b5f7fa7b6ad902da5f1a70"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_RIS_R" ref="a05ad084680b5f7fa7b6ad902da5f1a70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a05ad084680b5f7fa7b6ad902da5f1a70">GPIO_PORTF_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5b6504d0eeb24ca529e94d7ab625a2f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_MIS_R" ref="ab5b6504d0eeb24ca529e94d7ab625a2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab5b6504d0eeb24ca529e94d7ab625a2f">GPIO_PORTF_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fcd87a08e81f3ccef1f68a35bc80586"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_ICR_R" ref="a3fcd87a08e81f3ccef1f68a35bc80586" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3fcd87a08e81f3ccef1f68a35bc80586">GPIO_PORTF_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002541C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f9c5b1caa2f2206e46d6e55033ba1df"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_AFSEL_R" ref="a8f9c5b1caa2f2206e46d6e55033ba1df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8f9c5b1caa2f2206e46d6e55033ba1df">GPIO_PORTF_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37667045d265b176e2cf0c0c3b816a5b"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DR2R_R" ref="a37667045d265b176e2cf0c0c3b816a5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37667045d265b176e2cf0c0c3b816a5b">GPIO_PORTF_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc6cf38a6a3e824ebea5dae67a27c0ce"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DR4R_R" ref="abc6cf38a6a3e824ebea5dae67a27c0ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abc6cf38a6a3e824ebea5dae67a27c0ce">GPIO_PORTF_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86c6742251804956e0f93e51c4271590"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DR8R_R" ref="a86c6742251804956e0f93e51c4271590" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a86c6742251804956e0f93e51c4271590">GPIO_PORTF_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98c804abefcdbade5ec5faa9675d21cf"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_ODR_R" ref="a98c804abefcdbade5ec5faa9675d21cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a98c804abefcdbade5ec5faa9675d21cf">GPIO_PORTF_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002550C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad61970840fbdec3b021a6cd4b176ceb5"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_PUR_R" ref="ad61970840fbdec3b021a6cd4b176ceb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad61970840fbdec3b021a6cd4b176ceb5">GPIO_PORTF_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77222051ed5469128efed00163ba3a5e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_PDR_R" ref="a77222051ed5469128efed00163ba3a5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a77222051ed5469128efed00163ba3a5e">GPIO_PORTF_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae84132daf03929b1037052ddf30b9aca"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_SLR_R" ref="ae84132daf03929b1037052ddf30b9aca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae84132daf03929b1037052ddf30b9aca">GPIO_PORTF_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace684566ac3dee1c9230633165118a61"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_DEN_R" ref="ace684566ac3dee1c9230633165118a61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace684566ac3dee1c9230633165118a61">GPIO_PORTF_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002551C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a905788cdfb00eea4f716d3ed280f1e20"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_LOCK_R" ref="a905788cdfb00eea4f716d3ed280f1e20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a905788cdfb00eea4f716d3ed280f1e20">GPIO_PORTF_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b37d58feb20c8629db10975b31b6dbc"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTF_CR_R" ref="a5b37d58feb20c8629db10975b31b6dbc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b37d58feb20c8629db10975b31b6dbc">GPIO_PORTF_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40025524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTF) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a7afff447dac52122976c332e62deee"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DATA_BITS_R" ref="a5a7afff447dac52122976c332e62deee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a7afff447dac52122976c332e62deee">GPIO_PORTG_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40026000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68eef820443d39c1a764bb774bfb8b79"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DATA_R" ref="a68eef820443d39c1a764bb774bfb8b79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a68eef820443d39c1a764bb774bfb8b79">GPIO_PORTG_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400263FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb20296103f9057ded7378ae15f9ac06"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DIR_R" ref="acb20296103f9057ded7378ae15f9ac06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb20296103f9057ded7378ae15f9ac06">GPIO_PORTG_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a656cdb4158e063747987a9cbea3ab818"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_IS_R" ref="a656cdb4158e063747987a9cbea3ab818" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a656cdb4158e063747987a9cbea3ab818">GPIO_PORTG_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b802eec08cb06e8a24243ccb873e722"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_IBE_R" ref="a9b802eec08cb06e8a24243ccb873e722" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9b802eec08cb06e8a24243ccb873e722">GPIO_PORTG_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33f901551fe886b28ba5be5a423a0eba"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_IEV_R" ref="a33f901551fe886b28ba5be5a423a0eba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a33f901551fe886b28ba5be5a423a0eba">GPIO_PORTG_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002640C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a999e467e7d21e0a75dd0be66fc960f45"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_IM_R" ref="a999e467e7d21e0a75dd0be66fc960f45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a999e467e7d21e0a75dd0be66fc960f45">GPIO_PORTG_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a875c2a98812e5b67b5fcb7c9fd66843b"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_RIS_R" ref="a875c2a98812e5b67b5fcb7c9fd66843b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a875c2a98812e5b67b5fcb7c9fd66843b">GPIO_PORTG_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a185f097f75c952ab8563a96f4d791909"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_MIS_R" ref="a185f097f75c952ab8563a96f4d791909" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a185f097f75c952ab8563a96f4d791909">GPIO_PORTG_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c894ae1eee24362550c810066e3fa05"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_ICR_R" ref="a7c894ae1eee24362550c810066e3fa05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c894ae1eee24362550c810066e3fa05">GPIO_PORTG_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002641C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7797568e60ee99616d29a3b02c1f681"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_AFSEL_R" ref="ac7797568e60ee99616d29a3b02c1f681" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac7797568e60ee99616d29a3b02c1f681">GPIO_PORTG_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8054903a044bc8f70876dc3118fdd988"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DR2R_R" ref="a8054903a044bc8f70876dc3118fdd988" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8054903a044bc8f70876dc3118fdd988">GPIO_PORTG_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af45669ec08bce29251fef4387357d0b4"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DR4R_R" ref="af45669ec08bce29251fef4387357d0b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af45669ec08bce29251fef4387357d0b4">GPIO_PORTG_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affff7ed5fb9df4c1ca7567a1b45d53a8"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DR8R_R" ref="affff7ed5fb9df4c1ca7567a1b45d53a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#affff7ed5fb9df4c1ca7567a1b45d53a8">GPIO_PORTG_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21e2d7a81ed52fa238d6f39a2915028f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_ODR_R" ref="a21e2d7a81ed52fa238d6f39a2915028f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a21e2d7a81ed52fa238d6f39a2915028f">GPIO_PORTG_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002650C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a099df7595c594b243acbde8836c42144"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_PUR_R" ref="a099df7595c594b243acbde8836c42144" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a099df7595c594b243acbde8836c42144">GPIO_PORTG_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37740fc4f2074b5e9a4d4ad41c88259c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_PDR_R" ref="a37740fc4f2074b5e9a4d4ad41c88259c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37740fc4f2074b5e9a4d4ad41c88259c">GPIO_PORTG_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4478476f94776c4ce112d3caec3f9a52"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_SLR_R" ref="a4478476f94776c4ce112d3caec3f9a52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4478476f94776c4ce112d3caec3f9a52">GPIO_PORTG_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc203c77a1c9418b3ce5350d68c4396e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_DEN_R" ref="acc203c77a1c9418b3ce5350d68c4396e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc203c77a1c9418b3ce5350d68c4396e">GPIO_PORTG_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002651C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a937c2d3ef724979049108f69de2a506e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_LOCK_R" ref="a937c2d3ef724979049108f69de2a506e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a937c2d3ef724979049108f69de2a506e">GPIO_PORTG_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab78569bc343a9d7e0697e3237f5fe402"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTG_CR_R" ref="ab78569bc343a9d7e0697e3237f5fe402" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab78569bc343a9d7e0697e3237f5fe402">GPIO_PORTG_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40026524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTG) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7621255abad8b575062ddeed36c1be4e"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DATA_BITS_R" ref="a7621255abad8b575062ddeed36c1be4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7621255abad8b575062ddeed36c1be4e">GPIO_PORTH_DATA_BITS_R</a>&#160;&#160;&#160;((reg32_t *)0x40027000)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d7373de9fdb7563c3f45acc6fd4902a"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DATA_R" ref="a9d7373de9fdb7563c3f45acc6fd4902a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d7373de9fdb7563c3f45acc6fd4902a">GPIO_PORTH_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400273FC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c9b13a988bc988e9ed25537d99d2384"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DIR_R" ref="a6c9b13a988bc988e9ed25537d99d2384" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6c9b13a988bc988e9ed25537d99d2384">GPIO_PORTH_DIR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47d9ee30ca58cc35ebfcad080a7b129f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_IS_R" ref="a47d9ee30ca58cc35ebfcad080a7b129f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a47d9ee30ca58cc35ebfcad080a7b129f">GPIO_PORTH_IS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2279cc41071f8d722de8ce0ff4c66c04"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_IBE_R" ref="a2279cc41071f8d722de8ce0ff4c66c04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2279cc41071f8d722de8ce0ff4c66c04">GPIO_PORTH_IBE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b88b42b9c971d84eb464b88f317568f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_IEV_R" ref="a6b88b42b9c971d84eb464b88f317568f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b88b42b9c971d84eb464b88f317568f">GPIO_PORTH_IEV_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002740C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa35c1282c36ec184c72e1b57b7e5f6d1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_IM_R" ref="aa35c1282c36ec184c72e1b57b7e5f6d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa35c1282c36ec184c72e1b57b7e5f6d1">GPIO_PORTH_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7580decc58a7f1641ff5dc987e00b058"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_RIS_R" ref="a7580decc58a7f1641ff5dc987e00b058" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7580decc58a7f1641ff5dc987e00b058">GPIO_PORTH_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0aea6447e7c96677943615a98bfa61c"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_MIS_R" ref="af0aea6447e7c96677943615a98bfa61c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af0aea6447e7c96677943615a98bfa61c">GPIO_PORTH_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c78ffbc596e776099eb8b815dfc0082"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_ICR_R" ref="a7c78ffbc596e776099eb8b815dfc0082" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c78ffbc596e776099eb8b815dfc0082">GPIO_PORTH_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002741C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae467697be2a338e00d34a00dad92c471"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_AFSEL_R" ref="ae467697be2a338e00d34a00dad92c471" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae467697be2a338e00d34a00dad92c471">GPIO_PORTH_AFSEL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7a26949944dd1d12cbdbf4ac7e07cdc"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DR2R_R" ref="ab7a26949944dd1d12cbdbf4ac7e07cdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab7a26949944dd1d12cbdbf4ac7e07cdc">GPIO_PORTH_DR2R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027500))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3223f8d51a9b693a6aecd69042985178"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DR4R_R" ref="a3223f8d51a9b693a6aecd69042985178" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3223f8d51a9b693a6aecd69042985178">GPIO_PORTH_DR4R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027504))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a462b87a7d41a0b923bfb32f78886cee1"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DR8R_R" ref="a462b87a7d41a0b923bfb32f78886cee1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a462b87a7d41a0b923bfb32f78886cee1">GPIO_PORTH_DR8R_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027508))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78bcc10ff0b4342672f96c9f96296f88"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_ODR_R" ref="a78bcc10ff0b4342672f96c9f96296f88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a78bcc10ff0b4342672f96c9f96296f88">GPIO_PORTH_ODR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002750C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca17306ecd08dbfadc73cd8fbba9f75f"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_PUR_R" ref="aca17306ecd08dbfadc73cd8fbba9f75f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca17306ecd08dbfadc73cd8fbba9f75f">GPIO_PORTH_PUR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027510))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a932bf0a19eb10c7c359576ead5124e94"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_PDR_R" ref="a932bf0a19eb10c7c359576ead5124e94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a932bf0a19eb10c7c359576ead5124e94">GPIO_PORTH_PDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027514))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1a6c114dafb9d0a9aec2ee4a20786a7"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_SLR_R" ref="ad1a6c114dafb9d0a9aec2ee4a20786a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad1a6c114dafb9d0a9aec2ee4a20786a7">GPIO_PORTH_SLR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027518))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18300193fc2dec7d2bd70a87036fb701"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_DEN_R" ref="a18300193fc2dec7d2bd70a87036fb701" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a18300193fc2dec7d2bd70a87036fb701">GPIO_PORTH_DEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002751C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a500b4a3da712588c9ac3b2bbccc77a0d"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_LOCK_R" ref="a500b4a3da712588c9ac3b2bbccc77a0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a500b4a3da712588c9ac3b2bbccc77a0d">GPIO_PORTH_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027520))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3587164dbc085c6bcb6b1ebfa09298da"></a><!-- doxytag: member="lm3s_com.h::GPIO_PORTH_CR_R" ref="a3587164dbc085c6bcb6b1ebfa09298da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3587164dbc085c6bcb6b1ebfa09298da">GPIO_PORTH_CR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40027524))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO registers (PORTH) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0db581aac881d1d3c583c6ab79667964"></a><!-- doxytag: member="lm3s_com.h::PWM_CTL_R" ref="a0db581aac881d1d3c583c6ab79667964" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0db581aac881d1d3c583c6ab79667964">PWM_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49b44e5a15e619490db8019c257f3686"></a><!-- doxytag: member="lm3s_com.h::PWM_SYNC_R" ref="a49b44e5a15e619490db8019c257f3686" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a49b44e5a15e619490db8019c257f3686">PWM_SYNC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcd09971122764165189a57cbfc72254"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_R" ref="abcd09971122764165189a57cbfc72254" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abcd09971122764165189a57cbfc72254">PWM_ENABLE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0004dc652a643324e26f00787ae176d8"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_R" ref="a0004dc652a643324e26f00787ae176d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0004dc652a643324e26f00787ae176d8">PWM_INVERT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002800C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a6ed0b2a6df74333f00fcf12bbd254c"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_R" ref="a7a6ed0b2a6df74333f00fcf12bbd254c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a6ed0b2a6df74333f00fcf12bbd254c">PWM_FAULT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a311d5b9d072ffed8f031c9c5da5f190e"></a><!-- doxytag: member="lm3s_com.h::PWM_INTEN_R" ref="a311d5b9d072ffed8f031c9c5da5f190e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a311d5b9d072ffed8f031c9c5da5f190e">PWM_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48a45382667f3c4144eb1cea823b17cb"></a><!-- doxytag: member="lm3s_com.h::PWM_RIS_R" ref="a48a45382667f3c4144eb1cea823b17cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a48a45382667f3c4144eb1cea823b17cb">PWM_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc8e5f24b7dae7a3881cde4fcec69ef4"></a><!-- doxytag: member="lm3s_com.h::PWM_ISC_R" ref="acc8e5f24b7dae7a3881cde4fcec69ef4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc8e5f24b7dae7a3881cde4fcec69ef4">PWM_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002801C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a021c1529b52156e21732a38e8e3d29b1"></a><!-- doxytag: member="lm3s_com.h::PWM_STATUS_R" ref="a021c1529b52156e21732a38e8e3d29b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a021c1529b52156e21732a38e8e3d29b1">PWM_STATUS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b3bcdca89914ac38beb689fd9659ed6"></a><!-- doxytag: member="lm3s_com.h::PWM_0_CTL_R" ref="a1b3bcdca89914ac38beb689fd9659ed6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b3bcdca89914ac38beb689fd9659ed6">PWM_0_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafca54f08fa5dcc12663b40e19e4f039"></a><!-- doxytag: member="lm3s_com.h::PWM_0_INTEN_R" ref="aafca54f08fa5dcc12663b40e19e4f039" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aafca54f08fa5dcc12663b40e19e4f039">PWM_0_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dcdf8d9ab1db0cbbe28ee3c4d3a28d8"></a><!-- doxytag: member="lm3s_com.h::PWM_0_RIS_R" ref="a3dcdf8d9ab1db0cbbe28ee3c4d3a28d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3dcdf8d9ab1db0cbbe28ee3c4d3a28d8">PWM_0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5dafd8e0f34d061be2d37a91e996426"></a><!-- doxytag: member="lm3s_com.h::PWM_0_ISC_R" ref="ae5dafd8e0f34d061be2d37a91e996426" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae5dafd8e0f34d061be2d37a91e996426">PWM_0_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002804C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bbe192d00b431c47aa9b7c013917529"></a><!-- doxytag: member="lm3s_com.h::PWM_0_LOAD_R" ref="a7bbe192d00b431c47aa9b7c013917529" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7bbe192d00b431c47aa9b7c013917529">PWM_0_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028050))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afae7cfa6674ecc8117c302668927f00a"></a><!-- doxytag: member="lm3s_com.h::PWM_0_COUNT_R" ref="afae7cfa6674ecc8117c302668927f00a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afae7cfa6674ecc8117c302668927f00a">PWM_0_COUNT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028054))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6554f9aed6267aec0c3fa564b2d0584"></a><!-- doxytag: member="lm3s_com.h::PWM_0_CMPA_R" ref="af6554f9aed6267aec0c3fa564b2d0584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af6554f9aed6267aec0c3fa564b2d0584">PWM_0_CMPA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028058))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3b29286f908699bc9697d309a0b9037"></a><!-- doxytag: member="lm3s_com.h::PWM_0_CMPB_R" ref="af3b29286f908699bc9697d309a0b9037" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af3b29286f908699bc9697d309a0b9037">PWM_0_CMPB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002805C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b97c494b870816d6a9b0446378466e0"></a><!-- doxytag: member="lm3s_com.h::PWM_0_GENA_R" ref="a3b97c494b870816d6a9b0446378466e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3b97c494b870816d6a9b0446378466e0">PWM_0_GENA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028060))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afde8828639af4608ddff052f92337738"></a><!-- doxytag: member="lm3s_com.h::PWM_0_GENB_R" ref="afde8828639af4608ddff052f92337738" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afde8828639af4608ddff052f92337738">PWM_0_GENB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028064))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac24c756b9f46b68ab7ce675a9180896b"></a><!-- doxytag: member="lm3s_com.h::PWM_0_DBCTL_R" ref="ac24c756b9f46b68ab7ce675a9180896b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac24c756b9f46b68ab7ce675a9180896b">PWM_0_DBCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028068))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62860ebf8e48912e4a028be437ff0dbd"></a><!-- doxytag: member="lm3s_com.h::PWM_0_DBRISE_R" ref="a62860ebf8e48912e4a028be437ff0dbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a62860ebf8e48912e4a028be437ff0dbd">PWM_0_DBRISE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002806C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a821f57c44d20f3eab92372e78fddd80a"></a><!-- doxytag: member="lm3s_com.h::PWM_0_DBFALL_R" ref="a821f57c44d20f3eab92372e78fddd80a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a821f57c44d20f3eab92372e78fddd80a">PWM_0_DBFALL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028070))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1caf18f9a925c8ee02e46aa8bdf972bc"></a><!-- doxytag: member="lm3s_com.h::PWM_1_CTL_R" ref="a1caf18f9a925c8ee02e46aa8bdf972bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1caf18f9a925c8ee02e46aa8bdf972bc">PWM_1_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028080))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5cfe14d7588e139e93cd2d8fca9813d"></a><!-- doxytag: member="lm3s_com.h::PWM_1_INTEN_R" ref="aa5cfe14d7588e139e93cd2d8fca9813d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa5cfe14d7588e139e93cd2d8fca9813d">PWM_1_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028084))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76b8c430703aa81f7cb28f3126dd485f"></a><!-- doxytag: member="lm3s_com.h::PWM_1_RIS_R" ref="a76b8c430703aa81f7cb28f3126dd485f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a76b8c430703aa81f7cb28f3126dd485f">PWM_1_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028088))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dcead87f2154f314009b29cb37ac3e4"></a><!-- doxytag: member="lm3s_com.h::PWM_1_ISC_R" ref="a1dcead87f2154f314009b29cb37ac3e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1dcead87f2154f314009b29cb37ac3e4">PWM_1_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002808C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad96632387d8bf760ca9e89f35fe54aa2"></a><!-- doxytag: member="lm3s_com.h::PWM_1_LOAD_R" ref="ad96632387d8bf760ca9e89f35fe54aa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad96632387d8bf760ca9e89f35fe54aa2">PWM_1_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028090))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb321389333ec9083baad8b3d9d2176e"></a><!-- doxytag: member="lm3s_com.h::PWM_1_COUNT_R" ref="afb321389333ec9083baad8b3d9d2176e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb321389333ec9083baad8b3d9d2176e">PWM_1_COUNT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028094))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaeb611ab5a60b10f07d3831e2b9f8a8c"></a><!-- doxytag: member="lm3s_com.h::PWM_1_CMPA_R" ref="aaeb611ab5a60b10f07d3831e2b9f8a8c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaeb611ab5a60b10f07d3831e2b9f8a8c">PWM_1_CMPA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40028098))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab14ce0f825149a80d69e274d3b539839"></a><!-- doxytag: member="lm3s_com.h::PWM_1_CMPB_R" ref="ab14ce0f825149a80d69e274d3b539839" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab14ce0f825149a80d69e274d3b539839">PWM_1_CMPB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002809C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dba71d039e51d3aacffc75761073a8a"></a><!-- doxytag: member="lm3s_com.h::PWM_1_GENA_R" ref="a8dba71d039e51d3aacffc75761073a8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8dba71d039e51d3aacffc75761073a8a">PWM_1_GENA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280A0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27fd42f325e56b118ae93c6409886eda"></a><!-- doxytag: member="lm3s_com.h::PWM_1_GENB_R" ref="a27fd42f325e56b118ae93c6409886eda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a27fd42f325e56b118ae93c6409886eda">PWM_1_GENB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280A4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4034190181dc24f6141c05a8f672e206"></a><!-- doxytag: member="lm3s_com.h::PWM_1_DBCTL_R" ref="a4034190181dc24f6141c05a8f672e206" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4034190181dc24f6141c05a8f672e206">PWM_1_DBCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280A8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afca8e86cf5ee6a10da3c57143d89480a"></a><!-- doxytag: member="lm3s_com.h::PWM_1_DBRISE_R" ref="afca8e86cf5ee6a10da3c57143d89480a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afca8e86cf5ee6a10da3c57143d89480a">PWM_1_DBRISE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280AC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfdd496942ee90ffde411a560b35f15e"></a><!-- doxytag: member="lm3s_com.h::PWM_1_DBFALL_R" ref="abfdd496942ee90ffde411a560b35f15e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abfdd496942ee90ffde411a560b35f15e">PWM_1_DBFALL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280B0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8498caf68f0d32fc4ebf3e44a60ed50c"></a><!-- doxytag: member="lm3s_com.h::PWM_2_CTL_R" ref="a8498caf68f0d32fc4ebf3e44a60ed50c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8498caf68f0d32fc4ebf3e44a60ed50c">PWM_2_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280C0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35180be5f790dc4f392924ca34be53cb"></a><!-- doxytag: member="lm3s_com.h::PWM_2_INTEN_R" ref="a35180be5f790dc4f392924ca34be53cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a35180be5f790dc4f392924ca34be53cb">PWM_2_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280C4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb7988d410edafa938272aa6b4923aca"></a><!-- doxytag: member="lm3s_com.h::PWM_2_RIS_R" ref="abb7988d410edafa938272aa6b4923aca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abb7988d410edafa938272aa6b4923aca">PWM_2_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280C8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac212301441a1e281cbabc038c53f3498"></a><!-- doxytag: member="lm3s_com.h::PWM_2_ISC_R" ref="ac212301441a1e281cbabc038c53f3498" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac212301441a1e281cbabc038c53f3498">PWM_2_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280CC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9616bf0d2e0a2e962ff314dd284824ce"></a><!-- doxytag: member="lm3s_com.h::PWM_2_LOAD_R" ref="a9616bf0d2e0a2e962ff314dd284824ce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9616bf0d2e0a2e962ff314dd284824ce">PWM_2_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280D0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc3d7d2492973dcae0376b7ac1fc65ec"></a><!-- doxytag: member="lm3s_com.h::PWM_2_COUNT_R" ref="afc3d7d2492973dcae0376b7ac1fc65ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc3d7d2492973dcae0376b7ac1fc65ec">PWM_2_COUNT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280D4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60e0a336bad3a504328842e8d0696e8f"></a><!-- doxytag: member="lm3s_com.h::PWM_2_CMPA_R" ref="a60e0a336bad3a504328842e8d0696e8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60e0a336bad3a504328842e8d0696e8f">PWM_2_CMPA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280D8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8de3a8435ded917f943132643a8ca7f"></a><!-- doxytag: member="lm3s_com.h::PWM_2_CMPB_R" ref="ac8de3a8435ded917f943132643a8ca7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac8de3a8435ded917f943132643a8ca7f">PWM_2_CMPB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280DC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b6a3e83c724a89d0adfb132bd7300d2"></a><!-- doxytag: member="lm3s_com.h::PWM_2_GENA_R" ref="a5b6a3e83c724a89d0adfb132bd7300d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b6a3e83c724a89d0adfb132bd7300d2">PWM_2_GENA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280E0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34572af4e09229d733645a3cd4b59ce1"></a><!-- doxytag: member="lm3s_com.h::PWM_2_GENB_R" ref="a34572af4e09229d733645a3cd4b59ce1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a34572af4e09229d733645a3cd4b59ce1">PWM_2_GENB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280E4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef15e21dc69dab390a692e00e57d77ab"></a><!-- doxytag: member="lm3s_com.h::PWM_2_DBCTL_R" ref="aef15e21dc69dab390a692e00e57d77ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef15e21dc69dab390a692e00e57d77ab">PWM_2_DBCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280E8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96fb1a3fa313eb1d0e657636eb26347e"></a><!-- doxytag: member="lm3s_com.h::PWM_2_DBRISE_R" ref="a96fb1a3fa313eb1d0e657636eb26347e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a96fb1a3fa313eb1d0e657636eb26347e">PWM_2_DBRISE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280EC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce71020437dc5896931364233ba6428"></a><!-- doxytag: member="lm3s_com.h::PWM_2_DBFALL_R" ref="afce71020437dc5896931364233ba6428" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afce71020437dc5896931364233ba6428">PWM_2_DBFALL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400280F0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM registers (PWM) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c5d28a165309eebcafd3ac5ac4d7f2a"></a><!-- doxytag: member="lm3s_com.h::QEI0_CTL_R" ref="a2c5d28a165309eebcafd3ac5ac4d7f2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2c5d28a165309eebcafd3ac5ac4d7f2a">QEI0_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05571e87f2093d2c64b1a36d8b12af89"></a><!-- doxytag: member="lm3s_com.h::QEI0_STAT_R" ref="a05571e87f2093d2c64b1a36d8b12af89" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a05571e87f2093d2c64b1a36d8b12af89">QEI0_STAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad44cd209d75474ee92b4903230d668ee"></a><!-- doxytag: member="lm3s_com.h::QEI0_POS_R" ref="ad44cd209d75474ee92b4903230d668ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad44cd209d75474ee92b4903230d668ee">QEI0_POS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8028c853559248bb6eab320e219753c"></a><!-- doxytag: member="lm3s_com.h::QEI0_MAXPOS_R" ref="ab8028c853559248bb6eab320e219753c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab8028c853559248bb6eab320e219753c">QEI0_MAXPOS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C00C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69d2acc8d4242fbbda514726ce55b4d9"></a><!-- doxytag: member="lm3s_com.h::QEI0_LOAD_R" ref="a69d2acc8d4242fbbda514726ce55b4d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69d2acc8d4242fbbda514726ce55b4d9">QEI0_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c9f4d70fc4f1d92b6699c06e9497260"></a><!-- doxytag: member="lm3s_com.h::QEI0_TIME_R" ref="a3c9f4d70fc4f1d92b6699c06e9497260" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c9f4d70fc4f1d92b6699c06e9497260">QEI0_TIME_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaf27b7a6257985fe3fb875523adc9d1"></a><!-- doxytag: member="lm3s_com.h::QEI0_COUNT_R" ref="acaf27b7a6257985fe3fb875523adc9d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acaf27b7a6257985fe3fb875523adc9d1">QEI0_COUNT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a379eca5893d6f16aa3a4e1772df1da99"></a><!-- doxytag: member="lm3s_com.h::QEI0_SPEED_R" ref="a379eca5893d6f16aa3a4e1772df1da99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a379eca5893d6f16aa3a4e1772df1da99">QEI0_SPEED_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C01C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab2d47f2120fef76ac7c767f6a81bae3"></a><!-- doxytag: member="lm3s_com.h::QEI0_INTEN_R" ref="aab2d47f2120fef76ac7c767f6a81bae3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aab2d47f2120fef76ac7c767f6a81bae3">QEI0_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad05e8958c44fe38857b4a090d03a037c"></a><!-- doxytag: member="lm3s_com.h::QEI0_RIS_R" ref="ad05e8958c44fe38857b4a090d03a037c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad05e8958c44fe38857b4a090d03a037c">QEI0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83359b1786e3706e644b3c1e9b2c88c4"></a><!-- doxytag: member="lm3s_com.h::QEI0_ISC_R" ref="a83359b1786e3706e644b3c1e9b2c88c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a83359b1786e3706e644b3c1e9b2c88c4">QEI0_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002C028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42f1faaac92698a9a32b616a9a5f4e87"></a><!-- doxytag: member="lm3s_com.h::QEI1_CTL_R" ref="a42f1faaac92698a9a32b616a9a5f4e87" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42f1faaac92698a9a32b616a9a5f4e87">QEI1_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae53f607e35a8958176a68ea32c9e5ae5"></a><!-- doxytag: member="lm3s_com.h::QEI1_STAT_R" ref="ae53f607e35a8958176a68ea32c9e5ae5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae53f607e35a8958176a68ea32c9e5ae5">QEI1_STAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafeebe94f7337213983436fd97f30d9a"></a><!-- doxytag: member="lm3s_com.h::QEI1_POS_R" ref="aafeebe94f7337213983436fd97f30d9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aafeebe94f7337213983436fd97f30d9a">QEI1_POS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae94bb244d965083e0d5dbfbf4f66c365"></a><!-- doxytag: member="lm3s_com.h::QEI1_MAXPOS_R" ref="ae94bb244d965083e0d5dbfbf4f66c365" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae94bb244d965083e0d5dbfbf4f66c365">QEI1_MAXPOS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D00C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88489a99cd2c3fdfdc05b2e0fcd1f2c3"></a><!-- doxytag: member="lm3s_com.h::QEI1_LOAD_R" ref="a88489a99cd2c3fdfdc05b2e0fcd1f2c3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a88489a99cd2c3fdfdc05b2e0fcd1f2c3">QEI1_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0234d725cf781fb90b8930a15b4c037"></a><!-- doxytag: member="lm3s_com.h::QEI1_TIME_R" ref="ad0234d725cf781fb90b8930a15b4c037" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0234d725cf781fb90b8930a15b4c037">QEI1_TIME_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d9eb05f19d3d2418e78a5af36e47180"></a><!-- doxytag: member="lm3s_com.h::QEI1_COUNT_R" ref="a2d9eb05f19d3d2418e78a5af36e47180" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2d9eb05f19d3d2418e78a5af36e47180">QEI1_COUNT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42f3aaf9a24529808c0998ef586bef01"></a><!-- doxytag: member="lm3s_com.h::QEI1_SPEED_R" ref="a42f3aaf9a24529808c0998ef586bef01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42f3aaf9a24529808c0998ef586bef01">QEI1_SPEED_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D01C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afca0bd41eb21fc7024a149b60a998431"></a><!-- doxytag: member="lm3s_com.h::QEI1_INTEN_R" ref="afca0bd41eb21fc7024a149b60a998431" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afca0bd41eb21fc7024a149b60a998431">QEI1_INTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af01413d858285ddbe8c9e94da26584f5"></a><!-- doxytag: member="lm3s_com.h::QEI1_RIS_R" ref="af01413d858285ddbe8c9e94da26584f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af01413d858285ddbe8c9e94da26584f5">QEI1_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85e41595f56400d7b10c83fe2799e94b"></a><!-- doxytag: member="lm3s_com.h::QEI1_ISC_R" ref="a85e41595f56400d7b10c83fe2799e94b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a85e41595f56400d7b10c83fe2799e94b">QEI1_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4002D028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI registers (QEI1) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d2d53e6b7b828afc792afc379d84022"></a><!-- doxytag: member="lm3s_com.h::TIMER0_CFG_R" ref="a6d2d53e6b7b828afc792afc379d84022" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6d2d53e6b7b828afc792afc379d84022">TIMER0_CFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1738bcdd258af4616b1d275801546930"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAMR_R" ref="a1738bcdd258af4616b1d275801546930" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1738bcdd258af4616b1d275801546930">TIMER0_TAMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85b0ca2443dfadecee6b260eb1e06aeb"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBMR_R" ref="a85b0ca2443dfadecee6b260eb1e06aeb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a85b0ca2443dfadecee6b260eb1e06aeb">TIMER0_TBMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a593459f1475cbfeef7f8f4950d7f2add"></a><!-- doxytag: member="lm3s_com.h::TIMER0_CTL_R" ref="a593459f1475cbfeef7f8f4950d7f2add" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a593459f1475cbfeef7f8f4950d7f2add">TIMER0_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003000C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3e78c6999423a34cd0d3b2eadcf8180"></a><!-- doxytag: member="lm3s_com.h::TIMER0_IMR_R" ref="ad3e78c6999423a34cd0d3b2eadcf8180" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad3e78c6999423a34cd0d3b2eadcf8180">TIMER0_IMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ce5f8e4815c7707dc3abcf01ba6847d"></a><!-- doxytag: member="lm3s_com.h::TIMER0_RIS_R" ref="a1ce5f8e4815c7707dc3abcf01ba6847d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1ce5f8e4815c7707dc3abcf01ba6847d">TIMER0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003001C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19f5e346ffba1310a9009e1c9c223481"></a><!-- doxytag: member="lm3s_com.h::TIMER0_MIS_R" ref="a19f5e346ffba1310a9009e1c9c223481" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a19f5e346ffba1310a9009e1c9c223481">TIMER0_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa683e7257c56321c0f21c6c5fde1d886"></a><!-- doxytag: member="lm3s_com.h::TIMER0_ICR_R" ref="aa683e7257c56321c0f21c6c5fde1d886" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa683e7257c56321c0f21c6c5fde1d886">TIMER0_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27708dd110155845f2eaf7d0415ffee0"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAILR_R" ref="a27708dd110155845f2eaf7d0415ffee0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a27708dd110155845f2eaf7d0415ffee0">TIMER0_TAILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbfb02e7c2af155c2da36fb25c8d484a"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBILR_R" ref="acbfb02e7c2af155c2da36fb25c8d484a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acbfb02e7c2af155c2da36fb25c8d484a">TIMER0_TBILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003002C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02486ca33edca732a54cfd8d28cd221a"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAMATCHR_R" ref="a02486ca33edca732a54cfd8d28cd221a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a02486ca33edca732a54cfd8d28cd221a">TIMER0_TAMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3b5d638e5a755e092523b1abb727a2a"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBMATCHR_R" ref="ab3b5d638e5a755e092523b1abb727a2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3b5d638e5a755e092523b1abb727a2a">TIMER0_TBMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4deadee119b2d93509f9f1f28e471f0"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAPR_R" ref="ae4deadee119b2d93509f9f1f28e471f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4deadee119b2d93509f9f1f28e471f0">TIMER0_TAPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa770b0de415ec318f95a8862b5f9843d"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBPR_R" ref="aa770b0de415ec318f95a8862b5f9843d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa770b0de415ec318f95a8862b5f9843d">TIMER0_TBPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003003C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f53722c2ebf1caa29c8650ededf0e5e"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAPMR_R" ref="a9f53722c2ebf1caa29c8650ededf0e5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9f53722c2ebf1caa29c8650ededf0e5e">TIMER0_TAPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d3e27c7917a884a4bee2232f56d388a"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBPMR_R" ref="a5d3e27c7917a884a4bee2232f56d388a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5d3e27c7917a884a4bee2232f56d388a">TIMER0_TBPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00ecb0b91726d4fc7fe84242c25e1c65"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TAR_R" ref="a00ecb0b91726d4fc7fe84242c25e1c65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a00ecb0b91726d4fc7fe84242c25e1c65">TIMER0_TAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40030048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5272b0ca465e09d59e9ddeac3132daf6"></a><!-- doxytag: member="lm3s_com.h::TIMER0_TBR_R" ref="a5272b0ca465e09d59e9ddeac3132daf6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5272b0ca465e09d59e9ddeac3132daf6">TIMER0_TBR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003004C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6922388158dfccf5252b25467a104be7"></a><!-- doxytag: member="lm3s_com.h::TIMER1_CFG_R" ref="a6922388158dfccf5252b25467a104be7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6922388158dfccf5252b25467a104be7">TIMER1_CFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa79927640f5de00d3719ad106e871fff"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAMR_R" ref="aa79927640f5de00d3719ad106e871fff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa79927640f5de00d3719ad106e871fff">TIMER1_TAMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae395ac89c4fbb8419b57321ddbebbe7e"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBMR_R" ref="ae395ac89c4fbb8419b57321ddbebbe7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae395ac89c4fbb8419b57321ddbebbe7e">TIMER1_TBMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef72241f1c1059473f0daef61cd55941"></a><!-- doxytag: member="lm3s_com.h::TIMER1_CTL_R" ref="aef72241f1c1059473f0daef61cd55941" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef72241f1c1059473f0daef61cd55941">TIMER1_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003100C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1334f302d0fd042d6a903c9b672958ad"></a><!-- doxytag: member="lm3s_com.h::TIMER1_IMR_R" ref="a1334f302d0fd042d6a903c9b672958ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1334f302d0fd042d6a903c9b672958ad">TIMER1_IMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae613fa799d72f6d36628df90fe1a6cc0"></a><!-- doxytag: member="lm3s_com.h::TIMER1_RIS_R" ref="ae613fa799d72f6d36628df90fe1a6cc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae613fa799d72f6d36628df90fe1a6cc0">TIMER1_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003101C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadb6e7c25ecbff5b10094f86f0179fc3"></a><!-- doxytag: member="lm3s_com.h::TIMER1_MIS_R" ref="aadb6e7c25ecbff5b10094f86f0179fc3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aadb6e7c25ecbff5b10094f86f0179fc3">TIMER1_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3c5ccab541078fd76ade381eef85d20"></a><!-- doxytag: member="lm3s_com.h::TIMER1_ICR_R" ref="ac3c5ccab541078fd76ade381eef85d20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3c5ccab541078fd76ade381eef85d20">TIMER1_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0a5da5037821dcb434376ec97c9c961"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAILR_R" ref="ac0a5da5037821dcb434376ec97c9c961" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac0a5da5037821dcb434376ec97c9c961">TIMER1_TAILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ceb197e777ec64e54d55b5fa6532d7e"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBILR_R" ref="a0ceb197e777ec64e54d55b5fa6532d7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ceb197e777ec64e54d55b5fa6532d7e">TIMER1_TBILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003102C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64e9ae442ec988b5bed85a94740f97e9"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAMATCHR_R" ref="a64e9ae442ec988b5bed85a94740f97e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a64e9ae442ec988b5bed85a94740f97e9">TIMER1_TAMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a317ae69030596c4123b1c108a081e5b1"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBMATCHR_R" ref="a317ae69030596c4123b1c108a081e5b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a317ae69030596c4123b1c108a081e5b1">TIMER1_TBMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab855e45ddb8667646f9e3a6a856c15ed"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAPR_R" ref="ab855e45ddb8667646f9e3a6a856c15ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab855e45ddb8667646f9e3a6a856c15ed">TIMER1_TAPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f318bc77efeefebe41ef20245b4abd9"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBPR_R" ref="a9f318bc77efeefebe41ef20245b4abd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9f318bc77efeefebe41ef20245b4abd9">TIMER1_TBPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003103C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbc543b3f5589d8e7081c91770a0ed58"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAPMR_R" ref="abbc543b3f5589d8e7081c91770a0ed58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abbc543b3f5589d8e7081c91770a0ed58">TIMER1_TAPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57052fd304d6566eb5f516a03d7d9f33"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBPMR_R" ref="a57052fd304d6566eb5f516a03d7d9f33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a57052fd304d6566eb5f516a03d7d9f33">TIMER1_TBPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a213dd366c71eac92f0580ea64cc129a7"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TAR_R" ref="a213dd366c71eac92f0580ea64cc129a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a213dd366c71eac92f0580ea64cc129a7">TIMER1_TAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40031048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec1d27af153af8bcb5938755fd0f5bdb"></a><!-- doxytag: member="lm3s_com.h::TIMER1_TBR_R" ref="aec1d27af153af8bcb5938755fd0f5bdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec1d27af153af8bcb5938755fd0f5bdb">TIMER1_TBR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003104C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER1) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a231a646f1e25605f504598a0ab319409"></a><!-- doxytag: member="lm3s_com.h::TIMER2_CFG_R" ref="a231a646f1e25605f504598a0ab319409" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a231a646f1e25605f504598a0ab319409">TIMER2_CFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13b06799a15745c03e04572731157c32"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAMR_R" ref="a13b06799a15745c03e04572731157c32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a13b06799a15745c03e04572731157c32">TIMER2_TAMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3717baec233259e2039ff5cc83e8a50"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBMR_R" ref="ab3717baec233259e2039ff5cc83e8a50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3717baec233259e2039ff5cc83e8a50">TIMER2_TBMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2520c4706d6b7779f0d94afe5f2c4d65"></a><!-- doxytag: member="lm3s_com.h::TIMER2_CTL_R" ref="a2520c4706d6b7779f0d94afe5f2c4d65" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2520c4706d6b7779f0d94afe5f2c4d65">TIMER2_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003200C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0cdf9ac825689c8be45f70537536527"></a><!-- doxytag: member="lm3s_com.h::TIMER2_IMR_R" ref="af0cdf9ac825689c8be45f70537536527" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af0cdf9ac825689c8be45f70537536527">TIMER2_IMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd2b25480ebbbb95f3651e72b3cee23"></a><!-- doxytag: member="lm3s_com.h::TIMER2_RIS_R" ref="a2dd2b25480ebbbb95f3651e72b3cee23" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2dd2b25480ebbbb95f3651e72b3cee23">TIMER2_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003201C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58de651f54c5ebe45e778734a3afa926"></a><!-- doxytag: member="lm3s_com.h::TIMER2_MIS_R" ref="a58de651f54c5ebe45e778734a3afa926" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a58de651f54c5ebe45e778734a3afa926">TIMER2_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a48a2150fcc96500f615a714177efcd"></a><!-- doxytag: member="lm3s_com.h::TIMER2_ICR_R" ref="a5a48a2150fcc96500f615a714177efcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a48a2150fcc96500f615a714177efcd">TIMER2_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e5207971911d015357f892652776584"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAILR_R" ref="a4e5207971911d015357f892652776584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4e5207971911d015357f892652776584">TIMER2_TAILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69fcc3b1cf5ffb4ddd008be78024edc1"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBILR_R" ref="a69fcc3b1cf5ffb4ddd008be78024edc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69fcc3b1cf5ffb4ddd008be78024edc1">TIMER2_TBILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003202C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a699fff98db66665da255beacb6de4a2a"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAMATCHR_R" ref="a699fff98db66665da255beacb6de4a2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a699fff98db66665da255beacb6de4a2a">TIMER2_TAMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a040bfa47f53e7457a593427225c68905"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBMATCHR_R" ref="a040bfa47f53e7457a593427225c68905" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a040bfa47f53e7457a593427225c68905">TIMER2_TBMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a042ac937cf9882700c5e62bb6dbc904e"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAPR_R" ref="a042ac937cf9882700c5e62bb6dbc904e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a042ac937cf9882700c5e62bb6dbc904e">TIMER2_TAPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaa24f03001e69d37a12220ea17c5c80"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBPR_R" ref="afaa24f03001e69d37a12220ea17c5c80" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afaa24f03001e69d37a12220ea17c5c80">TIMER2_TBPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003203C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac401b6f8af8c528ce971b878e3d28aef"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAPMR_R" ref="ac401b6f8af8c528ce971b878e3d28aef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac401b6f8af8c528ce971b878e3d28aef">TIMER2_TAPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37e77c341e39a5988b5207cf265480d4"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBPMR_R" ref="a37e77c341e39a5988b5207cf265480d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37e77c341e39a5988b5207cf265480d4">TIMER2_TBPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7729e143e347e6177a688b348241e32"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TAR_R" ref="aa7729e143e347e6177a688b348241e32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa7729e143e347e6177a688b348241e32">TIMER2_TAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40032048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce0a8660007c428019634fbbc606aab"></a><!-- doxytag: member="lm3s_com.h::TIMER2_TBR_R" ref="adce0a8660007c428019634fbbc606aab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adce0a8660007c428019634fbbc606aab">TIMER2_TBR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003204C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER2) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0465dc36fefddb37cd2676170d47291"></a><!-- doxytag: member="lm3s_com.h::TIMER3_CFG_R" ref="aa0465dc36fefddb37cd2676170d47291" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa0465dc36fefddb37cd2676170d47291">TIMER3_CFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97e8dba11167bafba6bf233c5f105a03"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAMR_R" ref="a97e8dba11167bafba6bf233c5f105a03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a97e8dba11167bafba6bf233c5f105a03">TIMER3_TAMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10435bf7992a7474b1ca3f0b88e929a0"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBMR_R" ref="a10435bf7992a7474b1ca3f0b88e929a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a10435bf7992a7474b1ca3f0b88e929a0">TIMER3_TBMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6991f2ceace793ce6bbefb4ad781ce9e"></a><!-- doxytag: member="lm3s_com.h::TIMER3_CTL_R" ref="a6991f2ceace793ce6bbefb4ad781ce9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6991f2ceace793ce6bbefb4ad781ce9e">TIMER3_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003300C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab11c9d07576dc56ae121a14e1fddb09c"></a><!-- doxytag: member="lm3s_com.h::TIMER3_IMR_R" ref="ab11c9d07576dc56ae121a14e1fddb09c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab11c9d07576dc56ae121a14e1fddb09c">TIMER3_IMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b720ac36cad034603c17e69def26a26"></a><!-- doxytag: member="lm3s_com.h::TIMER3_RIS_R" ref="a2b720ac36cad034603c17e69def26a26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b720ac36cad034603c17e69def26a26">TIMER3_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003301C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6be224cf98e0e05b12e6a44cf7c9dc35"></a><!-- doxytag: member="lm3s_com.h::TIMER3_MIS_R" ref="a6be224cf98e0e05b12e6a44cf7c9dc35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6be224cf98e0e05b12e6a44cf7c9dc35">TIMER3_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada5c68a253b2e6b8a5ae01f6c886ae7e"></a><!-- doxytag: member="lm3s_com.h::TIMER3_ICR_R" ref="ada5c68a253b2e6b8a5ae01f6c886ae7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ada5c68a253b2e6b8a5ae01f6c886ae7e">TIMER3_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2336af157edf064f5348e908ccec8696"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAILR_R" ref="a2336af157edf064f5348e908ccec8696" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2336af157edf064f5348e908ccec8696">TIMER3_TAILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae94705a6bcfd87bd9e0c3f0f0a102193"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBILR_R" ref="ae94705a6bcfd87bd9e0c3f0f0a102193" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae94705a6bcfd87bd9e0c3f0f0a102193">TIMER3_TBILR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003302C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a474b2148263e9e4a613cf1fd86c27bc2"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAMATCHR_R" ref="a474b2148263e9e4a613cf1fd86c27bc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a474b2148263e9e4a613cf1fd86c27bc2">TIMER3_TAMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5aa26f8c405dc10071d2efbc5fb4b7e"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBMATCHR_R" ref="af5aa26f8c405dc10071d2efbc5fb4b7e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af5aa26f8c405dc10071d2efbc5fb4b7e">TIMER3_TBMATCHR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa072b1487d8b341f358c93bbc9e4ae37"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAPR_R" ref="aa072b1487d8b341f358c93bbc9e4ae37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa072b1487d8b341f358c93bbc9e4ae37">TIMER3_TAPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033038))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca30facb9c6cc5c836590cc4aa4d2c1"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBPR_R" ref="a6ca30facb9c6cc5c836590cc4aa4d2c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6ca30facb9c6cc5c836590cc4aa4d2c1">TIMER3_TBPR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003303C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0eec2dfb57b6cd56e06d13f24b63cd1a"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAPMR_R" ref="a0eec2dfb57b6cd56e06d13f24b63cd1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0eec2dfb57b6cd56e06d13f24b63cd1a">TIMER3_TAPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85cdec4a928cc6cb3b4258dd1137a42d"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBPMR_R" ref="a85cdec4a928cc6cb3b4258dd1137a42d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a85cdec4a928cc6cb3b4258dd1137a42d">TIMER3_TBPMR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dd9972c5cc5e6e14d87a36dfd165cfa"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TAR_R" ref="a1dd9972c5cc5e6e14d87a36dfd165cfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1dd9972c5cc5e6e14d87a36dfd165cfa">TIMER3_TAR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40033048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3997a78363337469ea8cd3052688e82d"></a><!-- doxytag: member="lm3s_com.h::TIMER3_TBR_R" ref="a3997a78363337469ea8cd3052688e82d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3997a78363337469ea8cd3052688e82d">TIMER3_TBR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003304C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> registers (TIMER3) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fb03f5073658b21061534860fbf5309"></a><!-- doxytag: member="lm3s_com.h::ADC0_ACTSS_R" ref="a0fb03f5073658b21061534860fbf5309" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0fb03f5073658b21061534860fbf5309">ADC0_ACTSS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbb7ffffab3aa27286b608dca61402ed"></a><!-- doxytag: member="lm3s_com.h::ADC0_RIS_R" ref="adbb7ffffab3aa27286b608dca61402ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adbb7ffffab3aa27286b608dca61402ed">ADC0_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759c523f1bef1efa24c3c2593ae32b48"></a><!-- doxytag: member="lm3s_com.h::ADC0_IM_R" ref="a759c523f1bef1efa24c3c2593ae32b48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a759c523f1bef1efa24c3c2593ae32b48">ADC0_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac86a3b7f6969adaed6828b8365ff6630"></a><!-- doxytag: member="lm3s_com.h::ADC0_ISC_R" ref="ac86a3b7f6969adaed6828b8365ff6630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac86a3b7f6969adaed6828b8365ff6630">ADC0_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003800C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bf72f9b9bb0749ce4df7e73520bf92f"></a><!-- doxytag: member="lm3s_com.h::ADC0_OSTAT_R" ref="a3bf72f9b9bb0749ce4df7e73520bf92f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3bf72f9b9bb0749ce4df7e73520bf92f">ADC0_OSTAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbe8b71f91f2a7d27157669f33bdaaae"></a><!-- doxytag: member="lm3s_com.h::ADC0_EMUX_R" ref="afbe8b71f91f2a7d27157669f33bdaaae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afbe8b71f91f2a7d27157669f33bdaaae">ADC0_EMUX_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff52fcc260ee71ae6633f00cf5b339f8"></a><!-- doxytag: member="lm3s_com.h::ADC0_USTAT_R" ref="aff52fcc260ee71ae6633f00cf5b339f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aff52fcc260ee71ae6633f00cf5b339f8">ADC0_USTAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a593872ac1700e157ab1c75c62b19c5e9"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSPRI_R" ref="a593872ac1700e157ab1c75c62b19c5e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a593872ac1700e157ab1c75c62b19c5e9">ADC0_SSPRI_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bf60816c2a272a383c96a161daaa977"></a><!-- doxytag: member="lm3s_com.h::ADC0_PSSI_R" ref="a9bf60816c2a272a383c96a161daaa977" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9bf60816c2a272a383c96a161daaa977">ADC0_PSSI_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab85da55f65f7a20f76b31c5beb616ed"></a><!-- doxytag: member="lm3s_com.h::ADC0_SAC_R" ref="aab85da55f65f7a20f76b31c5beb616ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aab85da55f65f7a20f76b31c5beb616ed">ADC0_SAC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b845b900d6790bba299b078a5391cee"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSMUX0_R" ref="a6b845b900d6790bba299b078a5391cee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b845b900d6790bba299b078a5391cee">ADC0_SSMUX0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b41d489a5ad2306be2b0cab931ef90f"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSCTL0_R" ref="a9b41d489a5ad2306be2b0cab931ef90f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9b41d489a5ad2306be2b0cab931ef90f">ADC0_SSCTL0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71c9df1306ee9f889949dd023e918df9"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFIFO0_R" ref="a71c9df1306ee9f889949dd023e918df9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a71c9df1306ee9f889949dd023e918df9">ADC0_SSFIFO0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a3bb401d338fd70d2fdbc23ac027fca"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFSTAT0_R" ref="a8a3bb401d338fd70d2fdbc23ac027fca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a3bb401d338fd70d2fdbc23ac027fca">ADC0_SSFSTAT0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003804C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab444c7f383108b96e33c1be3b061cb57"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSMUX1_R" ref="ab444c7f383108b96e33c1be3b061cb57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab444c7f383108b96e33c1be3b061cb57">ADC0_SSMUX1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038060))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2194e3a706cf97fd42e8ce5900d28d6f"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSCTL1_R" ref="a2194e3a706cf97fd42e8ce5900d28d6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2194e3a706cf97fd42e8ce5900d28d6f">ADC0_SSCTL1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038064))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81d8f25823f930751419f0a071e77d61"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFIFO1_R" ref="a81d8f25823f930751419f0a071e77d61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a81d8f25823f930751419f0a071e77d61">ADC0_SSFIFO1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038068))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a083f70ed773c8ee1f32737bedf01dfbf"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFSTAT1_R" ref="a083f70ed773c8ee1f32737bedf01dfbf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a083f70ed773c8ee1f32737bedf01dfbf">ADC0_SSFSTAT1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003806C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa77ec6f6a28ecc5c92d66f7aa0f08dcd"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSMUX2_R" ref="aa77ec6f6a28ecc5c92d66f7aa0f08dcd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa77ec6f6a28ecc5c92d66f7aa0f08dcd">ADC0_SSMUX2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038080))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e5941c24d74a418bf664027a929d25e"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSCTL2_R" ref="a7e5941c24d74a418bf664027a929d25e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7e5941c24d74a418bf664027a929d25e">ADC0_SSCTL2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038084))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0efd1069bce5d26f19a5cf8d7091d4e4"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFIFO2_R" ref="a0efd1069bce5d26f19a5cf8d7091d4e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0efd1069bce5d26f19a5cf8d7091d4e4">ADC0_SSFIFO2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038088))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a6846f8fc2961ebe12c0db81d065b0d"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFSTAT2_R" ref="a2a6846f8fc2961ebe12c0db81d065b0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a6846f8fc2961ebe12c0db81d065b0d">ADC0_SSFSTAT2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003808C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac51cee957a775dc29921e0825a22cb11"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSMUX3_R" ref="ac51cee957a775dc29921e0825a22cb11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac51cee957a775dc29921e0825a22cb11">ADC0_SSMUX3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4ef06348796b9e22a96c00560d632fb"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSCTL3_R" ref="aa4ef06348796b9e22a96c00560d632fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4ef06348796b9e22a96c00560d632fb">ADC0_SSCTL3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99522a49712ad1a260775a3d5ce2986b"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFIFO3_R" ref="a99522a49712ad1a260775a3d5ce2986b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a99522a49712ad1a260775a3d5ce2986b">ADC0_SSFIFO3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7674e933dc7acaf120ffbc4b5e86d79a"></a><!-- doxytag: member="lm3s_com.h::ADC0_SSFSTAT3_R" ref="a7674e933dc7acaf120ffbc4b5e86d79a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7674e933dc7acaf120ffbc4b5e86d79a">ADC0_SSFSTAT3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380AC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44770f67a24af32c3b719f0c6be50eca"></a><!-- doxytag: member="lm3s_com.h::ADC0_TMLB_R" ref="a44770f67a24af32c3b719f0c6be50eca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44770f67a24af32c3b719f0c6be50eca">ADC0_TMLB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038100))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC registers (ADC0) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33e654d96e3874d648fcc24096e58679"></a><!-- doxytag: member="lm3s_com.h::COMP_ACMIS_R" ref="a33e654d96e3874d648fcc24096e58679" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a33e654d96e3874d648fcc24096e58679">COMP_ACMIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f47351789ce3622d9e53485f7f9702a"></a><!-- doxytag: member="lm3s_com.h::COMP_ACRIS_R" ref="a8f47351789ce3622d9e53485f7f9702a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8f47351789ce3622d9e53485f7f9702a">COMP_ACRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dff0af83eb8944c42a6d56d9c4d0358"></a><!-- doxytag: member="lm3s_com.h::COMP_ACINTEN_R" ref="a9dff0af83eb8944c42a6d56d9c4d0358" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9dff0af83eb8944c42a6d56d9c4d0358">COMP_ACINTEN_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a58ea519ce911d0cccbc66c51c3666b"></a><!-- doxytag: member="lm3s_com.h::COMP_ACREFCTL_R" ref="a7a58ea519ce911d0cccbc66c51c3666b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a58ea519ce911d0cccbc66c51c3666b">COMP_ACREFCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad52fa147caf419ec7f103ab2ff3f3964"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT0_R" ref="ad52fa147caf419ec7f103ab2ff3f3964" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad52fa147caf419ec7f103ab2ff3f3964">COMP_ACSTAT0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3c7408cfca57aadb5d2aaecf1d398d"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_R" ref="a8c3c7408cfca57aadb5d2aaecf1d398d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8c3c7408cfca57aadb5d2aaecf1d398d">COMP_ACCTL0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fac9b891fc7f4d46a4b2073d5904639"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT1_R" ref="a0fac9b891fc7f4d46a4b2073d5904639" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0fac9b891fc7f4d46a4b2073d5904639">COMP_ACSTAT1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7953d3e07e207f3cc2120f06af1e7ade"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_R" ref="a7953d3e07e207f3cc2120f06af1e7ade" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7953d3e07e207f3cc2120f06af1e7ade">COMP_ACCTL1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b7e4eecef5e61411ecea2b1bd9659ea"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT2_R" ref="a5b7e4eecef5e61411ecea2b1bd9659ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b7e4eecef5e61411ecea2b1bd9659ea">COMP_ACSTAT2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C060))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90ca9dd6507c0883e75db5935017eb06"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_R" ref="a90ca9dd6507c0883e75db5935017eb06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a90ca9dd6507c0883e75db5935017eb06">COMP_ACCTL2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003C064))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator registers (COMP) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63e6511e0a07b6d906d2ddf07ad20998"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCC_R" ref="a63e6511e0a07b6d906d2ddf07ad20998" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a63e6511e0a07b6d906d2ddf07ad20998">HIB_RTCC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac40206a01ee48e94b052e05e703cd86e"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM0_R" ref="ac40206a01ee48e94b052e05e703cd86e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac40206a01ee48e94b052e05e703cd86e">HIB_RTCM0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15894916c544f0566e4b1685333f6c6f"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM1_R" ref="a15894916c544f0566e4b1685333f6c6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15894916c544f0566e4b1685333f6c6f">HIB_RTCM1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc02689eabf1df9e32d86decdbec304"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCLD_R" ref="a6fc02689eabf1df9e32d86decdbec304" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6fc02689eabf1df9e32d86decdbec304">HIB_RTCLD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC00C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc542cf6ff95d0a360779a3f854abc6b"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_R" ref="adc542cf6ff95d0a360779a3f854abc6b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adc542cf6ff95d0a360779a3f854abc6b">HIB_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a050533c5fe3abd1598633343423d1bd2"></a><!-- doxytag: member="lm3s_com.h::HIB_IM_R" ref="a050533c5fe3abd1598633343423d1bd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a050533c5fe3abd1598633343423d1bd2">HIB_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc76343f0b5f2bad05258b76deb5dc1"></a><!-- doxytag: member="lm3s_com.h::HIB_RIS_R" ref="a6fc76343f0b5f2bad05258b76deb5dc1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6fc76343f0b5f2bad05258b76deb5dc1">HIB_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97b090822d2e9af1eda99dc340f379e4"></a><!-- doxytag: member="lm3s_com.h::HIB_MIS_R" ref="a97b090822d2e9af1eda99dc340f379e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a97b090822d2e9af1eda99dc340f379e4">HIB_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC01C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4929a207e7a4a6e0329b8d03d6d90015"></a><!-- doxytag: member="lm3s_com.h::HIB_IC_R" ref="a4929a207e7a4a6e0329b8d03d6d90015" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4929a207e7a4a6e0329b8d03d6d90015">HIB_IC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abddb824cbcb55bd11b9ec2ae9433d7df"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCT_R" ref="abddb824cbcb55bd11b9ec2ae9433d7df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abddb824cbcb55bd11b9ec2ae9433d7df">HIB_RTCT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC024))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfb52a2953a8e29700edd503b1460588"></a><!-- doxytag: member="lm3s_com.h::HIB_DATA_R" ref="acfb52a2953a8e29700edd503b1460588" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acfb52a2953a8e29700edd503b1460588">HIB_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FC030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation module registers (HIB) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a815af6a66624da5e7fb5151d36cf1887"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMA_R" ref="a815af6a66624da5e7fb5151d36cf1887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a815af6a66624da5e7fb5151d36cf1887">FLASH_FMA_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31c1116fe0b48148a13f9df480fc0bf1"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMD_R" ref="a31c1116fe0b48148a13f9df480fc0bf1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a31c1116fe0b48148a13f9df480fc0bf1">FLASH_FMD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef6f95c857edd1897fcb581723eddd2b"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_R" ref="aef6f95c857edd1897fcb581723eddd2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef6f95c857edd1897fcb581723eddd2b">FLASH_FMC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78ca8ca862b5a54686abcacfd8e7188a"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCRIS_R" ref="a78ca8ca862b5a54686abcacfd8e7188a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a78ca8ca862b5a54686abcacfd8e7188a">FLASH_FCRIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD00C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a921470b608d270c69469c7a2a90e0565"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCIM_R" ref="a921470b608d270c69469c7a2a90e0565" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a921470b608d270c69469c7a2a90e0565">FLASH_FCIM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41ef68b6b8a76de121657000e3c28669"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCMISC_R" ref="a41ef68b6b8a76de121657000e3c28669" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41ef68b6b8a76de121657000e3c28669">FLASH_FCMISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FD014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe8fb9935c4b75e9bea49e39682d5e17"></a><!-- doxytag: member="lm3s_com.h::FLASH_USECRL_R" ref="abe8fb9935c4b75e9bea49e39682d5e17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abe8fb9935c4b75e9bea49e39682d5e17">FLASH_USECRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE140))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3df07a83b2aaca5394be589c699f6cdc"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_R" ref="a3df07a83b2aaca5394be589c699f6cdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3df07a83b2aaca5394be589c699f6cdc">FLASH_USERDBG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE1D0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95a5960b9fbce1233cdd3ac950e83ee6"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG0_R" ref="a95a5960b9fbce1233cdd3ac950e83ee6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95a5960b9fbce1233cdd3ac950e83ee6">FLASH_USERREG0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE1E0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74df90fa6b8e0533cce0c8db4c44d872"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG1_R" ref="a74df90fa6b8e0533cce0c8db4c44d872" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a74df90fa6b8e0533cce0c8db4c44d872">FLASH_USERREG1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE1E4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11a841d311fafe1d4f692640f4152aad"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPRE0_R" ref="a11a841d311fafe1d4f692640f4152aad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a11a841d311fafe1d4f692640f4152aad">FLASH_FMPRE0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE200))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59321e011d80e61a12321a74caa97128"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPRE1_R" ref="a59321e011d80e61a12321a74caa97128" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59321e011d80e61a12321a74caa97128">FLASH_FMPRE1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE204))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44a1b36e58def99ec0e921fde7ddd584"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPRE2_R" ref="a44a1b36e58def99ec0e921fde7ddd584" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44a1b36e58def99ec0e921fde7ddd584">FLASH_FMPRE2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE208))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f9bf2c68d242c72aedfbe5a733467e1"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPRE3_R" ref="a5f9bf2c68d242c72aedfbe5a733467e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f9bf2c68d242c72aedfbe5a733467e1">FLASH_FMPRE3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE20C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00f3cc7a6c1714ca31cb33641fff516d"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPPE0_R" ref="a00f3cc7a6c1714ca31cb33641fff516d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a00f3cc7a6c1714ca31cb33641fff516d">FLASH_FMPPE0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f976aa732a037ff2a87e7ee213f5303"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPPE1_R" ref="a3f976aa732a037ff2a87e7ee213f5303" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3f976aa732a037ff2a87e7ee213f5303">FLASH_FMPPE1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1ace72d9578ecdfad4f8320b7accbf4"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPPE2_R" ref="ab1ace72d9578ecdfad4f8320b7accbf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab1ace72d9578ecdfad4f8320b7accbf4">FLASH_FMPPE2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f22fbdb7a46be586791d8893cf8d936"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMPPE3_R" ref="a3f22fbdb7a46be586791d8893cf8d936" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3f22fbdb7a46be586791d8893cf8d936">FLASH_FMPPE3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE40C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH registers (FLASH CTRL) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7186ad3e0888f9e67ac48012d36dcfc"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DID0_R" ref="ac7186ad3e0888f9e67ac48012d36dcfc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac7186ad3e0888f9e67ac48012d36dcfc">SYSCTL_DID0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d5e5112e487c599c7efcf2f6f0e3b44"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DID1_R" ref="a9d5e5112e487c599c7efcf2f6f0e3b44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d5e5112e487c599c7efcf2f6f0e3b44">SYSCTL_DID1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac44c07876e403b9422a387dcd3b4bce8"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DC0_R" ref="ac44c07876e403b9422a387dcd3b4bce8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac44c07876e403b9422a387dcd3b4bce8">SYSCTL_DC0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c33f4ddb3100716ada301efe505ceb"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DC1_R" ref="ab3c33f4ddb3100716ada301efe505ceb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3c33f4ddb3100716ada301efe505ceb">SYSCTL_DC1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cc286b146d45f9d7a187beaab010c4e"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DC2_R" ref="a5cc286b146d45f9d7a187beaab010c4e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5cc286b146d45f9d7a187beaab010c4e">SYSCTL_DC2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cb95e4beab2fc1443c80614ad94d94b"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DC3_R" ref="a7cb95e4beab2fc1443c80614ad94d94b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7cb95e4beab2fc1443c80614ad94d94b">SYSCTL_DC3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63933c6d5e78ac6bb254d089626380f1"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DC4_R" ref="a63933c6d5e78ac6bb254d089626380f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a63933c6d5e78ac6bb254d089626380f1">SYSCTL_DC4_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE01C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49e20be541b9ec4df3915a39d5005a74"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_PBORCTL_R" ref="a49e20be541b9ec4df3915a39d5005a74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a49e20be541b9ec4df3915a39d5005a74">SYSCTL_PBORCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad96706f378df862a9972533e2cec090d"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_LDOPCTL_R" ref="ad96706f378df862a9972533e2cec090d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad96706f378df862a9972533e2cec090d">SYSCTL_LDOPCTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE034))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fd16ae797e425a6cd91f6ad02b8d95d"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SRCR0_R" ref="a2fd16ae797e425a6cd91f6ad02b8d95d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2fd16ae797e425a6cd91f6ad02b8d95d">SYSCTL_SRCR0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc2641ccd6eed374ac5c5d015c66efe5"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SRCR1_R" ref="acc2641ccd6eed374ac5c5d015c66efe5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc2641ccd6eed374ac5c5d015c66efe5">SYSCTL_SRCR1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acac9cd2d01e05f1f3fb303f726db063e"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SRCR2_R" ref="acac9cd2d01e05f1f3fb303f726db063e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acac9cd2d01e05f1f3fb303f726db063e">SYSCTL_SRCR2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1e0e3bbc40315eaa5e3cad513d5dae8"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RIS_R" ref="ac1e0e3bbc40315eaa5e3cad513d5dae8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1e0e3bbc40315eaa5e3cad513d5dae8">SYSCTL_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE050))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a003fb3fb0a47ea893c3d50e8f11cbb"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_IMC_R" ref="a3a003fb3fb0a47ea893c3d50e8f11cbb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3a003fb3fb0a47ea893c3d50e8f11cbb">SYSCTL_IMC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE054))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04e33c31981219e7f72471a3efc45c7b"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_MISC_R" ref="a04e33c31981219e7f72471a3efc45c7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a04e33c31981219e7f72471a3efc45c7b">SYSCTL_MISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE058))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f66569372bd2caa1bf7005a6f25694a"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RESC_R" ref="a3f66569372bd2caa1bf7005a6f25694a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3f66569372bd2caa1bf7005a6f25694a">SYSCTL_RESC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE05C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaab842b86f022de9497dd36d1e35643"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RCC_R" ref="adaab842b86f022de9497dd36d1e35643" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adaab842b86f022de9497dd36d1e35643">SYSCTL_RCC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE060))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a358f47358a44edec9be853a129edb238"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_PLLCFG_R" ref="a358f47358a44edec9be853a129edb238" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a358f47358a44edec9be853a129edb238">SYSCTL_PLLCFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE064))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0dd31b093c1a83329f67d1df68df4d58"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RCC2_R" ref="a0dd31b093c1a83329f67d1df68df4d58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0dd31b093c1a83329f67d1df68df4d58">SYSCTL_RCC2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE070))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5b51b7dacc6ae41e5aa58f590ec290f"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RCGC0_R" ref="ae5b51b7dacc6ae41e5aa58f590ec290f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae5b51b7dacc6ae41e5aa58f590ec290f">SYSCTL_RCGC0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE100))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fcd3f93452e84fbad5e4ac025574f62"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RCGC1_R" ref="a1fcd3f93452e84fbad5e4ac025574f62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1fcd3f93452e84fbad5e4ac025574f62">SYSCTL_RCGC1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE104))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fedfceccf18bd54a499e73d1b76e506"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_RCGC2_R" ref="a2fedfceccf18bd54a499e73d1b76e506" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2fedfceccf18bd54a499e73d1b76e506">SYSCTL_RCGC2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE108))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73c5826db3ea29ce7b83de9a783a4c96"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SCGC0_R" ref="a73c5826db3ea29ce7b83de9a783a4c96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a73c5826db3ea29ce7b83de9a783a4c96">SYSCTL_SCGC0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE110))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e98cabde75153d2287444f69d5248df"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SCGC1_R" ref="a3e98cabde75153d2287444f69d5248df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3e98cabde75153d2287444f69d5248df">SYSCTL_SCGC1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE114))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab751e900e89cf10d031479e9b071495a"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_SCGC2_R" ref="ab751e900e89cf10d031479e9b071495a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab751e900e89cf10d031479e9b071495a">SYSCTL_SCGC2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE118))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af343c1af7268a06e9aa1200f02f03684"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DCGC0_R" ref="af343c1af7268a06e9aa1200f02f03684" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af343c1af7268a06e9aa1200f02f03684">SYSCTL_DCGC0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE120))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e5852b72df9a804a6ba71a6995cf4a9"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DCGC1_R" ref="a4e5852b72df9a804a6ba71a6995cf4a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4e5852b72df9a804a6ba71a6995cf4a9">SYSCTL_DCGC1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE124))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200e3900fa7d4646a844773239872260"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DCGC2_R" ref="a200e3900fa7d4646a844773239872260" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a200e3900fa7d4646a844773239872260">SYSCTL_DCGC2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE128))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa721b6b5c4e47c597af50cd5a5d65de1"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DSLPCLKCFG_R" ref="aa721b6b5c4e47c597af50cd5a5d65de1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa721b6b5c4e47c597af50cd5a5d65de1">SYSCTL_DSLPCLKCFG_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400FE144))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control registers (SYSCTL) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab335c63546ed75cd020b83589c420de2"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_TYPE_R" ref="ab335c63546ed75cd020b83589c420de2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab335c63546ed75cd020b83589c420de2">NVIC_INT_TYPE_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcfc8530f81c2ebea5d6b229ba4f9d3f"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CTRL_R" ref="adcfc8530f81c2ebea5d6b229ba4f9d3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adcfc8530f81c2ebea5d6b229ba4f9d3f">NVIC_ST_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c404f068f1ba79d68c7cc4302112da3"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_RELOAD_R" ref="a1c404f068f1ba79d68c7cc4302112da3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1c404f068f1ba79d68c7cc4302112da3">NVIC_ST_RELOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83b8a7cd422c2dde3c671c9255216cff"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CURRENT_R" ref="a83b8a7cd422c2dde3c671c9255216cff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a83b8a7cd422c2dde3c671c9255216cff">NVIC_ST_CURRENT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6e2b1c5e5145bc250c9e863f85adaf5"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CAL_R" ref="ad6e2b1c5e5145bc250c9e863f85adaf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad6e2b1c5e5145bc250c9e863f85adaf5">NVIC_ST_CAL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E01C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a116f514784f648ad8b4634731406bd4c"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_R" ref="a116f514784f648ad8b4634731406bd4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a116f514784f648ad8b4634731406bd4c">NVIC_EN0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E100))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2579967f4c45e4eaca0f61838ee3687b"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_R" ref="a2579967f4c45e4eaca0f61838ee3687b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2579967f4c45e4eaca0f61838ee3687b">NVIC_EN1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E104))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a565459a50e1b07fa61a0d5efc4529abc"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_R" ref="a565459a50e1b07fa61a0d5efc4529abc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a565459a50e1b07fa61a0d5efc4529abc">NVIC_DIS0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E180))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eccb4f2da75d2355453ade9684150fd"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_R" ref="a4eccb4f2da75d2355453ade9684150fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4eccb4f2da75d2355453ade9684150fd">NVIC_DIS1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E184))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7711d5eb6659a97130369dff33889c43"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_R" ref="a7711d5eb6659a97130369dff33889c43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7711d5eb6659a97130369dff33889c43">NVIC_PEND0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E200))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab13c10a2635ca85257e0e6441a395713"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_R" ref="ab13c10a2635ca85257e0e6441a395713" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab13c10a2635ca85257e0e6441a395713">NVIC_PEND1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E204))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d2ee6c9fdba7ec41d4ed852a071d38f"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_R" ref="a1d2ee6c9fdba7ec41d4ed852a071d38f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1d2ee6c9fdba7ec41d4ed852a071d38f">NVIC_UNPEND0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E280))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab69cb7cc34e51b4759b573ddde3a7ff5"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_R" ref="ab69cb7cc34e51b4759b573ddde3a7ff5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab69cb7cc34e51b4759b573ddde3a7ff5">NVIC_UNPEND1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E284))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7e01a7a50d12d2cc5aa8ec837b4f3ec"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_R" ref="af7e01a7a50d12d2cc5aa8ec837b4f3ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af7e01a7a50d12d2cc5aa8ec837b4f3ec">NVIC_ACTIVE0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E300))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08d936e0f61f3ae051b69596ffe44bb9"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_R" ref="a08d936e0f61f3ae051b69596ffe44bb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a08d936e0f61f3ae051b69596ffe44bb9">NVIC_ACTIVE1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E304))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ee6cb33bdf24be635b0b2715b3adb42"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_R" ref="a5ee6cb33bdf24be635b0b2715b3adb42" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ee6cb33bdf24be635b0b2715b3adb42">NVIC_PRI0_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E400))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe220c4ac6d767bea3964cd7a1c82b1b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_R" ref="afe220c4ac6d767bea3964cd7a1c82b1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe220c4ac6d767bea3964cd7a1c82b1b">NVIC_PRI1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E404))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad87fe7431448b6cc63171d6bf15f9708"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_R" ref="ad87fe7431448b6cc63171d6bf15f9708" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad87fe7431448b6cc63171d6bf15f9708">NVIC_PRI2_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E408))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a614f72de957a18270cc3f289886a6c5f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_R" ref="a614f72de957a18270cc3f289886a6c5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a614f72de957a18270cc3f289886a6c5f">NVIC_PRI3_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E40C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97c926754314606ed21e81bd95eb4853"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_R" ref="a97c926754314606ed21e81bd95eb4853" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a97c926754314606ed21e81bd95eb4853">NVIC_PRI4_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E410))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e68aaff24b391826c3aae499ad363f5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_R" ref="a6e68aaff24b391826c3aae499ad363f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e68aaff24b391826c3aae499ad363f5">NVIC_PRI5_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E414))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3cba9d7384d0e5b3e7cfc346167124b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_R" ref="aa3cba9d7384d0e5b3e7cfc346167124b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa3cba9d7384d0e5b3e7cfc346167124b">NVIC_PRI6_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99518c2f441b268bdd8a951931e749a9"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_R" ref="a99518c2f441b268bdd8a951931e749a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a99518c2f441b268bdd8a951931e749a9">NVIC_PRI7_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E41C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f1ca0fd10e309091183f43fd7d58ed1"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_R" ref="a8f1ca0fd10e309091183f43fd7d58ed1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8f1ca0fd10e309091183f43fd7d58ed1">NVIC_PRI8_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E420))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a192eee7be5b14e989c832d78a15ca378"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_R" ref="a192eee7be5b14e989c832d78a15ca378" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a192eee7be5b14e989c832d78a15ca378">NVIC_PRI9_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E424))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cb9b63bd02c7d6831fa31381358ec1d"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_R" ref="a9cb9b63bd02c7d6831fa31381358ec1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9cb9b63bd02c7d6831fa31381358ec1d">NVIC_PRI10_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000E428))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa06ab34b7159486977ac5a0180cd0730"></a><!-- doxytag: member="lm3s_com.h::NVIC_CPUID_R" ref="aa06ab34b7159486977ac5a0180cd0730" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa06ab34b7159486977ac5a0180cd0730">NVIC_CPUID_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED00))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2abbb6599c6c0a35d4c38de4e60dbf86"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_R" ref="a2abbb6599c6c0a35d4c38de4e60dbf86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2abbb6599c6c0a35d4c38de4e60dbf86">NVIC_INT_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED04))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32315c8fcc675d189d48a2b2f5097606"></a><!-- doxytag: member="lm3s_com.h::NVIC_VTABLE_R" ref="a32315c8fcc675d189d48a2b2f5097606" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a32315c8fcc675d189d48a2b2f5097606">NVIC_VTABLE_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED08))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a323015b27500fbe8b2c6537e92e03bc7"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_R" ref="a323015b27500fbe8b2c6537e92e03bc7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a323015b27500fbe8b2c6537e92e03bc7">NVIC_APINT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED0C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92d69b1ac59011ad6af11cc5f659be07"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_CTRL_R" ref="a92d69b1ac59011ad6af11cc5f659be07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92d69b1ac59011ad6af11cc5f659be07">NVIC_SYS_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED10))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40c16190c71b807700d9b7c092fe4aba"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_R" ref="a40c16190c71b807700d9b7c092fe4aba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a40c16190c71b807700d9b7c092fe4aba">NVIC_CFG_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED14))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf32ad7592a5695ee47b5f66da40cdb0"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_R" ref="aaf32ad7592a5695ee47b5f66da40cdb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaf32ad7592a5695ee47b5f66da40cdb0">NVIC_SYS_PRI1_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED18))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad47651752c852aa71770b45f9f74927f"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI2_R" ref="ad47651752c852aa71770b45f9f74927f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad47651752c852aa71770b45f9f74927f">NVIC_SYS_PRI2_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED1C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae124bbab8a26211271fe4116d9d33a63"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_R" ref="ae124bbab8a26211271fe4116d9d33a63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae124bbab8a26211271fe4116d9d33a63">NVIC_SYS_PRI3_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED20))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b09bb2869fbbf59d3efc31d1d284a45"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_R" ref="a6b09bb2869fbbf59d3efc31d1d284a45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b09bb2869fbbf59d3efc31d1d284a45">NVIC_SYS_HND_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED24))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afec383a5915fb7027a3e71c1211fe924"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_R" ref="afec383a5915fb7027a3e71c1211fe924" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afec383a5915fb7027a3e71c1211fe924">NVIC_FAULT_STAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED28))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d205e9765910e214676d9a3846fd0a3"></a><!-- doxytag: member="lm3s_com.h::NVIC_HFAULT_STAT_R" ref="a9d205e9765910e214676d9a3846fd0a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d205e9765910e214676d9a3846fd0a3">NVIC_HFAULT_STAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED2C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55ea2221c24a95e1bfd30aaff6b6f59a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_R" ref="a55ea2221c24a95e1bfd30aaff6b6f59a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a55ea2221c24a95e1bfd30aaff6b6f59a">NVIC_DEBUG_STAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED30))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ca3c70013431cd29e51996da147c4f7"></a><!-- doxytag: member="lm3s_com.h::NVIC_MM_ADDR_R" ref="a5ca3c70013431cd29e51996da147c4f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ca3c70013431cd29e51996da147c4f7">NVIC_MM_ADDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED34))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1298974d3465a118437a4617e3de494"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_ADDR_R" ref="ae1298974d3465a118437a4617e3de494" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae1298974d3465a118437a4617e3de494">NVIC_FAULT_ADDR_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED38))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ea67ae834a2a91ec8595041aa36b9d0"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_R" ref="a1ea67ae834a2a91ec8595041aa36b9d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1ea67ae834a2a91ec8595041aa36b9d0">NVIC_MPU_TYPE_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED90))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1672ded993e802f265bbd273be751a98"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_CTRL_R" ref="a1672ded993e802f265bbd273be751a98" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1672ded993e802f265bbd273be751a98">NVIC_MPU_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED94))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab16313b1297dea678d11893e79a6a82e"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_NUMBER_R" ref="ab16313b1297dea678d11893e79a6a82e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab16313b1297dea678d11893e79a6a82e">NVIC_MPU_NUMBER_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED98))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac11a10801ed8abefd8180dd0a7d04a12"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_R" ref="ac11a10801ed8abefd8180dd0a7d04a12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac11a10801ed8abefd8180dd0a7d04a12">NVIC_MPU_BASE_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED9C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a38c9a7382764e138de20dd18c4ee6d"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_R" ref="a9a38c9a7382764e138de20dd18c4ee6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9a38c9a7382764e138de20dd18c4ee6d">NVIC_MPU_ATTR_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EDA0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdec05109960efb78c2fc719b78e69ad"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_R" ref="acdec05109960efb78c2fc719b78e69ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acdec05109960efb78c2fc719b78e69ad">NVIC_DBG_CTRL_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EDF0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad68812bb672ef5e5cf4accec80ccab32"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_R" ref="ad68812bb672ef5e5cf4accec80ccab32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad68812bb672ef5e5cf4accec80ccab32">NVIC_DBG_XFER_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EDF4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56bb836adfd737f7d2d4028e3fdc8f1d"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_DATA_R" ref="a56bb836adfd737f7d2d4028e3fdc8f1d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a56bb836adfd737f7d2d4028e3fdc8f1d">NVIC_DBG_DATA_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EDF8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7853f9a2c22f2b6ce5d70b14f3d69630"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_R" ref="a7853f9a2c22f2b6ce5d70b14f3d69630" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7853f9a2c22f2b6ce5d70b14f3d69630">NVIC_DBG_INT_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EDFC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab726e13ec19610f5252f69d8596df1ee"></a><!-- doxytag: member="lm3s_com.h::NVIC_SW_TRIG_R" ref="ab726e13ec19610f5252f69d8596df1ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab726e13ec19610f5252f69d8596df1ee">NVIC_SW_TRIG_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000EF00))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC registers (NVIC) <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a36870327cbc00023c449b77376ad9147">WDT_LOAD_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_LOAD register.  <a href="#a36870327cbc00023c449b77376ad9147"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a494bf9e725101b13c43ee610cb8e0def">WDT_LOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_LOAD register.  <a href="#a494bf9e725101b13c43ee610cb8e0def"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a655326a44272faf478d0bf7717131714">WDT_VALUE_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_VALUE register.  <a href="#a655326a44272faf478d0bf7717131714"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a62ff83ae1381c3cb5f460a07e8db0007">WDT_VALUE_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_VALUE register.  <a href="#a62ff83ae1381c3cb5f460a07e8db0007"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1cc49bca545408c53137df9d043c4759">WDT_CTL_RESEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_CTL register.  <a href="#a1cc49bca545408c53137df9d043c4759"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bb804fd0c63e3291042a8ddb629fcf8"></a><!-- doxytag: member="lm3s_com.h::WDT_CTL_INTEN" ref="a8bb804fd0c63e3291042a8ddb629fcf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8bb804fd0c63e3291042a8ddb629fcf8">WDT_CTL_INTEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Interrupt Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a71ffdbe0c786d30cb92d1d5e5df38588">WDT_ICR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_ICR register.  <a href="#a71ffdbe0c786d30cb92d1d5e5df38588"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4d761708c13db41bedfcdcfbb072e48c">WDT_ICR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_ICR register.  <a href="#a4d761708c13db41bedfcdcfbb072e48c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae770bc6b3f3266e16e08e9b9c3d42b62">WDT_RIS_WDTRIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_RIS register.  <a href="#ae770bc6b3f3266e16e08e9b9c3d42b62"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7e469a35d0d99cf0c6b627e7d9c85875">WDT_MIS_WDTMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_MIS register.  <a href="#a7e469a35d0d99cf0c6b627e7d9c85875"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a436ba073644f866b24f6a91dba03075d">WDT_TEST_STALL</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_TEST register.  <a href="#a436ba073644f866b24f6a91dba03075d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a640952890765a773b1c9f635c08b1d65">WDT_LOCK_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the WDT_O_LOCK register.  <a href="#a640952890765a773b1c9f635c08b1d65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e2ae29f9d1e45ee3d57d0f4591bdb31"></a><!-- doxytag: member="lm3s_com.h::WDT_LOCK_UNLOCKED" ref="a2e2ae29f9d1e45ee3d57d0f4591bdb31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2e2ae29f9d1e45ee3d57d0f4591bdb31">WDT_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlocked. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab03291135d770b785b5f38ecb708ed07"></a><!-- doxytag: member="lm3s_com.h::WDT_LOCK_LOCKED" ref="ab03291135d770b785b5f38ecb708ed07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab03291135d770b785b5f38ecb708ed07">WDT_LOCK_LOCKED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Locked. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2370f2172c5ae08efe9b658f39db11f3"></a><!-- doxytag: member="lm3s_com.h::WDT_LOCK_UNLOCK" ref="a2370f2172c5ae08efe9b658f39db11f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2370f2172c5ae08efe9b658f39db11f3">WDT_LOCK_UNLOCK</a>&#160;&#160;&#160;0x1ACCE551</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlocks the watchdog timer. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2729303fb14917085444ca7ea9950de0">GPIO_LOCK_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the GPIO_O_LOCK register.  <a href="#a2729303fb14917085444ca7ea9950de0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af305885d06875b30bb291f1112dae07a">GPIO_LOCK_UNLOCKED</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPIOCR register is unlocked.  <a href="#af305885d06875b30bb291f1112dae07a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a8d24da26e9cd83edd54f3e55ecfdfd">GPIO_LOCK_LOCKED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The GPIOCR register is locked.  <a href="#a7a8d24da26e9cd83edd54f3e55ecfdfd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2f3b972378d6e51b86530c38fa62e24"></a><!-- doxytag: member="lm3s_com.h::GPIO_LOCK_KEY" ref="ab2f3b972378d6e51b86530c38fa62e24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab2f3b972378d6e51b86530c38fa62e24">GPIO_LOCK_KEY</a>&#160;&#160;&#160;0x1ACCE551</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlocks the GPIO_CR register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d">SSI_CR0_SCR_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register.  <a href="#afc33c4b7b043f13d035f7d3d89f9a13d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad448b8bdd1611b78b945036b2c85c362"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_SPH" ref="ad448b8bdd1611b78b945036b2c85c362" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad448b8bdd1611b78b945036b2c85c362">SSI_CR0_SPH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Clock Phase. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7cdb2c4a4068dd6fb50b6bae0aa2f6d"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_SPO" ref="af7cdb2c4a4068dd6fb50b6bae0aa2f6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d">SSI_CR0_SPO</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Clock Polarity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6e4bbc661f3cc7a137f24d58a7cc5ca"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_FRF_M" ref="af6e4bbc661f3cc7a137f24d58a7cc5ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca">SSI_CR0_FRF_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Frame Format Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad61aa990a415319ec805d9c4f9585c3a"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_FRF_MOTO" ref="ad61aa990a415319ec805d9c4f9585c3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad61aa990a415319ec805d9c4f9585c3a">SSI_CR0_FRF_MOTO</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Freescale SPI Frame Format. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a091d7d03efbe28af12064e586701a700">SSI_CR0_FRF_TI</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Texas Instruments Synchronous.  <a href="#a091d7d03efbe28af12064e586701a700"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a052be4efc05ce89a2c2837f50c3529f2"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_FRF_NMW" ref="a052be4efc05ce89a2c2837f50c3529f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a052be4efc05ce89a2c2837f50c3529f2">SSI_CR0_FRF_NMW</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MICROWIRE Frame Format. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad68778d4ef8eef95119c7977a9fec1f6"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_M" ref="ad68778d4ef8eef95119c7977a9fec1f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad68778d4ef8eef95119c7977a9fec1f6">SSI_CR0_DSS_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Data Size Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ce8e80906f1116426e8dedd13160c96"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_4" ref="a5ce8e80906f1116426e8dedd13160c96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ce8e80906f1116426e8dedd13160c96">SSI_CR0_DSS_4</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">4-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0769dbe842e03d4ec3adc326c8593d8b"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_5" ref="a0769dbe842e03d4ec3adc326c8593d8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0769dbe842e03d4ec3adc326c8593d8b">SSI_CR0_DSS_5</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe085d02bd760bfeec712d7cd1cc546e"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_6" ref="abe085d02bd760bfeec712d7cd1cc546e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abe085d02bd760bfeec712d7cd1cc546e">SSI_CR0_DSS_6</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3de269898287c5d1e549857ac9f56d2"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_7" ref="ae3de269898287c5d1e549857ac9f56d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae3de269898287c5d1e549857ac9f56d2">SSI_CR0_DSS_7</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6d8eec01dc35cfc20f89075b0de30b"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_8" ref="aca6d8eec01dc35cfc20f89075b0de30b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca6d8eec01dc35cfc20f89075b0de30b">SSI_CR0_DSS_8</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5ab3648a5a3fe3518cbae1a7e25d439"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_9" ref="ab5ab3648a5a3fe3518cbae1a7e25d439" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439">SSI_CR0_DSS_9</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dbebab23a0608236477c19d21af13db"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_10" ref="a4dbebab23a0608236477c19d21af13db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4dbebab23a0608236477c19d21af13db">SSI_CR0_DSS_10</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">10-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa88bf75f82912b131722b5493ab74823"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_11" ref="aa88bf75f82912b131722b5493ab74823" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa88bf75f82912b131722b5493ab74823">SSI_CR0_DSS_11</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">11-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79bdef755ffd7300a8f3b3c1954ba4ff"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_12" ref="a79bdef755ffd7300a8f3b3c1954ba4ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff">SSI_CR0_DSS_12</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">12-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe9499318c857d377b65c3e66d064995"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_13" ref="afe9499318c857d377b65c3e66d064995" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe9499318c857d377b65c3e66d064995">SSI_CR0_DSS_13</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">13-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84d41dc0742f68ef9dc43da741a3f0d7"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_14" ref="a84d41dc0742f68ef9dc43da741a3f0d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7">SSI_CR0_DSS_14</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">14-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e74ff45bb07cfc16bb42d971e2c436a"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_15" ref="a4e74ff45bb07cfc16bb42d971e2c436a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a">SSI_CR0_DSS_15</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">15-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d27eaaa5043e93158f8c9c9f86f13d0"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_DSS_16" ref="a2d27eaaa5043e93158f8c9c9f86f13d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0">SSI_CR0_DSS_16</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abd0cd7047845f6a52ed9cb60b0796000">SSI_CR0_SCR_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR0 register.  <a href="#abd0cd7047845f6a52ed9cb60b0796000"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaf7015c8244a4d18bf28dd1f6d7d1e71">SSI_CR1_SOD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CR1 register.  <a href="#aaf7015c8244a4d18bf28dd1f6d7d1e71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a736cd39b92a6cbdbefe5cba845f0a23c"></a><!-- doxytag: member="lm3s_com.h::SSI_CR1_MS" ref="a736cd39b92a6cbdbefe5cba845f0a23c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c">SSI_CR1_MS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Master/Slave Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1">SSI_CR1_SSE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Synchronous <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Port.  <a href="#afbe2b458f072bd35828e4cb1b5c3ceb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4f8c02fe160be0f57fe89043e75f441"></a><!-- doxytag: member="lm3s_com.h::SSI_CR1_LBM" ref="aa4f8c02fe160be0f57fe89043e75f441" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4f8c02fe160be0f57fe89043e75f441">SSI_CR1_LBM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Loopback Mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ddafae7777be33d5eecb99da1b8a05a">SSI_DR_DATA_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DR register.  <a href="#a5ddafae7777be33d5eecb99da1b8a05a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9b1a44baadd6213589ee861721ac0a0c">SSI_DR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_DR register.  <a href="#a9b1a44baadd6213589ee861721ac0a0c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2001ab9e16bea9e0368913d175166305">SSI_SR_BSY</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_SR register.  <a href="#a2001ab9e16bea9e0368913d175166305"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92a38ea113ddadfe34512396ca7c9a46"></a><!-- doxytag: member="lm3s_com.h::SSI_SR_RFF" ref="a92a38ea113ddadfe34512396ca7c9a46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92a38ea113ddadfe34512396ca7c9a46">SSI_SR_RFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive FIFO Full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0653371c86992b7f364d3909b10fd7b"></a><!-- doxytag: member="lm3s_com.h::SSI_SR_RNE" ref="ae0653371c86992b7f364d3909b10fd7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0653371c86992b7f364d3909b10fd7b">SSI_SR_RNE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive FIFO Not Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d9ec4b4633a33b42c8c1b56e8ca7d0e"></a><!-- doxytag: member="lm3s_com.h::SSI_SR_TNF" ref="a5d9ec4b4633a33b42c8c1b56e8ca7d0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e">SSI_SR_TNF</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Transmit FIFO Not Full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b3277b0a04d62e7674155c89881b86c"></a><!-- doxytag: member="lm3s_com.h::SSI_SR_TFE" ref="a2b3277b0a04d62e7674155c89881b86c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b3277b0a04d62e7674155c89881b86c">SSI_SR_TFE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Transmit FIFO Empty. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1ccb03d587b0533504201b1224cb6710">SSI_CPSR_CPSDVSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CPSR register.  <a href="#a1ccb03d587b0533504201b1224cb6710"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab24c55bea4eb7168928b903681f0ceed">SSI_CPSR_CPSDVSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_CPSR register.  <a href="#ab24c55bea4eb7168928b903681f0ceed"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53">SSI_IM_TXIM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_IM register.  <a href="#a22cc1ee908ec15a4ae5cec1f77195b53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a991109b454b7f2a294ce9dd2b523f378"></a><!-- doxytag: member="lm3s_com.h::SSI_IM_RXIM" ref="a991109b454b7f2a294ce9dd2b523f378" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a991109b454b7f2a294ce9dd2b523f378">SSI_IM_RXIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive FIFO Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afd3ac990370ed4a0100b719fc1c7da7f">SSI_IM_RTIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Time-Out Interrupt.  <a href="#afd3ac990370ed4a0100b719fc1c7da7f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b">SSI_IM_RORIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Overrun Interrupt.  <a href="#a0ac5d6787a248fe1b2c0d4d70f72128b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2eadd9397b3638d5da48ccdbaea3185d">SSI_RIS_TXRIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_RIS register.  <a href="#a2eadd9397b3638d5da48ccdbaea3185d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8b1c5d9972afeda4f50dda2690835731">SSI_RIS_RXRIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive FIFO Raw Interrupt.  <a href="#a8b1c5d9972afeda4f50dda2690835731"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa886afa014f07c99a181ab319dc28080">SSI_RIS_RTRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Time-Out Raw.  <a href="#aa886afa014f07c99a181ab319dc28080"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5">SSI_RIS_RORRIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Overrun Raw.  <a href="#a5608f1fe7bd658c0d9fd1e2b744abff5"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841">SSI_MIS_TXMIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_MIS register.  <a href="#a7a5ce5ccfadeba575da88fe9ac2f9841"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9">SSI_MIS_RXMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive FIFO Masked.  <a href="#ab28ba2d50a2c09a9cfcf89993a9386f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3cc503e0fe07bef97ba821a1770c7682">SSI_MIS_RTMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Time-Out Masked.  <a href="#a3cc503e0fe07bef97ba821a1770c7682"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8">SSI_MIS_RORMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Overrun Masked.  <a href="#a169d9731c6f86b5eeb4cfadc9cdc6ad8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab08a821d41f3c5491b33d81e51389db2">SSI_ICR_RTIC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the SSI_O_ICR register.  <a href="#ab08a821d41f3c5491b33d81e51389db2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad">SSI_ICR_RORIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI Receive Overrun Interrupt.  <a href="#ac3e8a8e0bb173b6d757377c4c94379ad"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#addc33d9ca903b5498498845fedcc2406">UART_DR_OE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register.  <a href="#addc33d9ca903b5498498845fedcc2406"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8abd67385293e64f5736e5faddc68909"></a><!-- doxytag: member="lm3s_com.h::UART_DR_BE" ref="a8abd67385293e64f5736e5faddc68909" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8abd67385293e64f5736e5faddc68909">UART_DR_BE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Break Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ce57f5f6c7670322e73a4156223a03c"></a><!-- doxytag: member="lm3s_com.h::UART_DR_PE" ref="a3ce57f5f6c7670322e73a4156223a03c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3ce57f5f6c7670322e73a4156223a03c">UART_DR_PE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759524d95ccfeb42ae6973ef1e727e92"></a><!-- doxytag: member="lm3s_com.h::UART_DR_FE" ref="a759524d95ccfeb42ae6973ef1e727e92" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a759524d95ccfeb42ae6973ef1e727e92">UART_DR_FE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22aaf05ea69d127eaf6691a66bdbc5ee"></a><!-- doxytag: member="lm3s_com.h::UART_DR_DATA_M" ref="a22aaf05ea69d127eaf6691a66bdbc5ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee">UART_DR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Transmitted or Received. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1238f002497a06f1f8b9647e02d905f8">UART_DR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_DR register.  <a href="#a1238f002497a06f1f8b9647e02d905f8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7d66e764b50faba0d5327e912b6d85a3">UART_RSR_OE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RSR register.  <a href="#a7d66e764b50faba0d5327e912b6d85a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59aa21bf1e8bbec3739106f17e956188"></a><!-- doxytag: member="lm3s_com.h::UART_RSR_BE" ref="a59aa21bf1e8bbec3739106f17e956188" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59aa21bf1e8bbec3739106f17e956188">UART_RSR_BE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Break Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae017de851d1d1433b4b968b74ed4446b"></a><!-- doxytag: member="lm3s_com.h::UART_RSR_PE" ref="ae017de851d1d1433b4b968b74ed4446b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae017de851d1d1433b4b968b74ed4446b">UART_RSR_PE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9663ec3a20819ba90fc7c8e6a3c17cf"></a><!-- doxytag: member="lm3s_com.h::UART_RSR_FE" ref="ad9663ec3a20819ba90fc7c8e6a3c17cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf">UART_RSR_FE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing Error. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c">UART_ECR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ECR register.  <a href="#a0e2fd728c428647e0dd5e4d89b45f28c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15305879106cb8097452efa867da3361">UART_ECR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ECR register.  <a href="#a15305879106cb8097452efa867da3361"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a08ea2055746abf83b7336ae08dd1c92d">UART_FR_TXFE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FR register.  <a href="#a08ea2055746abf83b7336ae08dd1c92d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a842ff6a0449123ede0b5b93425ce902c"></a><!-- doxytag: member="lm3s_com.h::UART_FR_RXFF" ref="a842ff6a0449123ede0b5b93425ce902c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a842ff6a0449123ede0b5b93425ce902c">UART_FR_RXFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive FIFO Full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f6a08ae8a3005e737005cbd607081b1"></a><!-- doxytag: member="lm3s_com.h::UART_FR_TXFF" ref="a2f6a08ae8a3005e737005cbd607081b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f6a08ae8a3005e737005cbd607081b1">UART_FR_TXFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit FIFO Full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ba067e6425a6c5b5aca79874c549364"></a><!-- doxytag: member="lm3s_com.h::UART_FR_RXFE" ref="a9ba067e6425a6c5b5aca79874c549364" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9ba067e6425a6c5b5aca79874c549364">UART_FR_RXFE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive FIFO Empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39a3e9403d1914dba75ca838fdc73364"></a><!-- doxytag: member="lm3s_com.h::UART_FR_BUSY" ref="a39a3e9403d1914dba75ca838fdc73364" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a39a3e9403d1914dba75ca838fdc73364">UART_FR_BUSY</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Busy. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7b31bca37f095f00620628f598a53e7b">UART_ILPR_ILPDVSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ILPR register.  <a href="#a7b31bca37f095f00620628f598a53e7b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a366b9600de152cf525a34e1a53af0116">UART_ILPR_ILPDVSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ILPR register.  <a href="#a366b9600de152cf525a34e1a53af0116"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ace3260bf95c7829602c4912aa6eda9">UART_IBRD_DIVINT_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IBRD register.  <a href="#a5ace3260bf95c7829602c4912aa6eda9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae448b4ac43adabad43d706c24ff963cc">UART_IBRD_DIVINT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IBRD register.  <a href="#ae448b4ac43adabad43d706c24ff963cc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ada8c12af23a427c4e085543c1f06a6cb">UART_FBRD_DIVFRAC_M</a>&#160;&#160;&#160;0x0000003F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FBRD register.  <a href="#ada8c12af23a427c4e085543c1f06a6cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7084e060e2194b060761767eacfdf7ca">UART_FBRD_DIVFRAC_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_FBRD register.  <a href="#a7084e060e2194b060761767eacfdf7ca"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10">UART_LCRH_SPS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_LCRH register.  <a href="#a44c6291aea20dfcb8d75fc9d47c1ee10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56360a8705e6e82d4937a20972b82d69"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_WLEN_M" ref="a56360a8705e6e82d4937a20972b82d69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a56360a8705e6e82d4937a20972b82d69">UART_LCRH_WLEN_M</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Word Length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b26de9efce73ee468f7060ef685bf85"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_WLEN_5" ref="a2b26de9efce73ee468f7060ef685bf85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b26de9efce73ee468f7060ef685bf85">UART_LCRH_WLEN_5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5 bits (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6458da85c7d1c15e3f1b6a70893ab906"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_WLEN_6" ref="a6458da85c7d1c15e3f1b6a70893ab906" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6458da85c7d1c15e3f1b6a70893ab906">UART_LCRH_WLEN_6</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c312edc8c30df376cbb7a702d799c12"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_WLEN_7" ref="a3c312edc8c30df376cbb7a702d799c12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c312edc8c30df376cbb7a702d799c12">UART_LCRH_WLEN_7</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0e27af519dfbffe6d6a50942bdf30f7"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_WLEN_8" ref="ae0e27af519dfbffe6d6a50942bdf30f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7">UART_LCRH_WLEN_8</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac63fc7bdadb98a24125de76e1468510e"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_FEN" ref="ac63fc7bdadb98a24125de76e1468510e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac63fc7bdadb98a24125de76e1468510e">UART_LCRH_FEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Enable FIFOs. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aa637fc03bb39a175932d19c48e2e5b"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_STP2" ref="a3aa637fc03bb39a175932d19c48e2e5b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3aa637fc03bb39a175932d19c48e2e5b">UART_LCRH_STP2</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Two Stop Bits Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff1a8a6c54483dbf84d1902397d47b7b"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_EPS" ref="aff1a8a6c54483dbf84d1902397d47b7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aff1a8a6c54483dbf84d1902397d47b7b">UART_LCRH_EPS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Even Parity Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d5a9b375d10c260bf2e7b85bcbfe0b"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_PEN" ref="af1d5a9b375d10c260bf2e7b85bcbfe0b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b">UART_LCRH_PEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80da31de1b31f9d4cd25906e43a9a919"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_BRK" ref="a80da31de1b31f9d4cd25906e43a9a919" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a80da31de1b31f9d4cd25906e43a9a919">UART_LCRH_BRK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send Break. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4d522022557e403572e518db25b3cf5c">UART_CTL_RXE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_CTL register.  <a href="#a4d522022557e403572e518db25b3cf5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac81859db681e3918f88e0f7aea596a06"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_TXE" ref="ac81859db681e3918f88e0f7aea596a06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac81859db681e3918f88e0f7aea596a06">UART_CTL_TXE</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6ac64f4d5b8d6377bfd1d3799813710"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_LBE" ref="ad6ac64f4d5b8d6377bfd1d3799813710" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710">UART_CTL_LBE</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Loop Back Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabde3e1386574ce4f971c731fe5cd478"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_SIRLP" ref="aabde3e1386574ce4f971c731fe5cd478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aabde3e1386574ce4f971c731fe5cd478">UART_CTL_SIRLP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR Low-Power Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b9bcd2c0a0180f3a61c1aa0afa36697"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_SIREN" ref="a5b9bcd2c0a0180f3a61c1aa0afa36697" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697">UART_CTL_SIREN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d170d515d0d3082a4a4720c2a8c4fde"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_UARTEN" ref="a3d170d515d0d3082a4a4720c2a8c4fde" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">UART_CTL_UARTEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab59634e01aae08d0f8e4dfc07d3e4f2a">UART_IFLS_RX_M</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IFLS register.  <a href="#ab59634e01aae08d0f8e4dfc07d3e4f2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4900202b2ff31ed0a12b5742dbc24bf"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX1_8" ref="ab4900202b2ff31ed0a12b5742dbc24bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4900202b2ff31ed0a12b5742dbc24bf">UART_IFLS_RX1_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO &gt;= 1/8 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e52819e38918fe902ea64e3c3eaaa24"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX2_8" ref="a6e52819e38918fe902ea64e3c3eaaa24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e52819e38918fe902ea64e3c3eaaa24">UART_IFLS_RX2_8</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO &gt;= 1/4 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1daffda1d572d2e0ab26a61e1a7586a6"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX4_8" ref="a1daffda1d572d2e0ab26a61e1a7586a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1daffda1d572d2e0ab26a61e1a7586a6">UART_IFLS_RX4_8</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO &gt;= 1/2 full (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb827d5cbe37db0d49df5c2a1ff10c52"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX6_8" ref="abb827d5cbe37db0d49df5c2a1ff10c52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abb827d5cbe37db0d49df5c2a1ff10c52">UART_IFLS_RX6_8</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO &gt;= 3/4 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a130ca29814118526aed223296348e951"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX7_8" ref="a130ca29814118526aed223296348e951" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a130ca29814118526aed223296348e951">UART_IFLS_RX7_8</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO &gt;= 7/8 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a34d7f62cc93dc2490604bcf4e6afcb1f">UART_IFLS_TX_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Interrupt FIFO.  <a href="#a34d7f62cc93dc2490604bcf4e6afcb1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5b9a2117068af5a87a9897487100b18"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX1_8" ref="af5b9a2117068af5a87a9897487100b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af5b9a2117068af5a87a9897487100b18">UART_IFLS_TX1_8</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO &lt;= 1/8 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a047badc38e4a7f3cd80fd8f8d652080f"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX2_8" ref="a047badc38e4a7f3cd80fd8f8d652080f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a047badc38e4a7f3cd80fd8f8d652080f">UART_IFLS_TX2_8</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO &lt;= 1/4 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac74dc6ca9e964467043b0a884e2cc497"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX4_8" ref="ac74dc6ca9e964467043b0a884e2cc497" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac74dc6ca9e964467043b0a884e2cc497">UART_IFLS_TX4_8</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO &lt;= 1/2 full (default) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a436bb4f6fc96c00ab01eedb2e70cf271"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX6_8" ref="a436bb4f6fc96c00ab01eedb2e70cf271" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a436bb4f6fc96c00ab01eedb2e70cf271">UART_IFLS_TX6_8</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO &lt;= 3/4 full. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29245e96e6204fa081642971ee65e103"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX7_8" ref="a29245e96e6204fa081642971ee65e103" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a29245e96e6204fa081642971ee65e103">UART_IFLS_TX7_8</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO &lt;= 7/8 full. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a">UART_IM_OEIM</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_IM register.  <a href="#a31eb54dcaa6a8b8f0cfa9b2546ecf90a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46f192668edb0a97e140d59d561f8018"></a><!-- doxytag: member="lm3s_com.h::UART_IM_BEIM" ref="a46f192668edb0a97e140d59d561f8018" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a46f192668edb0a97e140d59d561f8018">UART_IM_BEIM</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Break Error Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82fb24baaca8bb73091c345efce113ba"></a><!-- doxytag: member="lm3s_com.h::UART_IM_PEIM" ref="a82fb24baaca8bb73091c345efce113ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a82fb24baaca8bb73091c345efce113ba">UART_IM_PEIM</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Error Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa1bc63532f94fa71e77b820c211642e9">UART_IM_FEIM</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing Error Interrupt.  <a href="#aa1bc63532f94fa71e77b820c211642e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a527c259858bfb707366288c0469c38e2">UART_IM_RTIM</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Time-Out Interrupt.  <a href="#a527c259858bfb707366288c0469c38e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a390d47a4075123384c44717159d4bd"></a><!-- doxytag: member="lm3s_com.h::UART_IM_TXIM" ref="a2a390d47a4075123384c44717159d4bd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a390d47a4075123384c44717159d4bd">UART_IM_TXIM</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abad98dd5a214f571cb0dca49383fed17"></a><!-- doxytag: member="lm3s_com.h::UART_IM_RXIM" ref="abad98dd5a214f571cb0dca49383fed17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abad98dd5a214f571cb0dca49383fed17">UART_IM_RXIM</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Interrupt Mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca">UART_RIS_OERIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_RIS register.  <a href="#a11d8e1b1aba3ace167d233a5d09b7fca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a303312aa60ec145d3c5d780a75a05f40">UART_RIS_BERIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Break Error Raw Interrupt.  <a href="#a303312aa60ec145d3c5d780a75a05f40"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2246a028ff7429bcddfdc9735a9a7481">UART_RIS_PERIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Error Raw Interrupt.  <a href="#a2246a028ff7429bcddfdc9735a9a7481"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe6a00b730c17b146b148fdc5013a786">UART_RIS_FERIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing Error Raw Interrupt.  <a href="#afe6a00b730c17b146b148fdc5013a786"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b0800b96f3dba1a382944049fe752de">UART_RIS_RTRIS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Time-Out Raw.  <a href="#a6b0800b96f3dba1a382944049fe752de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a015712c3da86b67df5d3476b916c7d5a">UART_RIS_TXRIS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Raw Interrupt.  <a href="#a015712c3da86b67df5d3476b916c7d5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c">UART_RIS_RXRIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Raw Interrupt.  <a href="#a5316f24cbc5dfe26fdb08fb554d36e4c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aedbd4da61074ef1d9dca18fab28e759a">UART_MIS_OEMIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_MIS register.  <a href="#aedbd4da61074ef1d9dca18fab28e759a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa556f30b086326cae5664fcd21828f89">UART_MIS_BEMIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Break Error Masked.  <a href="#aa556f30b086326cae5664fcd21828f89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a673bd27ed474a3a027a064f7e085c3">UART_MIS_PEMIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity Error Masked.  <a href="#a7a673bd27ed474a3a027a064f7e085c3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a78e27e0733dcfe5b63508668d8f16003">UART_MIS_FEMIS</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing Error Masked.  <a href="#a78e27e0733dcfe5b63508668d8f16003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a204c9da24bd07516220e8d42604e0fbc">UART_MIS_RTMIS</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Time-Out Masked.  <a href="#a204c9da24bd07516220e8d42604e0fbc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60d34063d4ba4c39b7068b4211a5fb65">UART_MIS_TXMIS</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Masked Interrupt.  <a href="#a60d34063d4ba4c39b7068b4211a5fb65"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49">UART_MIS_RXMIS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Masked Interrupt.  <a href="#a51ffb88d9f19dcc1852cdd09cae56a49"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2702ef112b66762428860496a17d5ac7">UART_ICR_OEIC</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the UART_O_ICR register.  <a href="#a2702ef112b66762428860496a17d5ac7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7871455810b637d6dabd49f93e9f938"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_BEIC" ref="aa7871455810b637d6dabd49f93e9f938" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa7871455810b637d6dabd49f93e9f938">UART_ICR_BEIC</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Error Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cab3fec193ca085929fb647fb172a51"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_PEIC" ref="a6cab3fec193ca085929fb647fb172a51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6cab3fec193ca085929fb647fb172a51">UART_ICR_PEIC</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfd4c00cc220a03cf93ea650992ac74c"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_FEIC" ref="acfd4c00cc220a03cf93ea650992ac74c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acfd4c00cc220a03cf93ea650992ac74c">UART_ICR_FEIC</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65814d8aaa727ed2aa9405f9e4dbed93"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_RTIC" ref="a65814d8aaa727ed2aa9405f9e4dbed93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93">UART_ICR_RTIC</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Time-Out Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3da8a34e068343959956f8bb62be16b"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_TXIC" ref="ab3da8a34e068343959956f8bb62be16b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3da8a34e068343959956f8bb62be16b">UART_ICR_TXIC</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a9e3dbecd089ab7e2859a62a1227ed"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_RXIC" ref="a55a9e3dbecd089ab7e2859a62a1227ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed">UART_ICR_RXIC</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Interrupt Clear. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a38438d5cab5618d1a973f045410916be">I2C_MSA_SA_M</a>&#160;&#160;&#160;0x000000FE</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MSA register.  <a href="#a38438d5cab5618d1a973f045410916be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb09f7cb84b10e77c9adc97b359b558b"></a><!-- doxytag: member="lm3s_com.h::I2C_MSA_RS" ref="acb09f7cb84b10e77c9adc97b359b558b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb09f7cb84b10e77c9adc97b359b558b">I2C_MSA_RS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive not send. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec1240e2353cb8761fe683c1062ea19e">I2C_MSA_SA_S</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MSA register.  <a href="#aec1240e2353cb8761fe683c1062ea19e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a936d25a2651630b37da12616c8040b18">I2C_SOAR_OAR_M</a>&#160;&#160;&#160;0x0000007F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SOAR register.  <a href="#a936d25a2651630b37da12616c8040b18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a813a99af5d2a9dd6bda4ef9e351b883e">I2C_SOAR_OAR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SOAR register.  <a href="#a813a99af5d2a9dd6bda4ef9e351b883e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3483b0e46cf189ed1d386fa0f18cf328">I2C_SCSR_FBR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SCSR register.  <a href="#a3483b0e46cf189ed1d386fa0f18cf328"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ce9f87473f86549ce7ae25ed637979"></a><!-- doxytag: member="lm3s_com.h::I2C_SCSR_TREQ" ref="a02ce9f87473f86549ce7ae25ed637979" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a02ce9f87473f86549ce7ae25ed637979">I2C_SCSR_TREQ</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac103568c30edd776e9242162496c36db"></a><!-- doxytag: member="lm3s_com.h::I2C_SCSR_DA" ref="ac103568c30edd776e9242162496c36db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac103568c30edd776e9242162496c36db">I2C_SCSR_DA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae84e6eeba8fabe8c31c1ba6fc6cf06b0"></a><!-- doxytag: member="lm3s_com.h::I2C_SCSR_RREQ" ref="ae84e6eeba8fabe8c31c1ba6fc6cf06b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0">I2C_SCSR_RREQ</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Request. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b8adb0fc36ae5adb02982df1071e878">I2C_MCS_BUSBSY</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MCS register.  <a href="#a2b8adb0fc36ae5adb02982df1071e878"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a496b0e020fe6450d9a25834382db932e"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_IDLE" ref="a496b0e020fe6450d9a25834382db932e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a496b0e020fe6450d9a25834382db932e">I2C_MCS_IDLE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Idle. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12f64e16e9462ffedae297bf68566dec"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_ARBLST" ref="a12f64e16e9462ffedae297bf68566dec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a12f64e16e9462ffedae297bf68566dec">I2C_MCS_ARBLST</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration Lost. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3cafd26f982b8c69702f08b0f6592b7"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_ACK" ref="ac3cafd26f982b8c69702f08b0f6592b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3cafd26f982b8c69702f08b0f6592b7">I2C_MCS_ACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Acknowledge Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a981d18e43fcb5a2ef0d0ac0765f3d632"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_DATACK" ref="a981d18e43fcb5a2ef0d0ac0765f3d632" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632">I2C_MCS_DATACK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d470fff9860efdc717e0ff2b8f003fa"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_ADRACK" ref="a9d470fff9860efdc717e0ff2b8f003fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d470fff9860efdc717e0ff2b8f003fa">I2C_MCS_ADRACK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge Address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2a9845789ca7401e680db6540cee7f3"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_STOP" ref="aa2a9845789ca7401e680db6540cee7f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa2a9845789ca7401e680db6540cee7f3">I2C_MCS_STOP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate STOP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add129ac811e354151bd37e6978692db8"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_START" ref="add129ac811e354151bd37e6978692db8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#add129ac811e354151bd37e6978692db8">I2C_MCS_START</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate START. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24cbbb7eff03142f278ad2429baababf"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_ERROR" ref="a24cbbb7eff03142f278ad2429baababf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a24cbbb7eff03142f278ad2429baababf">I2C_MCS_ERROR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a470a4ad0e4deb6ca24bdc32b32a26ef0"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_RUN" ref="a470a4ad0e4deb6ca24bdc32b32a26ef0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0">I2C_MCS_RUN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a381c92be97c10c3c9725db74832c46f6"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_BUSY" ref="a381c92be97c10c3c9725db74832c46f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a381c92be97c10c3c9725db74832c46f6">I2C_MCS_BUSY</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Busy. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e">I2C_SDR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SDR register.  <a href="#a01e09dc5962c06b1d84cbbcf5df1647e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae555376a36ca733cdc4de95b23bc16f1">I2C_SDR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SDR register.  <a href="#ae555376a36ca733cdc4de95b23bc16f1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2bfa23e6ed33d58b2e1867396c255fae">I2C_MDR_DATA_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MDR register.  <a href="#a2bfa23e6ed33d58b2e1867396c255fae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab717b0dee7d858f8a5ca705eede279fd">I2C_MDR_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MDR register.  <a href="#ab717b0dee7d858f8a5ca705eede279fd"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aab3c4b80a2b83c6a405254cf14832910">I2C_MTPR_TPR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MTPR register.  <a href="#aab3c4b80a2b83c6a405254cf14832910"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a87e6edbf7828625e0efb72ec82289b75">I2C_MTPR_TPR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MTPR register.  <a href="#a87e6edbf7828625e0efb72ec82289b75"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69b55d528b7d32738bf36b7abcc33cb7">I2C_SIMR_DATAIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SIMR register.  <a href="#a69b55d528b7d32738bf36b7abcc33cb7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a494bc007fd396e59cd9336cd726f7736">I2C_SRIS_DATARIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SRIS register.  <a href="#a494bc007fd396e59cd9336cd726f7736"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaf88904c64bf1608f954299b820b79c2">I2C_MIMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MIMR register.  <a href="#aaf88904c64bf1608f954299b820b79c2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a015371a2988c3489343ca626d0a7af27">I2C_MRIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MRIS register.  <a href="#a015371a2988c3489343ca626d0a7af27"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6">I2C_SMIS_DATAMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SMIS register.  <a href="#ab4bdc3a701becc9d04ce76daa83fb2b6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac0de1e1d5485525469027f9e7e5c0949">I2C_SICR_DATAIC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_SICR register.  <a href="#ac0de1e1d5485525469027f9e7e5c0949"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5">I2C_MMIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MMIS register.  <a href="#a2ad61c536a592c71d2ee4e9d76ef4ef5"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4710a62314041659d2dc6e7bd8f8ad92">I2C_MICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MICR register.  <a href="#a4710a62314041659d2dc6e7bd8f8ad92"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26">I2C_MCR_SFE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the I2C_O_MCR register.  <a href="#afb4062b6e1079cfa7f9e1d1ddf445c26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41a8a2195430a009df931da5ed05e39c"></a><!-- doxytag: member="lm3s_com.h::I2C_MCR_MFE" ref="a41a8a2195430a009df931da5ed05e39c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41a8a2195430a009df931da5ed05e39c">I2C_MCR_MFE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Function Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81152c209cb668619b2860ab9fc58076"></a><!-- doxytag: member="lm3s_com.h::I2C_MCR_LPBK" ref="a81152c209cb668619b2860ab9fc58076" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a81152c209cb668619b2860ab9fc58076">I2C_MCR_LPBK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Loopback. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afd552489fa90d6d2a6c9bcd8c847657f">PWM_CTL_GLOBALSYNC2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_CTL register.  <a href="#afd552489fa90d6d2a6c9bcd8c847657f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14b4f17dceadc47c444b421af11b2f07"></a><!-- doxytag: member="lm3s_com.h::PWM_CTL_GLOBALSYNC1" ref="a14b4f17dceadc47c444b421af11b2f07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14b4f17dceadc47c444b421af11b2f07">PWM_CTL_GLOBALSYNC1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Update PWM Generator 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9efd64dfa960ca766d1a02f577443e6f"></a><!-- doxytag: member="lm3s_com.h::PWM_CTL_GLOBALSYNC0" ref="a9efd64dfa960ca766d1a02f577443e6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9efd64dfa960ca766d1a02f577443e6f">PWM_CTL_GLOBALSYNC0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Update PWM Generator 0. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5dac600c989d7a3f2fb558697bd98aa3">PWM_SYNC_SYNC2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_SYNC register.  <a href="#a5dac600c989d7a3f2fb558697bd98aa3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a49d12f649b07fc528c54a2dfccfc8d"></a><!-- doxytag: member="lm3s_com.h::PWM_SYNC_SYNC1" ref="a1a49d12f649b07fc528c54a2dfccfc8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a49d12f649b07fc528c54a2dfccfc8d">PWM_SYNC_SYNC1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Generator 1 Counter. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2982c1a4e7360c55c824319ac9efbd71"></a><!-- doxytag: member="lm3s_com.h::PWM_SYNC_SYNC0" ref="a2982c1a4e7360c55c824319ac9efbd71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2982c1a4e7360c55c824319ac9efbd71">PWM_SYNC_SYNC0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Generator 0 Counter. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab6098cd10dc189827f88cb6a7aad9060">PWM_ENABLE_PWM5EN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_ENABLE register.  <a href="#ab6098cd10dc189827f88cb6a7aad9060"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46c8baa000c36261cbb3605deb371428"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM4EN" ref="a46c8baa000c36261cbb3605deb371428" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a46c8baa000c36261cbb3605deb371428">PWM_ENABLE_PWM4EN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM4 Output Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22216a88742c6399ac6a77b85a68aa11"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM3EN" ref="a22216a88742c6399ac6a77b85a68aa11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22216a88742c6399ac6a77b85a68aa11">PWM_ENABLE_PWM3EN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3 Output Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b9c1e1eeba53b279bc3a05519e75e18"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM2EN" ref="a4b9c1e1eeba53b279bc3a05519e75e18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4b9c1e1eeba53b279bc3a05519e75e18">PWM_ENABLE_PWM2EN</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 Output Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab41e76d4d3977270166f8cdba1aaf194"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM1EN" ref="ab41e76d4d3977270166f8cdba1aaf194" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab41e76d4d3977270166f8cdba1aaf194">PWM_ENABLE_PWM1EN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Output Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa6f52ba610d144dd4dec5dda8c2918c"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM0EN" ref="aaa6f52ba610d144dd4dec5dda8c2918c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaa6f52ba610d144dd4dec5dda8c2918c">PWM_ENABLE_PWM0EN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Output Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a500e3ffcde1f0768d3780657878aa2ef">PWM_INVERT_PWM5INV</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_INVERT register.  <a href="#a500e3ffcde1f0768d3780657878aa2ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39e60de92dc92c4e711b9a8423312bf3"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM4INV" ref="a39e60de92dc92c4e711b9a8423312bf3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a39e60de92dc92c4e711b9a8423312bf3">PWM_INVERT_PWM4INV</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PWM4 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73be3d62b23a38b1adbabd1ac7f76a37"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM3INV" ref="a73be3d62b23a38b1adbabd1ac7f76a37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a73be3d62b23a38b1adbabd1ac7f76a37">PWM_INVERT_PWM3INV</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PWM3 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b539f5d8cf2d1b735f9b398553c3a3a"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM2INV" ref="a8b539f5d8cf2d1b735f9b398553c3a3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8b539f5d8cf2d1b735f9b398553c3a3a">PWM_INVERT_PWM2INV</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PWM2 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0be381a388bff022c258422ab7c5887e"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM1INV" ref="a0be381a388bff022c258422ab7c5887e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0be381a388bff022c258422ab7c5887e">PWM_INVERT_PWM1INV</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PWM1 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a>. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70e4ee6df0d1701a66b1ca1e8d0e7016"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM0INV" ref="a70e4ee6df0d1701a66b1ca1e8d0e7016" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70e4ee6df0d1701a66b1ca1e8d0e7016">PWM_INVERT_PWM0INV</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PWM0 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a>. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92ea4c7be5095e6e816d7021eb809787">PWM_FAULT_FAULT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_FAULT register.  <a href="#a92ea4c7be5095e6e816d7021eb809787"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c97215af34df8783d622d653a1e978a"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT4" ref="a0c97215af34df8783d622d653a1e978a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0c97215af34df8783d622d653a1e978a">PWM_FAULT_FAULT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM4 Fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad338d635d6054bb91167fd1643abc224"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT3" ref="ad338d635d6054bb91167fd1643abc224" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad338d635d6054bb91167fd1643abc224">PWM_FAULT_FAULT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3 Fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4561423d7ed5dc2cae3327bb044108e"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT2" ref="ab4561423d7ed5dc2cae3327bb044108e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4561423d7ed5dc2cae3327bb044108e">PWM_FAULT_FAULT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 Fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2de219e7c64d0a82f07acb1ce363212b"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT1" ref="a2de219e7c64d0a82f07acb1ce363212b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2de219e7c64d0a82f07acb1ce363212b">PWM_FAULT_FAULT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37b2ef6bfc0511a75bfc221acfb2f282"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT0" ref="a37b2ef6bfc0511a75bfc221acfb2f282" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a37b2ef6bfc0511a75bfc221acfb2f282">PWM_FAULT_FAULT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Fault. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a80ef9abede81c1fdb4a74f13fba2f7ec">PWM_INTEN_INTFAULT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_INTEN register.  <a href="#a80ef9abede81c1fdb4a74f13fba2f7ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9249ce5cbab10a641bca612b9ce0fab"></a><!-- doxytag: member="lm3s_com.h::PWM_INTEN_INTPWM2" ref="ae9249ce5cbab10a641bca612b9ce0fab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9249ce5cbab10a641bca612b9ce0fab">PWM_INTEN_INTPWM2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a000ae65243b8425503dbd4fdb7776eae"></a><!-- doxytag: member="lm3s_com.h::PWM_INTEN_INTPWM1" ref="a000ae65243b8425503dbd4fdb7776eae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a000ae65243b8425503dbd4fdb7776eae">PWM_INTEN_INTPWM1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeaecbd51b576cd9e5f25d7912b2c1db"></a><!-- doxytag: member="lm3s_com.h::PWM_INTEN_INTPWM0" ref="adeaecbd51b576cd9e5f25d7912b2c1db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adeaecbd51b576cd9e5f25d7912b2c1db">PWM_INTEN_INTPWM0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Interrupt Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3f93fe157e9989bef14b7dc994f2c1b">PWM_RIS_INTFAULT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_RIS register.  <a href="#ac3f93fe157e9989bef14b7dc994f2c1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace342e68e282aab5d00d6ba4c048a0d3"></a><!-- doxytag: member="lm3s_com.h::PWM_RIS_INTPWM2" ref="ace342e68e282aab5d00d6ba4c048a0d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace342e68e282aab5d00d6ba4c048a0d3">PWM_RIS_INTPWM2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 Interrupt Asserted. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01e3059cb8044453b064119163dc31da"></a><!-- doxytag: member="lm3s_com.h::PWM_RIS_INTPWM1" ref="a01e3059cb8044453b064119163dc31da" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a01e3059cb8044453b064119163dc31da">PWM_RIS_INTPWM1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Interrupt Asserted. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dc356cf7893c8e5068966555795167b"></a><!-- doxytag: member="lm3s_com.h::PWM_RIS_INTPWM0" ref="a3dc356cf7893c8e5068966555795167b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3dc356cf7893c8e5068966555795167b">PWM_RIS_INTPWM0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Interrupt Asserted. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a50344e696306b58690755e8d54ed4be5">PWM_ISC_INTFAULT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_ISC register.  <a href="#a50344e696306b58690755e8d54ed4be5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7058bcd9256db84237d93177ea48c725"></a><!-- doxytag: member="lm3s_com.h::PWM_ISC_INTPWM2" ref="a7058bcd9256db84237d93177ea48c725" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7058bcd9256db84237d93177ea48c725">PWM_ISC_INTPWM2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a0bf1e553fb4b85a79465f200f37fba"></a><!-- doxytag: member="lm3s_com.h::PWM_ISC_INTPWM1" ref="a5a0bf1e553fb4b85a79465f200f37fba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a0bf1e553fb4b85a79465f200f37fba">PWM_ISC_INTPWM1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac839419444ce358c2ec471334bf904a9"></a><!-- doxytag: member="lm3s_com.h::PWM_ISC_INTPWM0" ref="ac839419444ce358c2ec471334bf904a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac839419444ce358c2ec471334bf904a9">PWM_ISC_INTPWM0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a508d792640b1ddf1fd18bc0c5e575cbb">PWM_STATUS_FAULT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_STATUS register.  <a href="#a508d792640b1ddf1fd18bc0c5e575cbb"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2e608213744e870d4efdd62385c70da4">PWM_X_CTL_CMPBUPD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_CTL register.  <a href="#a2e608213744e870d4efdd62385c70da4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac231d2a6e2e8d6042557ff6343fd8bae"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_CMPAUPD" ref="ac231d2a6e2e8d6042557ff6343fd8bae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac231d2a6e2e8d6042557ff6343fd8bae">PWM_X_CTL_CMPAUPD</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator A Update Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a482de4debd05182f584b0ea051e598"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_LOADUPD" ref="a9a482de4debd05182f584b0ea051e598" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9a482de4debd05182f584b0ea051e598">PWM_X_CTL_LOADUPD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Load Register Update Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa04ab63928ca0d6efb6d98443ba84293"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_DEBUG" ref="aa04ab63928ca0d6efb6d98443ba84293" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa04ab63928ca0d6efb6d98443ba84293">PWM_X_CTL_DEBUG</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2d9c2084af9f98e09e0610583daf5f4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_MODE" ref="ac2d9c2084af9f98e09e0610583daf5f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac2d9c2084af9f98e09e0610583daf5f4">PWM_X_CTL_MODE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9ec4407dce1d1c6778ac532f5b1d4b8"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_ENABLE" ref="ad9ec4407dce1d1c6778ac532f5b1d4b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad9ec4407dce1d1c6778ac532f5b1d4b8">PWM_X_CTL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM Block Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4accda5b2d79656b55ca81082f612f4d">PWM_X_INTEN_TRCMPBD</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_INTEN register.  <a href="#a4accda5b2d79656b55ca81082f612f4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a469a55cf0d96d0170cb93fc9fa599533"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCMPBU" ref="a469a55cf0d96d0170cb93fc9fa599533" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a469a55cf0d96d0170cb93fc9fa599533">PWM_X_INTEN_TRCMPBU</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger for Counter=PWMnCMPB Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb18c567388629ba4fe658233e4361df">PWM_X_INTEN_TRCMPAD</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger for Counter=PWMnCMPA.  <a href="#aeb18c567388629ba4fe658233e4361df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2cdcd04de2fdb45202028612ffea569f"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCMPAU" ref="a2cdcd04de2fdb45202028612ffea569f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2cdcd04de2fdb45202028612ffea569f">PWM_X_INTEN_TRCMPAU</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger for Counter=PWMnCMPA Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1ef1373fdbf1ffe4394cc674771b612"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCNTLOAD" ref="ac1ef1373fdbf1ffe4394cc674771b612" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1ef1373fdbf1ffe4394cc674771b612">PWM_X_INTEN_TRCNTLOAD</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger for Counter=PWMnLOAD. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00934c2303e0497adc1d9f4ec930c199"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCNTZERO" ref="a00934c2303e0497adc1d9f4ec930c199" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a00934c2303e0497adc1d9f4ec930c199">PWM_X_INTEN_TRCNTZERO</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger for Counter=0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7962b84290d28358f3c7b5ae3764cd15">PWM_X_INTEN_INTCMPBD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=PWMnCMPB.  <a href="#a7962b84290d28358f3c7b5ae3764cd15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a96fdd1d350980572f157d1030d5f6b5a">PWM_X_INTEN_INTCMPBU</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=PWMnCMPB.  <a href="#a96fdd1d350980572f157d1030d5f6b5a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6093a066657c3620a4133342cd1ee66c">PWM_X_INTEN_INTCMPAD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=PWMnCMPA.  <a href="#a6093a066657c3620a4133342cd1ee66c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa3fd39dfe157202c0631f63a1884cc27">PWM_X_INTEN_INTCMPAU</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=PWMnCMPA.  <a href="#aa3fd39dfe157202c0631f63a1884cc27"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed1c31167cc90dae2d669e31130f517d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCNTLOAD" ref="aed1c31167cc90dae2d669e31130f517d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aed1c31167cc90dae2d669e31130f517d">PWM_X_INTEN_INTCNTLOAD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=PWMnLOAD. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01117171470b9277038a289a22b7bcac"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCNTZERO" ref="a01117171470b9277038a289a22b7bcac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a01117171470b9277038a289a22b7bcac">PWM_X_INTEN_INTCNTZERO</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt for Counter=0. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a785f400cb8a89fedc7efba5bde43dd8e">PWM_X_RIS_INTCMPBD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_RIS register.  <a href="#a785f400cb8a89fedc7efba5bde43dd8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cc69884ddf749da087c8bc3e7d05e0c"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCMPBU" ref="a1cc69884ddf749da087c8bc3e7d05e0c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1cc69884ddf749da087c8bc3e7d05e0c">PWM_X_RIS_INTCMPBU</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator B Up Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3836e9ef6c45e1c60a69d44a81b34d8">PWM_X_RIS_INTCMPAD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator A Down Interrupt.  <a href="#ab3836e9ef6c45e1c60a69d44a81b34d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b2a6d17284d4fc82a85f8e29d52ec6d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCMPAU" ref="a6b2a6d17284d4fc82a85f8e29d52ec6d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b2a6d17284d4fc82a85f8e29d52ec6d">PWM_X_RIS_INTCMPAU</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator A Up Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15264947f398028f0726a0106ad90d22"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCNTLOAD" ref="a15264947f398028f0726a0106ad90d22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15264947f398028f0726a0106ad90d22">PWM_X_RIS_INTCNTLOAD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter=Load Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae8bf4829fa19d3f76c09984d9d80e4d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCNTZERO" ref="aae8bf4829fa19d3f76c09984d9d80e4d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae8bf4829fa19d3f76c09984d9d80e4d">PWM_X_RIS_INTCNTZERO</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter=0 Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af597008a7deebfadeaf84811501e93e8">PWM_X_ISC_INTCMPBD</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_ISC register.  <a href="#af597008a7deebfadeaf84811501e93e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc8b2cf0f1269ddb2400f407f140dadf"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCMPBU" ref="abc8b2cf0f1269ddb2400f407f140dadf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abc8b2cf0f1269ddb2400f407f140dadf">PWM_X_ISC_INTCMPBU</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator B Up Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7324f7c925a823b03dc624e5da7b1dc0"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCMPAD" ref="a7324f7c925a823b03dc624e5da7b1dc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7324f7c925a823b03dc624e5da7b1dc0">PWM_X_ISC_INTCMPAD</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator A Down Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a309770a8eb1aa72d2d715d96833bb9"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCMPAU" ref="a9a309770a8eb1aa72d2d715d96833bb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9a309770a8eb1aa72d2d715d96833bb9">PWM_X_ISC_INTCMPAU</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator A Up Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d4ae05b15d2b5716369383fdc33d6f6"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCNTLOAD" ref="a3d4ae05b15d2b5716369383fdc33d6f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3d4ae05b15d2b5716369383fdc33d6f6">PWM_X_ISC_INTCNTLOAD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter=Load Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8caf0fc8d7fa2825672d39b5d78a46de"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCNTZERO" ref="a8caf0fc8d7fa2825672d39b5d78a46de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8caf0fc8d7fa2825672d39b5d78a46de">PWM_X_ISC_INTCNTZERO</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter=0 Interrupt. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9c9910c6d687eeb7fecf7a415af5dd97">PWM_X_LOAD_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_LOAD register.  <a href="#a9c9910c6d687eeb7fecf7a415af5dd97"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa91727ec64d2158420b5b44c8e95f980">PWM_X_LOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_LOAD register.  <a href="#aa91727ec64d2158420b5b44c8e95f980"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adc60243d168f2bbdc9f7c30579291644">PWM_X_COUNT_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_COUNT register.  <a href="#adc60243d168f2bbdc9f7c30579291644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4be7b4259d32b7fa278b58274bdce682">PWM_X_COUNT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_COUNT register.  <a href="#a4be7b4259d32b7fa278b58274bdce682"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc676b0e0e81f4119b29bee4f75ee1da">PWM_X_CMPA_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_CMPA register.  <a href="#afc676b0e0e81f4119b29bee4f75ee1da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7d244613a9f56f65117db0194a3ef6da">PWM_X_CMPA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_CMPA register.  <a href="#a7d244613a9f56f65117db0194a3ef6da"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c7c975c9e72a5bb8a04e63eccdd5073">PWM_X_CMPB_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_CMPB register.  <a href="#a3c7c975c9e72a5bb8a04e63eccdd5073"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5189cec560be9446999a5c5e0248219a">PWM_X_CMPB_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_CMPB register.  <a href="#a5189cec560be9446999a5c5e0248219a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c01a8b327f9c7f01bc73aa3cefceb5d">PWM_X_GENA_ACTCMPBD_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_GENA register.  <a href="#a3c01a8b327f9c7f01bc73aa3cefceb5d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a059c59a91df4928a69b639379289bf7f"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBD_NONE" ref="a059c59a91df4928a69b639379289bf7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a059c59a91df4928a69b639379289bf7f">PWM_X_GENA_ACTCMPBD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cafbc9437394ed781760500a4567e2f"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBD_INV" ref="a6cafbc9437394ed781760500a4567e2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6cafbc9437394ed781760500a4567e2f">PWM_X_GENA_ACTCMPBD_INV</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbaffb29f415e1bd9664e79c5953b2d5"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBD_ZERO" ref="acbaffb29f415e1bd9664e79c5953b2d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acbaffb29f415e1bd9664e79c5953b2d5">PWM_X_GENA_ACTCMPBD_ZERO</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab532b2aceab1a3047aa2faf5db6abf"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBD_ONE" ref="acab532b2aceab1a3047aa2faf5db6abf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acab532b2aceab1a3047aa2faf5db6abf">PWM_X_GENA_ACTCMPBD_ONE</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a460433ec997118f65deed3e71faa32e4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBU_M" ref="a460433ec997118f65deed3e71faa32e4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a460433ec997118f65deed3e71faa32e4">PWM_X_GENA_ACTCMPBU_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator B Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb30b81d47a976d4e31ff16d7b86d31"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBU_NONE" ref="a6eb30b81d47a976d4e31ff16d7b86d31" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6eb30b81d47a976d4e31ff16d7b86d31">PWM_X_GENA_ACTCMPBU_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24691c3592b604a2314b0b420f8e9036"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBU_INV" ref="a24691c3592b604a2314b0b420f8e9036" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a24691c3592b604a2314b0b420f8e9036">PWM_X_GENA_ACTCMPBU_INV</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77aab233d7d4d911c2cdacc0c43a99ef"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBU_ZERO" ref="a77aab233d7d4d911c2cdacc0c43a99ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a77aab233d7d4d911c2cdacc0c43a99ef">PWM_X_GENA_ACTCMPBU_ZERO</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a509ea1020c436b0e79545da408e24344"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBU_ONE" ref="a509ea1020c436b0e79545da408e24344" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a509ea1020c436b0e79545da408e24344">PWM_X_GENA_ACTCMPBU_ONE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cc385d3b6b5ee37aa5a765ff0f0dcd8"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAD_M" ref="a9cc385d3b6b5ee37aa5a765ff0f0dcd8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9cc385d3b6b5ee37aa5a765ff0f0dcd8">PWM_X_GENA_ACTCMPAD_M</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator A Down. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb5a7f5c304054d245c8a83a0bae7b3b"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAD_NONE" ref="adb5a7f5c304054d245c8a83a0bae7b3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adb5a7f5c304054d245c8a83a0bae7b3b">PWM_X_GENA_ACTCMPAD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a413015f097dc4ad26a3c72fcca1f2acf"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAD_INV" ref="a413015f097dc4ad26a3c72fcca1f2acf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a413015f097dc4ad26a3c72fcca1f2acf">PWM_X_GENA_ACTCMPAD_INV</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16125678170a23bb1de53bcd0897ee22"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAD_ZERO" ref="a16125678170a23bb1de53bcd0897ee22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a16125678170a23bb1de53bcd0897ee22">PWM_X_GENA_ACTCMPAD_ZERO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84661e9b5c7b1acd4079678b6cffb345"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAD_ONE" ref="a84661e9b5c7b1acd4079678b6cffb345" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a84661e9b5c7b1acd4079678b6cffb345">PWM_X_GENA_ACTCMPAD_ONE</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae80c544da3dc20c93be391d1ef1d321c"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAU_M" ref="ae80c544da3dc20c93be391d1ef1d321c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae80c544da3dc20c93be391d1ef1d321c">PWM_X_GENA_ACTCMPAU_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator A Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc8bd7a03a8550a1fbaedfd586b8b555"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAU_NONE" ref="abc8bd7a03a8550a1fbaedfd586b8b555" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abc8bd7a03a8550a1fbaedfd586b8b555">PWM_X_GENA_ACTCMPAU_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e7cd9b748ebbc740983b88351c5c837"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAU_INV" ref="a5e7cd9b748ebbc740983b88351c5c837" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5e7cd9b748ebbc740983b88351c5c837">PWM_X_GENA_ACTCMPAU_INV</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ba6572570981494527c733d306a3ed2"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAU_ZERO" ref="a3ba6572570981494527c733d306a3ed2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3ba6572570981494527c733d306a3ed2">PWM_X_GENA_ACTCMPAU_ZERO</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32df13b4e3a961cefa3a3c9efd5f7524"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPAU_ONE" ref="a32df13b4e3a961cefa3a3c9efd5f7524" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a32df13b4e3a961cefa3a3c9efd5f7524">PWM_X_GENA_ACTCMPAU_ONE</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bee529a40c7d66b46824bf6df306cb"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTLOAD_M" ref="a74bee529a40c7d66b46824bf6df306cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a74bee529a40c7d66b46824bf6df306cb">PWM_X_GENA_ACTLOAD_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Counter=LOAD. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a165d90b163e2e760c0106365512444b5"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTLOAD_NONE" ref="a165d90b163e2e760c0106365512444b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a165d90b163e2e760c0106365512444b5">PWM_X_GENA_ACTLOAD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ab989bdb9bad89b4c1274f91fb8471f"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTLOAD_INV" ref="a6ab989bdb9bad89b4c1274f91fb8471f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6ab989bdb9bad89b4c1274f91fb8471f">PWM_X_GENA_ACTLOAD_INV</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4b7d2fdd36fae71a3af6a28c33ea09"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTLOAD_ZERO" ref="a5a4b7d2fdd36fae71a3af6a28c33ea09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a4b7d2fdd36fae71a3af6a28c33ea09">PWM_X_GENA_ACTLOAD_ZERO</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a010fe664fb7fdb414da57e110d6e67"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTLOAD_ONE" ref="a6a010fe664fb7fdb414da57e110d6e67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6a010fe664fb7fdb414da57e110d6e67">PWM_X_GENA_ACTLOAD_ONE</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08c1870022640edc9018a81d91a5b741"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTZERO_M" ref="a08c1870022640edc9018a81d91a5b741" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a08c1870022640edc9018a81d91a5b741">PWM_X_GENA_ACTZERO_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Counter=0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52717a02377ce623edafdbf6db7e9046"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTZERO_NONE" ref="a52717a02377ce623edafdbf6db7e9046" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a52717a02377ce623edafdbf6db7e9046">PWM_X_GENA_ACTZERO_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0bfa7b550f3cbd77fa45a4ae4dd32a3"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTZERO_INV" ref="aa0bfa7b550f3cbd77fa45a4ae4dd32a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa0bfa7b550f3cbd77fa45a4ae4dd32a3">PWM_X_GENA_ACTZERO_INV</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa86b4fb50b6b1a872605e8cc4b80161f"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTZERO_ZERO" ref="aa86b4fb50b6b1a872605e8cc4b80161f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa86b4fb50b6b1a872605e8cc4b80161f">PWM_X_GENA_ACTZERO_ZERO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0be1589d305ecce88284a3317a44ca7"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTZERO_ONE" ref="ab0be1589d305ecce88284a3317a44ca7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab0be1589d305ecce88284a3317a44ca7">PWM_X_GENA_ACTZERO_ONE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmA High. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2daadcb1abcf2a67cb2637cce1f91048">PWM_X_GENB_ACTCMPBD_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_GENB register.  <a href="#a2daadcb1abcf2a67cb2637cce1f91048"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f22ab5da72ab590f8edcda397614b1b"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBD_NONE" ref="a7f22ab5da72ab590f8edcda397614b1b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7f22ab5da72ab590f8edcda397614b1b">PWM_X_GENB_ACTCMPBD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ff9b0eb1d33c816b9f337253d22c36a"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBD_INV" ref="a8ff9b0eb1d33c816b9f337253d22c36a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8ff9b0eb1d33c816b9f337253d22c36a">PWM_X_GENB_ACTCMPBD_INV</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0e966d06c9d3dbf7c2e148e4148c9c6"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBD_ZERO" ref="ad0e966d06c9d3dbf7c2e148e4148c9c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0e966d06c9d3dbf7c2e148e4148c9c6">PWM_X_GENB_ACTCMPBD_ZERO</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5faf14f153a10f6f05eb2c868af4a005"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBD_ONE" ref="a5faf14f153a10f6f05eb2c868af4a005" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5faf14f153a10f6f05eb2c868af4a005">PWM_X_GENB_ACTCMPBD_ONE</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac855c624685d48cf2e8d33b159c73b35"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBU_M" ref="ac855c624685d48cf2e8d33b159c73b35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac855c624685d48cf2e8d33b159c73b35">PWM_X_GENB_ACTCMPBU_M</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator B Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8025866cb02d67c233dd9a8d7d26c4aa"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBU_NONE" ref="a8025866cb02d67c233dd9a8d7d26c4aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8025866cb02d67c233dd9a8d7d26c4aa">PWM_X_GENB_ACTCMPBU_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdfcdef0c7e2a520253146195a4a5629"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBU_INV" ref="afdfcdef0c7e2a520253146195a4a5629" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afdfcdef0c7e2a520253146195a4a5629">PWM_X_GENB_ACTCMPBU_INV</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f6033eeb192d018142287099f2f409b"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBU_ZERO" ref="a5f6033eeb192d018142287099f2f409b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f6033eeb192d018142287099f2f409b">PWM_X_GENB_ACTCMPBU_ZERO</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8de45bc6e9cfc6fdcfb21b38c45082f4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBU_ONE" ref="a8de45bc6e9cfc6fdcfb21b38c45082f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8de45bc6e9cfc6fdcfb21b38c45082f4">PWM_X_GENB_ACTCMPBU_ONE</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbf3033c847e6aa380a2ad16f2d3b9a1"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAD_M" ref="afbf3033c847e6aa380a2ad16f2d3b9a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afbf3033c847e6aa380a2ad16f2d3b9a1">PWM_X_GENB_ACTCMPAD_M</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator A Down. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0d3ecd78ccbbe8db3c931d874abfcfa"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAD_NONE" ref="aa0d3ecd78ccbbe8db3c931d874abfcfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa0d3ecd78ccbbe8db3c931d874abfcfa">PWM_X_GENB_ACTCMPAD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82d039f203f76f5816b8198265990f41"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAD_INV" ref="a82d039f203f76f5816b8198265990f41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a82d039f203f76f5816b8198265990f41">PWM_X_GENB_ACTCMPAD_INV</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8240bb303322358bea92bc8349c25d61"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAD_ZERO" ref="a8240bb303322358bea92bc8349c25d61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8240bb303322358bea92bc8349c25d61">PWM_X_GENB_ACTCMPAD_ZERO</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a5e8e0ed3d1aaaaf9357dd4bf806502"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAD_ONE" ref="a1a5e8e0ed3d1aaaaf9357dd4bf806502" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a5e8e0ed3d1aaaaf9357dd4bf806502">PWM_X_GENB_ACTCMPAD_ONE</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2916985b1227b44b10eb9c07a70bb1cf"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAU_M" ref="a2916985b1227b44b10eb9c07a70bb1cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2916985b1227b44b10eb9c07a70bb1cf">PWM_X_GENB_ACTCMPAU_M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Comparator A Up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1f41cd3e87ad9d5eb701b9f47a3adfa"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAU_NONE" ref="ab1f41cd3e87ad9d5eb701b9f47a3adfa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab1f41cd3e87ad9d5eb701b9f47a3adfa">PWM_X_GENB_ACTCMPAU_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43f2d91cfdcdaddecb929678beaedd82"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAU_INV" ref="a43f2d91cfdcdaddecb929678beaedd82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a43f2d91cfdcdaddecb929678beaedd82">PWM_X_GENB_ACTCMPAU_INV</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a686ca13f9bef7f6aec43b995c6ff57d1"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAU_ZERO" ref="a686ca13f9bef7f6aec43b995c6ff57d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a686ca13f9bef7f6aec43b995c6ff57d1">PWM_X_GENB_ACTCMPAU_ZERO</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf3605e727e581ed3415cad6c1fc53ea"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPAU_ONE" ref="adf3605e727e581ed3415cad6c1fc53ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adf3605e727e581ed3415cad6c1fc53ea">PWM_X_GENB_ACTCMPAU_ONE</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a16156d7b090234bdc578be8e232ab2"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTLOAD_M" ref="a0a16156d7b090234bdc578be8e232ab2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0a16156d7b090234bdc578be8e232ab2">PWM_X_GENB_ACTLOAD_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Counter=LOAD. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6798164214016a6ccafbab86181497b4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTLOAD_NONE" ref="a6798164214016a6ccafbab86181497b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6798164214016a6ccafbab86181497b4">PWM_X_GENB_ACTLOAD_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec52e15362a09c572deca0dd2d2779db"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTLOAD_INV" ref="aec52e15362a09c572deca0dd2d2779db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec52e15362a09c572deca0dd2d2779db">PWM_X_GENB_ACTLOAD_INV</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca4451926108174560344c9994143609"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTLOAD_ZERO" ref="aca4451926108174560344c9994143609" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca4451926108174560344c9994143609">PWM_X_GENB_ACTLOAD_ZERO</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af62f4dd6e48ac386e5eebee56bdd0cee"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTLOAD_ONE" ref="af62f4dd6e48ac386e5eebee56bdd0cee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af62f4dd6e48ac386e5eebee56bdd0cee">PWM_X_GENB_ACTLOAD_ONE</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13aabc4ae9564b36558aa947389e5c75"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTZERO_M" ref="a13aabc4ae9564b36558aa947389e5c75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a13aabc4ae9564b36558aa947389e5c75">PWM_X_GENB_ACTZERO_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Action for Counter=0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b44f5fe87b3a209444fc6c202cfc77b"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTZERO_NONE" ref="a1b44f5fe87b3a209444fc6c202cfc77b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b44f5fe87b3a209444fc6c202cfc77b">PWM_X_GENB_ACTZERO_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do nothing. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa29d595d6e2d270dbf2af69327670613"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTZERO_INV" ref="aa29d595d6e2d270dbf2af69327670613" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa29d595d6e2d270dbf2af69327670613">PWM_X_GENB_ACTZERO_INV</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert pwmB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7b5451d36dfe967505cd33e0680e38d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTZERO_ZERO" ref="ad7b5451d36dfe967505cd33e0680e38d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad7b5451d36dfe967505cd33e0680e38d">PWM_X_GENB_ACTZERO_ZERO</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a07f3793726c5c07cf85551f3a29e55"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTZERO_ONE" ref="a8a07f3793726c5c07cf85551f3a29e55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a07f3793726c5c07cf85551f3a29e55">PWM_X_GENB_ACTZERO_ONE</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Drive pwmB High. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab163da9a3bbe119198faae71c507a08e">PWM_X_DBCTL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_DBCTL register.  <a href="#ab163da9a3bbe119198faae71c507a08e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4d92bb558f8d4104bbdcf0ce9af444cb">PWM_X_DBRISE_DELAY_M</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_DBRISE register.  <a href="#a4d92bb558f8d4104bbdcf0ce9af444cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a99b0e5d546411d348467ec426cd6ffa4">PWM_X_DBRISE_DELAY_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_DBRISE register.  <a href="#a99b0e5d546411d348467ec426cd6ffa4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7b898071d5b0068c59454d86b1fd706e">PWM_X_DBFALL_DELAY_M</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_DBFALL register.  <a href="#a7b898071d5b0068c59454d86b1fd706e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad5781c36c6a5cdfd098a0eee288779ba">PWM_X_DBFALL_DELAY_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the PWM_O_X_DBFALL register.  <a href="#ad5781c36c6a5cdfd098a0eee288779ba"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b5eaf02e946a059b60a1ce4f68b3394">QEI_CTL_STALLEN</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_CTL register.  <a href="#a5b5eaf02e946a059b60a1ce4f68b3394"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a765d1d50fa910efd0378dd611af18c61"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_INVI" ref="a765d1d50fa910efd0378dd611af18c61" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a765d1d50fa910efd0378dd611af18c61">QEI_CTL_INVI</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert Index Pulse. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addc02161e942d6e8cd76464ecba86641"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_INVB" ref="addc02161e942d6e8cd76464ecba86641" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#addc02161e942d6e8cd76464ecba86641">QEI_CTL_INVB</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PhB. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b30738b08bab31e8ba3f003c5d980f6"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_INVA" ref="a0b30738b08bab31e8ba3f003c5d980f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b30738b08bab31e8ba3f003c5d980f6">QEI_CTL_INVA</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert PhA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d378b4a4b8e207e90e93c28bc21278c"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_M" ref="a4d378b4a4b8e207e90e93c28bc21278c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4d378b4a4b8e207e90e93c28bc21278c">QEI_CTL_VELDIV_M</a>&#160;&#160;&#160;0x000001C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Predivide Velocity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41e305f3add4370b205da7ff69119143"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_1" ref="a41e305f3add4370b205da7ff69119143" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41e305f3add4370b205da7ff69119143">QEI_CTL_VELDIV_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338278469c10cdcdd8b657763dcf2874"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_2" ref="a338278469c10cdcdd8b657763dcf2874" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a338278469c10cdcdd8b657763dcf2874">QEI_CTL_VELDIV_2</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab296f14a57467edf2da499aa048d1537"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_4" ref="ab296f14a57467edf2da499aa048d1537" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab296f14a57467edf2da499aa048d1537">QEI_CTL_VELDIV_4</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70624159c0bc157a10fe996230ca3b9a"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_8" ref="a70624159c0bc157a10fe996230ca3b9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70624159c0bc157a10fe996230ca3b9a">QEI_CTL_VELDIV_8</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ad7a22855d541f98070da699bc4e1b4"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_16" ref="a0ad7a22855d541f98070da699bc4e1b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ad7a22855d541f98070da699bc4e1b4">QEI_CTL_VELDIV_16</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /16. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cdcb7a7f283fb9680cda3d516fa0a64"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_32" ref="a0cdcb7a7f283fb9680cda3d516fa0a64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0cdcb7a7f283fb9680cda3d516fa0a64">QEI_CTL_VELDIV_32</a>&#160;&#160;&#160;0x00000140</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /32. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14f48ac7e5dc7a81c28a1747a31c0232"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_64" ref="a14f48ac7e5dc7a81c28a1747a31c0232" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14f48ac7e5dc7a81c28a1747a31c0232">QEI_CTL_VELDIV_64</a>&#160;&#160;&#160;0x00000180</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /64. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acfceaf0120865af3f5a66cb1a77b8235"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELDIV_128" ref="acfceaf0120865af3f5a66cb1a77b8235" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acfceaf0120865af3f5a66cb1a77b8235">QEI_CTL_VELDIV_128</a>&#160;&#160;&#160;0x000001C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QEI clock /128. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad603db177cba78f75e2f4600d2f8da3f"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_VELEN" ref="ad603db177cba78f75e2f4600d2f8da3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad603db177cba78f75e2f4600d2f8da3f">QEI_CTL_VELEN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Velocity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04af8de980e455f48b32f2c5bad2918b"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_RESMODE" ref="a04af8de980e455f48b32f2c5bad2918b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a04af8de980e455f48b32f2c5bad2918b">QEI_CTL_RESMODE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a365ea27b9e6089311685442c848fa637"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_CAPMODE" ref="a365ea27b9e6089311685442c848fa637" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a365ea27b9e6089311685442c848fa637">QEI_CTL_CAPMODE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8053073f0125e8dcc9594f91d722dfc"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_SIGMODE" ref="ad8053073f0125e8dcc9594f91d722dfc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad8053073f0125e8dcc9594f91d722dfc">QEI_CTL_SIGMODE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structSignal.html" title="Signal structure.">Signal</a> Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace5bd6c9593b8f9ab94297b3ae987d01"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_SWAP" ref="ace5bd6c9593b8f9ab94297b3ae987d01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace5bd6c9593b8f9ab94297b3ae987d01">QEI_CTL_SWAP</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Swap Signals. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab77e7585939a63019d6f59acff2d5ce9"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_ENABLE" ref="ab77e7585939a63019d6f59acff2d5ce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab77e7585939a63019d6f59acff2d5ce9">QEI_CTL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable QEI. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#affecd88a69232ec1e3b335185fb0d618">QEI_STAT_DIRECTION</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_STAT register.  <a href="#affecd88a69232ec1e3b335185fb0d618"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb6f2d12e18d39658ae9e18ef11e7093"></a><!-- doxytag: member="lm3s_com.h::QEI_STAT_ERROR" ref="afb6f2d12e18d39658ae9e18ef11e7093" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb6f2d12e18d39658ae9e18ef11e7093">QEI_STAT_ERROR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Detected. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a85696e80dc66ed508ba18293584272be">QEI_POS_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_POS register.  <a href="#a85696e80dc66ed508ba18293584272be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aadbc72c5793c63b65652fccdd0a79128">QEI_POS_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_POS register.  <a href="#aadbc72c5793c63b65652fccdd0a79128"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a439a11c16bfda734854bec6362ef3a46">QEI_MAXPOS_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_MAXPOS register.  <a href="#a439a11c16bfda734854bec6362ef3a46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b4be6c5d3f2159de8ca338b05359e75">QEI_MAXPOS_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_MAXPOS register.  <a href="#a6b4be6c5d3f2159de8ca338b05359e75"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae53db59284fcc4c3d4ac34859c8c563f">QEI_LOAD_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_LOAD register.  <a href="#ae53db59284fcc4c3d4ac34859c8c563f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acd72dcdae7d320d12a4e84b3dc3ffd39">QEI_LOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_LOAD register.  <a href="#acd72dcdae7d320d12a4e84b3dc3ffd39"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8668df234532fbcf5dd89952495e0d84">QEI_TIME_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_TIME register.  <a href="#a8668df234532fbcf5dd89952495e0d84"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa94d4848acca2a1d545549829af988cc">QEI_TIME_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_TIME register.  <a href="#aa94d4848acca2a1d545549829af988cc"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5bdb95b83764415118ddeaf39a35ec63">QEI_COUNT_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_COUNT register.  <a href="#a5bdb95b83764415118ddeaf39a35ec63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59db8a4fca4b30056eb21276e8b4f2e3">QEI_COUNT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_COUNT register.  <a href="#a59db8a4fca4b30056eb21276e8b4f2e3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab7c8d0434e985a40773c60ed1da84e78">QEI_SPEED_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_SPEED register.  <a href="#ab7c8d0434e985a40773c60ed1da84e78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a35fd106b9bc87d025513ef6d62e76b2d">QEI_SPEED_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_SPEED register.  <a href="#a35fd106b9bc87d025513ef6d62e76b2d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#accc3b9aed008c6092bb05683099757cf">QEI_INTEN_ERROR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_INTEN register.  <a href="#accc3b9aed008c6092bb05683099757cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4e1bf371a740a4ff45d7f1af828d753">QEI_INTEN_DIR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction Change Interrupt.  <a href="#aa4e1bf371a740a4ff45d7f1af828d753"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a652af30a8b315c29eea405c1133a3e48"></a><!-- doxytag: member="lm3s_com.h::QEI_INTEN_TIMER" ref="a652af30a8b315c29eea405c1133a3e48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a652af30a8b315c29eea405c1133a3e48">QEI_INTEN_TIMER</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Expires Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9d096c196a01908b0610d839d80964d8">QEI_INTEN_INDEX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Index Pulse Detected Interrupt.  <a href="#a9d096c196a01908b0610d839d80964d8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51d51b18f2fc0de7ed1be5e5a9158cbb">QEI_RIS_ERROR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_RIS register.  <a href="#a51d51b18f2fc0de7ed1be5e5a9158cbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeb60f869c4d452e12c282cbfc9d037f"></a><!-- doxytag: member="lm3s_com.h::QEI_RIS_DIR" ref="abeb60f869c4d452e12c282cbfc9d037f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abeb60f869c4d452e12c282cbfc9d037f">QEI_RIS_DIR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction Change Detected. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64230a563769c705d8ccea5c723699e0"></a><!-- doxytag: member="lm3s_com.h::QEI_RIS_TIMER" ref="a64230a563769c705d8ccea5c723699e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a64230a563769c705d8ccea5c723699e0">QEI_RIS_TIMER</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Expired. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a861663b6eb0bc2d50d52f606a50e2280"></a><!-- doxytag: member="lm3s_com.h::QEI_RIS_INDEX" ref="a861663b6eb0bc2d50d52f606a50e2280" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a861663b6eb0bc2d50d52f606a50e2280">QEI_RIS_INDEX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Index Pulse Asserted. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a50561b18740d9a534c2a1e8469067b1a">QEI_ISC_ERROR</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the QEI_O_ISC register.  <a href="#a50561b18740d9a534c2a1e8469067b1a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a654c50dfa9ecb69f8183d268bf16884c"></a><!-- doxytag: member="lm3s_com.h::QEI_ISC_DIR" ref="a654c50dfa9ecb69f8183d268bf16884c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a654c50dfa9ecb69f8183d268bf16884c">QEI_ISC_DIR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Direction Change Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9f383db62d79da49c5dcb534bd5aef3"></a><!-- doxytag: member="lm3s_com.h::QEI_ISC_TIMER" ref="ac9f383db62d79da49c5dcb534bd5aef3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac9f383db62d79da49c5dcb534bd5aef3">QEI_ISC_TIMER</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Expired Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac395c22bc7390c1c435b3d85c9c828c6"></a><!-- doxytag: member="lm3s_com.h::QEI_ISC_INDEX" ref="ac395c22bc7390c1c435b3d85c9c828c6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac395c22bc7390c1c435b3d85c9c828c6">QEI_ISC_INDEX</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Index Pulse Interrupt. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acafb3467df8c4cec90c50c9bbfb75227">TIMER_CFG_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_CFG register.  <a href="#acafb3467df8c4cec90c50c9bbfb75227"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af649e72c09c4eb535001523dc2de58cc"></a><!-- doxytag: member="lm3s_com.h::TIMER_CFG_32_BIT_TIMER" ref="af649e72c09c4eb535001523dc2de58cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af649e72c09c4eb535001523dc2de58cc">TIMER_CFG_32_BIT_TIMER</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit timer configuration <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afeed84359904530de4520a2ffe82ba54">TIMER_CFG_32_BIT_RTC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">32-bit real-time clock (RTC)  <a href="#afeed84359904530de4520a2ffe82ba54"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a99af5fd9904cb9b60cc0721e1c83e2e4">TIMER_CFG_16_BIT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit timer configuration.  <a href="#a99af5fd9904cb9b60cc0721e1c83e2e4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5c4ed4666edd56e4625fd843532158d1">TIMER_TAMR_TAAMS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAMR register.  <a href="#a5c4ed4666edd56e4625fd843532158d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32ab2f0c063e6d5e0b178028e7660a30"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TACMR" ref="a32ab2f0c063e6d5e0b178028e7660a30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a32ab2f0c063e6d5e0b178028e7660a30">TIMER_TAMR_TACMR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Capture Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbc1bf2067e5577e5835d1b14eb1c070"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TAMR_M" ref="acbc1bf2067e5577e5835d1b14eb1c070" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acbc1bf2067e5577e5835d1b14eb1c070">TIMER_TAMR_TAMR_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0edfeab9c4ffa9847b566ca26abe841"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TAMR_1_SHOT" ref="ae0edfeab9c4ffa9847b566ca26abe841" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0edfeab9c4ffa9847b566ca26abe841">TIMER_TAMR_TAMR_1_SHOT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">One-Shot <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74e9e6cfb00de1fabf5a0f2964209ff9"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TAMR_PERIOD" ref="a74e9e6cfb00de1fabf5a0f2964209ff9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a74e9e6cfb00de1fabf5a0f2964209ff9">TIMER_TAMR_TAMR_PERIOD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f71076f19591075828608f87a825dca"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TAMR_CAP" ref="a5f71076f19591075828608f87a825dca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f71076f19591075828608f87a825dca">TIMER_TAMR_TAMR_CAP</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab68d0a253c71e3d419c6902be5e30dfe">TIMER_TBMR_TBAMS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBMR register.  <a href="#ab68d0a253c71e3d419c6902be5e30dfe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af48686e12d62c11c2982ca182b14a377"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBCMR" ref="af48686e12d62c11c2982ca182b14a377" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af48686e12d62c11c2982ca182b14a377">TIMER_TBMR_TBCMR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Capture Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a530f2c1d756a6fc5c354bfc176b6a575"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBMR_M" ref="a530f2c1d756a6fc5c354bfc176b6a575" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a530f2c1d756a6fc5c354bfc176b6a575">TIMER_TBMR_TBMR_M</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5584f29851dd40b918d77a7f373548a2"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBMR_1_SHOT" ref="a5584f29851dd40b918d77a7f373548a2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5584f29851dd40b918d77a7f373548a2">TIMER_TBMR_TBMR_1_SHOT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">One-Shot <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae605308f4fb87aa70b1b78877b4fd5a8"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBMR_PERIOD" ref="ae605308f4fb87aa70b1b78877b4fd5a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae605308f4fb87aa70b1b78877b4fd5a8">TIMER_TBMR_TBMR_PERIOD</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Periodic <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae615c05ce94454ea90f6a3cd0fa554b6"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBMR_CAP" ref="ae615c05ce94454ea90f6a3cd0fa554b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae615c05ce94454ea90f6a3cd0fa554b6">TIMER_TBMR_TBMR_CAP</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a593ce4a2d3e79a8a844464520cb3bfca">TIMER_CTL_TBPWML</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_CTL register.  <a href="#a593ce4a2d3e79a8a844464520cb3bfca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70bb6bcd2bf25553625dd4d08347b694">TIMER_CTL_TBOTE</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Output Trigger.  <a href="#a70bb6bcd2bf25553625dd4d08347b694"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24be866e48a0eccee295d8c64c7ae69"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBEVENT_M" ref="ad24be866e48a0eccee295d8c64c7ae69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad24be866e48a0eccee295d8c64c7ae69">TIMER_CTL_TBEVENT_M</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Event Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8513b540fe4e03951761b1595bab8515"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBEVENT_POS" ref="a8513b540fe4e03951761b1595bab8515" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8513b540fe4e03951761b1595bab8515">TIMER_CTL_TBEVENT_POS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29090d8f5f01b0c135467b1c0dc796a3"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBEVENT_NEG" ref="a29090d8f5f01b0c135467b1c0dc796a3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a29090d8f5f01b0c135467b1c0dc796a3">TIMER_CTL_TBEVENT_NEG</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a257a7605a7dd4b60b78d14b2531beb49"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBEVENT_BOTH" ref="a257a7605a7dd4b60b78d14b2531beb49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a257a7605a7dd4b60b78d14b2531beb49">TIMER_CTL_TBEVENT_BOTH</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Both edges. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab270a927fef56a4ec3518374f1bb10d6"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBSTALL" ref="ab270a927fef56a4ec3518374f1bb10d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab270a927fef56a4ec3518374f1bb10d6">TIMER_CTL_TBSTALL</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Stall Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3938bb024bffed7eb92e56cab45be8e"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBEN" ref="ac3938bb024bffed7eb92e56cab45be8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3938bb024bffed7eb92e56cab45be8e">TIMER_CTL_TBEN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2dfdef3907f1e8e289fc2a5185ac89c"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAPWML" ref="af2dfdef3907f1e8e289fc2a5185ac89c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af2dfdef3907f1e8e289fc2a5185ac89c">TIMER_CTL_TAPWML</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A PWM Output Level. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a09685243304028f4b591578f8738eab7">TIMER_CTL_TAOTE</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Output Trigger.  <a href="#a09685243304028f4b591578f8738eab7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc959d1dfb40c5efffa78b2d69c93e27"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_RTCEN" ref="acc959d1dfb40c5efffa78b2d69c93e27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc959d1dfb40c5efffa78b2d69c93e27">TIMER_CTL_RTCEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM RTC Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab56d6763924e5302a9c9573cb8924e41"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAEVENT_M" ref="ab56d6763924e5302a9c9573cb8924e41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab56d6763924e5302a9c9573cb8924e41">TIMER_CTL_TAEVENT_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Event Mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad75422194898f4e2fb6326d938325b25"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAEVENT_POS" ref="ad75422194898f4e2fb6326d938325b25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad75422194898f4e2fb6326d938325b25">TIMER_CTL_TAEVENT_POS</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2bf8e4c4c549a626eb282c574313cb2b"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAEVENT_NEG" ref="a2bf8e4c4c549a626eb282c574313cb2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2bf8e4c4c549a626eb282c574313cb2b">TIMER_CTL_TAEVENT_NEG</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fcaeb5e6fb2274a39fcc7e81ca01fd1"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAEVENT_BOTH" ref="a4fcaeb5e6fb2274a39fcc7e81ca01fd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4fcaeb5e6fb2274a39fcc7e81ca01fd1">TIMER_CTL_TAEVENT_BOTH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Both edges. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf37a2fe5c021ad653e13fb707c364ab"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TASTALL" ref="acf37a2fe5c021ad653e13fb707c364ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acf37a2fe5c021ad653e13fb707c364ab">TIMER_CTL_TASTALL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Stall Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8acb9e2e142b4019c903ac512df0607"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAEN" ref="ae8acb9e2e142b4019c903ac512df0607" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae8acb9e2e142b4019c903ac512df0607">TIMER_CTL_TAEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa0991c1c682b63768020c92b08ebfdfa">TIMER_IMR_CBEIM</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_IMR register.  <a href="#aa0991c1c682b63768020c92b08ebfdfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad8299ca39d9a2915d826743a5444d103">TIMER_IMR_CBMIM</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture B Match Interrupt.  <a href="#ad8299ca39d9a2915d826743a5444d103"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa919648cd8f39255a831ab77cac502a7">TIMER_IMR_TBTOIM</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Interrupt.  <a href="#aa919648cd8f39255a831ab77cac502a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeeba112bbc156f7d13b25cdaf520ad7"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_RTCIM" ref="aeeeba112bbc156f7d13b25cdaf520ad7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeeeba112bbc156f7d13b25cdaf520ad7">TIMER_IMR_RTCIM</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM RTC Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae79e4700fe8142df815d32dbf1ee6fd7">TIMER_IMR_CAEIM</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Event Interrupt.  <a href="#ae79e4700fe8142df815d32dbf1ee6fd7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a79a6c9a620f8237927f0c1ee7d59154e">TIMER_IMR_CAMIM</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Match Interrupt.  <a href="#a79a6c9a620f8237927f0c1ee7d59154e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab1875d9b69077db893db75f87ed620cf">TIMER_IMR_TATOIM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Interrupt.  <a href="#ab1875d9b69077db893db75f87ed620cf"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4165af49a3cecaaa1d4fb9c623ed2fe9">TIMER_RIS_CBERIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_RIS register.  <a href="#a4165af49a3cecaaa1d4fb9c623ed2fe9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6d61df0a4f10c633214106ab45c31563">TIMER_RIS_CBMRIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture B Match Raw.  <a href="#a6d61df0a4f10c633214106ab45c31563"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3e1472834b4ab9766f34ec108b6a97f">TIMER_RIS_TBTORIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Raw.  <a href="#ac3e1472834b4ab9766f34ec108b6a97f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c472cf72006dc4df1d2a564b6aa8d34"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_RTCRIS" ref="a2c472cf72006dc4df1d2a564b6aa8d34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2c472cf72006dc4df1d2a564b6aa8d34">TIMER_RIS_RTCRIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM RTC Raw Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa9bf3dcbb3821f86319c48d843a3517d">TIMER_RIS_CAERIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Event Raw.  <a href="#aa9bf3dcbb3821f86319c48d843a3517d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a20331393de7e546a9a6c9351385eee05">TIMER_RIS_CAMRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Match Raw.  <a href="#a20331393de7e546a9a6c9351385eee05"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6d459d1908d93fb784568bae2eca6acd">TIMER_RIS_TATORIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Raw.  <a href="#a6d459d1908d93fb784568bae2eca6acd"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a778cb5235c3dfa4f5e2d7abe5770244a">TIMER_MIS_CBEMIS</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_MIS register.  <a href="#a778cb5235c3dfa4f5e2d7abe5770244a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a66374388169a6cec5bea26d83da852f9">TIMER_MIS_CBMMIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture B Match Masked.  <a href="#a66374388169a6cec5bea26d83da852f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#add38253f3a073f011e96d189fd4f2776">TIMER_MIS_TBTOMIS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Masked.  <a href="#add38253f3a073f011e96d189fd4f2776"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b99f7653d96eaf4c407c7b7995e2f34"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_RTCMIS" ref="a6b99f7653d96eaf4c407c7b7995e2f34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b99f7653d96eaf4c407c7b7995e2f34">TIMER_MIS_RTCMIS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM RTC Masked Interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8f007909bebf96a082877ccf3a870bdb">TIMER_MIS_CAEMIS</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Event Masked.  <a href="#a8f007909bebf96a082877ccf3a870bdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aecfa9e5e8d208d6483c6dbb827baa83e">TIMER_MIS_CAMMIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Match Masked.  <a href="#aecfa9e5e8d208d6483c6dbb827baa83e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15d2280b5a2e3abd88411055faf8389b">TIMER_MIS_TATOMIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Masked.  <a href="#a15d2280b5a2e3abd88411055faf8389b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6136e970ff9fc68e22d65a08e6012860">TIMER_ICR_CBECINT</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_ICR register.  <a href="#a6136e970ff9fc68e22d65a08e6012860"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae2145135fa8145383d936a20e07b84b">TIMER_ICR_CBMCINT</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture B Match Interrupt.  <a href="#aae2145135fa8145383d936a20e07b84b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2f3516cb992069b4bb7476e8eac6237">TIMER_ICR_TBTOCINT</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Interrupt.  <a href="#ae2f3516cb992069b4bb7476e8eac6237"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6cf8064ee7c75ebc036edb6982b3f95"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_RTCCINT" ref="ae6cf8064ee7c75ebc036edb6982b3f95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae6cf8064ee7c75ebc036edb6982b3f95">TIMER_ICR_RTCCINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM RTC Interrupt Clear. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa88f421af5d1ee92eecf94cd04f48003">TIMER_ICR_CAECINT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Event Interrupt.  <a href="#aa88f421af5d1ee92eecf94cd04f48003"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7f439d7a08d52a0d42a51d9ef19169ef">TIMER_ICR_CAMCINT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM Capture A Match Interrupt.  <a href="#a7f439d7a08d52a0d42a51d9ef19169ef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac068c69e284d41f056651800a83ccf01">TIMER_ICR_TATOCINT</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Raw.  <a href="#ac068c69e284d41f056651800a83ccf01"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a58bbb35d558c42a632a9ec9bc47b8b34">TIMER_TAILR_TAILRH_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAILR register.  <a href="#a58bbb35d558c42a632a9ec9bc47b8b34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad36cadb27977d07eb160b433133a7c86">TIMER_TAILR_TAILRL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Interval Load.  <a href="#ad36cadb27977d07eb160b433133a7c86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69638622d64bb4e56a713c3fc24132b9">TIMER_TAILR_TAILRH_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAILR register.  <a href="#a69638622d64bb4e56a713c3fc24132b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a32e48a63553c5ebb00bb1ff4f14b1457">TIMER_TAILR_TAILRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAILR register.  <a href="#a32e48a63553c5ebb00bb1ff4f14b1457"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae07d0475136e3c820ff0624f1032e071">TIMER_TBILR_TBILRL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBILR register.  <a href="#ae07d0475136e3c820ff0624f1032e071"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95e3e116d6003193e638941b089da96c">TIMER_TBILR_TBILRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBILR register.  <a href="#a95e3e116d6003193e638941b089da96c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae31168a4a18d61bfd9e87eea25e203e6">TIMER_TAMATCHR_TAMRH_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAMATCHR register.  <a href="#ae31168a4a18d61bfd9e87eea25e203e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3b3b97e025fcc53168630c2d7c464cd"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMATCHR_TAMRL_M" ref="aa3b3b97e025fcc53168630c2d7c464cd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa3b3b97e025fcc53168630c2d7c464cd">TIMER_TAMATCHR_TAMRL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Match Register Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad738ea2150e54752593c4e0e8e566f94">TIMER_TAMATCHR_TAMRH_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAMATCHR register.  <a href="#ad738ea2150e54752593c4e0e8e566f94"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe7de4d6d311d30673ff54a6333796df">TIMER_TAMATCHR_TAMRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAMATCHR register.  <a href="#afe7de4d6d311d30673ff54a6333796df"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95a7b1b7e31651e9933718d262972bd1">TIMER_TBMATCHR_TBMRL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBMATCHR register.  <a href="#a95a7b1b7e31651e9933718d262972bd1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec2792690d817b4cfff5461800c73610">TIMER_TBMATCHR_TBMRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBMATCHR register.  <a href="#aec2792690d817b4cfff5461800c73610"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0fbc1d948f00a01286f3ba29e8ce35c6">TIMER_TAPR_TAPSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAPR register.  <a href="#a0fbc1d948f00a01286f3ba29e8ce35c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a221c0bc1c1f80abaebbe2fd9f0e0f169">TIMER_TAPR_TAPSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAPR register.  <a href="#a221c0bc1c1f80abaebbe2fd9f0e0f169"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7159a0e52bb18297254d72e49e665eac">TIMER_TBPR_TBPSR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBPR register.  <a href="#a7159a0e52bb18297254d72e49e665eac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa92ce5a871f30e05613fcda22e21eec0">TIMER_TBPR_TBPSR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBPR register.  <a href="#aa92ce5a871f30e05613fcda22e21eec0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a4127d38872793d9a45c35edfbe467c">TIMER_TAPMR_TAPSMR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAPMR register.  <a href="#a8a4127d38872793d9a45c35edfbe467c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2279acc9059c5451d18e364f77e6812a">TIMER_TAPMR_TAPSMR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAPMR register.  <a href="#a2279acc9059c5451d18e364f77e6812a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f4dd33d3fa991baebbccb4d843d91a1">TIMER_TBPMR_TBPSMR_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBPMR register.  <a href="#a5f4dd33d3fa991baebbccb4d843d91a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1ae13ae71b05e358e7c3aab2c80950c">TIMER_TBPMR_TBPSMR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBPMR register.  <a href="#ac1ae13ae71b05e358e7c3aab2c80950c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad93caea3c7418cf6a1c2050c5c5b6cb1">TIMER_TAR_TARH_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAR register.  <a href="#ad93caea3c7418cf6a1c2050c5c5b6cb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a149f9974ba5bc51be320302ae868bbbb"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAR_TARL_M" ref="a149f9974ba5bc51be320302ae868bbbb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a149f9974ba5bc51be320302ae868bbbb">TIMER_TAR_TARL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Register Low. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaf4df62db98ecae2c9264b5940178aef">TIMER_TAR_TARH_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAR register.  <a href="#aaf4df62db98ecae2c9264b5940178aef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abcd4830382ee3106f1fb71f993d9c785">TIMER_TAR_TARL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TAR register.  <a href="#abcd4830382ee3106f1fb71f993d9c785"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9836c5da53fde01920bf9ba392705bf1">TIMER_TBR_TBRL_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBR register.  <a href="#a9836c5da53fde01920bf9ba392705bf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb52738be0a978accf5b6957b4884af8">TIMER_TBR_TBRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the TIMER_O_TBR register.  <a href="#aeb52738be0a978accf5b6957b4884af8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb80127b665b41214f188445bf139553">COMP_ACMIS_IN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACMIS register.  <a href="#aeb80127b665b41214f188445bf139553"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8f60d4ad759098ba442a4a982329d75d">COMP_ACMIS_IN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 1 Masked Interrupt.  <a href="#a8f60d4ad759098ba442a4a982329d75d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a87fa7599b2bb3169b98c156b17dbfdd6">COMP_ACMIS_IN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 0 Masked Interrupt.  <a href="#a87fa7599b2bb3169b98c156b17dbfdd6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5db9e209950fdfd698aab12cba582e55">COMP_ACRIS_IN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACRIS register.  <a href="#a5db9e209950fdfd698aab12cba582e55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2cc9ee7e495fedcb3c4ee2daecb553f"></a><!-- doxytag: member="lm3s_com.h::COMP_ACRIS_IN1" ref="af2cc9ee7e495fedcb3c4ee2daecb553f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af2cc9ee7e495fedcb3c4ee2daecb553f">COMP_ACRIS_IN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 1 Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357fe4111d1c757ced4873ad7ea73366"></a><!-- doxytag: member="lm3s_com.h::COMP_ACRIS_IN0" ref="a357fe4111d1c757ced4873ad7ea73366" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a357fe4111d1c757ced4873ad7ea73366">COMP_ACRIS_IN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 0 Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0bc91b5f2e9fe02328f846a7aefe62a">COMP_ACINTEN_IN2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACINTEN register.  <a href="#ad0bc91b5f2e9fe02328f846a7aefe62a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaf1e6664d308592734fe071a7bd95aa"></a><!-- doxytag: member="lm3s_com.h::COMP_ACINTEN_IN1" ref="aeaf1e6664d308592734fe071a7bd95aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeaf1e6664d308592734fe071a7bd95aa">COMP_ACINTEN_IN1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 1 Interrupt Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad752e9d881495461b2a194ad1e916b2e"></a><!-- doxytag: member="lm3s_com.h::COMP_ACINTEN_IN0" ref="ad752e9d881495461b2a194ad1e916b2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad752e9d881495461b2a194ad1e916b2e">COMP_ACINTEN_IN0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator 0 Interrupt Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5bcc4d56f06c595be5746613b0666d9c">COMP_ACREFCTL_EN</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACREFCTL register.  <a href="#a5bcc4d56f06c595be5746613b0666d9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b600744c5e9c5b0081f658ec060173e"></a><!-- doxytag: member="lm3s_com.h::COMP_ACREFCTL_RNG" ref="a8b600744c5e9c5b0081f658ec060173e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8b600744c5e9c5b0081f658ec060173e">COMP_ACREFCTL_RNG</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resistor Ladder Range. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affb32111604b87dd26f1b3880b305e82"></a><!-- doxytag: member="lm3s_com.h::COMP_ACREFCTL_VREF_M" ref="affb32111604b87dd26f1b3880b305e82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#affb32111604b87dd26f1b3880b305e82">COMP_ACREFCTL_VREF_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Resistor Ladder Voltage Ref. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7647dd4c6b88871f2f0216df76e24c14">COMP_ACREFCTL_VREF_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACREFCTL register.  <a href="#a7647dd4c6b88871f2f0216df76e24c14"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0efa2a6cd92a1aedbcf3b78239f898e">COMP_ACSTAT0_OVAL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACSTAT0 register.  <a href="#ad0efa2a6cd92a1aedbcf3b78239f898e"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae439164d3338969d86951a320e98639">COMP_ACCTL0_TOEN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACCTL0 register.  <a href="#aae439164d3338969d86951a320e98639"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9654dfb0c1e618b57cecfc33e9180cf8"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ASRCP_M" ref="a9654dfb0c1e618b57cecfc33e9180cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9654dfb0c1e618b57cecfc33e9180cf8">COMP_ACCTL0_ASRCP_M</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Source Positive. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adafd5881209410c67d4e7891423a3552"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ASRCP_PIN" ref="adafd5881209410c67d4e7891423a3552" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adafd5881209410c67d4e7891423a3552">COMP_ACCTL0_ASRCP_PIN</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of Cn+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dc46d2d5f3cecf3b2c97c5bbb2eed0e"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ASRCP_PIN0" ref="a3dc46d2d5f3cecf3b2c97c5bbb2eed0e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3dc46d2d5f3cecf3b2c97c5bbb2eed0e">COMP_ACCTL0_ASRCP_PIN0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of C0+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac86454a18e1acf389c47b0024d1dc7fb">COMP_ACCTL0_ASRCP_REF</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal voltage reference.  <a href="#ac86454a18e1acf389c47b0024d1dc7fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aade3bcf9ae4f99eb0ead21e740d43042"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSLVAL" ref="aade3bcf9ae4f99eb0ead21e740d43042" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aade3bcf9ae4f99eb0ead21e740d43042">COMP_ACCTL0_TSLVAL</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4771a0ed52d1f9ff54d72e89fcec64f7"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSEN_M" ref="a4771a0ed52d1f9ff54d72e89fcec64f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4771a0ed52d1f9ff54d72e89fcec64f7">COMP_ACCTL0_TSEN_M</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1de78e7a53902f47af441040e221b3f"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSEN_LEVEL" ref="ac1de78e7a53902f47af441040e221b3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1de78e7a53902f47af441040e221b3f">COMP_ACCTL0_TSEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see TSLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0f595014900d76a3b231e47af2792dd"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSEN_FALL" ref="ab0f595014900d76a3b231e47af2792dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab0f595014900d76a3b231e47af2792dd">COMP_ACCTL0_TSEN_FALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ee7c991792b181e9760a2f719b0e524"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSEN_RISE" ref="a1ee7c991792b181e9760a2f719b0e524" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1ee7c991792b181e9760a2f719b0e524">COMP_ACCTL0_TSEN_RISE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b02ef1ef57b184a447144733bb2463"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TSEN_BOTH" ref="ac2b02ef1ef57b184a447144733bb2463" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac2b02ef1ef57b184a447144733bb2463">COMP_ACCTL0_TSEN_BOTH</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92ac387e30d8399774f0e20a391bf2b3"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISLVAL" ref="a92ac387e30d8399774f0e20a391bf2b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92ac387e30d8399774f0e20a391bf2b3">COMP_ACCTL0_ISLVAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6594ddead1fbe8f19d04ef6f3944f993"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISEN_M" ref="a6594ddead1fbe8f19d04ef6f3944f993" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6594ddead1fbe8f19d04ef6f3944f993">COMP_ACCTL0_ISEN_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a6f4bf1b74ae7de7bd45758f4c1779c"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISEN_LEVEL" ref="a3a6f4bf1b74ae7de7bd45758f4c1779c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3a6f4bf1b74ae7de7bd45758f4c1779c">COMP_ACCTL0_ISEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see ISLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d284f697db8063f05fb38aeceaa22e0"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISEN_FALL" ref="a8d284f697db8063f05fb38aeceaa22e0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8d284f697db8063f05fb38aeceaa22e0">COMP_ACCTL0_ISEN_FALL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4467ec01813fa91e6bd98815a37a41bb"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISEN_RISE" ref="a4467ec01813fa91e6bd98815a37a41bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4467ec01813fa91e6bd98815a37a41bb">COMP_ACCTL0_ISEN_RISE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9a4c8eda756ca958eb6330b755b12e6"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ISEN_BOTH" ref="af9a4c8eda756ca958eb6330b755b12e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af9a4c8eda756ca958eb6330b755b12e6">COMP_ACCTL0_ISEN_BOTH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4babb17b0c89b3e261d020cbb93d1497"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_CINV" ref="a4babb17b0c89b3e261d020cbb93d1497" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4babb17b0c89b3e261d020cbb93d1497">COMP_ACCTL0_CINV</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator Output Invert. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7604b7950717fbc4f930b42811cf59eb">COMP_ACSTAT1_OVAL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACSTAT1 register.  <a href="#a7604b7950717fbc4f930b42811cf59eb"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f3405eecafb6c257800ae7361576045">COMP_ACCTL1_TOEN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACCTL1 register.  <a href="#a5f3405eecafb6c257800ae7361576045"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f5e3eb0dfffcb1e136bfda68c99f96e"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ASRCP_M" ref="a2f5e3eb0dfffcb1e136bfda68c99f96e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f5e3eb0dfffcb1e136bfda68c99f96e">COMP_ACCTL1_ASRCP_M</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Source Positive. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7b63d9b935c4eb437cc4c6e72368339"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ASRCP_PIN" ref="ab7b63d9b935c4eb437cc4c6e72368339" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab7b63d9b935c4eb437cc4c6e72368339">COMP_ACCTL1_ASRCP_PIN</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of Cn+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf7130f71acc9e004fd0672560c04cb6"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ASRCP_PIN0" ref="abf7130f71acc9e004fd0672560c04cb6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abf7130f71acc9e004fd0672560c04cb6">COMP_ACCTL1_ASRCP_PIN0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of C0+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afed1d029af20ef9f56aa7baf36a56731">COMP_ACCTL1_ASRCP_REF</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal voltage reference.  <a href="#afed1d029af20ef9f56aa7baf36a56731"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ed71206505fb61166eaa70da76650a0"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSLVAL" ref="a7ed71206505fb61166eaa70da76650a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7ed71206505fb61166eaa70da76650a0">COMP_ACCTL1_TSLVAL</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14c85c7cc6baddabe8c8613aed499825"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSEN_M" ref="a14c85c7cc6baddabe8c8613aed499825" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14c85c7cc6baddabe8c8613aed499825">COMP_ACCTL1_TSEN_M</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab279eb74979e5db2beb2c7d1bc1ccb54"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSEN_LEVEL" ref="ab279eb74979e5db2beb2c7d1bc1ccb54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab279eb74979e5db2beb2c7d1bc1ccb54">COMP_ACCTL1_TSEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see TSLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b74b29ec47ecc6b88478ef6b1f3ff82"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSEN_FALL" ref="a5b74b29ec47ecc6b88478ef6b1f3ff82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5b74b29ec47ecc6b88478ef6b1f3ff82">COMP_ACCTL1_TSEN_FALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3eb6bc050c6b15540f246975e7ddaf7"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSEN_RISE" ref="ae3eb6bc050c6b15540f246975e7ddaf7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae3eb6bc050c6b15540f246975e7ddaf7">COMP_ACCTL1_TSEN_RISE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fb18b1fcd6801b670ea3c9b09fc04e1"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TSEN_BOTH" ref="a2fb18b1fcd6801b670ea3c9b09fc04e1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2fb18b1fcd6801b670ea3c9b09fc04e1">COMP_ACCTL1_TSEN_BOTH</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a029006841b6f39a1a1409c7f3af91997"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISLVAL" ref="a029006841b6f39a1a1409c7f3af91997" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a029006841b6f39a1a1409c7f3af91997">COMP_ACCTL1_ISLVAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6be2f47547fd53ded899e3af3492fb4"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISEN_M" ref="ab6be2f47547fd53ded899e3af3492fb4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab6be2f47547fd53ded899e3af3492fb4">COMP_ACCTL1_ISEN_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a042ab56e10d6d0da6cd0be35ad57b8f9"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISEN_LEVEL" ref="a042ab56e10d6d0da6cd0be35ad57b8f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a042ab56e10d6d0da6cd0be35ad57b8f9">COMP_ACCTL1_ISEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see ISLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac16e838e13be05c24e5c81ad8351bc95"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISEN_FALL" ref="ac16e838e13be05c24e5c81ad8351bc95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac16e838e13be05c24e5c81ad8351bc95">COMP_ACCTL1_ISEN_FALL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60547f3e18c167af3b97996b7412c34f"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISEN_RISE" ref="a60547f3e18c167af3b97996b7412c34f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60547f3e18c167af3b97996b7412c34f">COMP_ACCTL1_ISEN_RISE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ea9889e413f8510ffbfd7ddab2983ac"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ISEN_BOTH" ref="a7ea9889e413f8510ffbfd7ddab2983ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7ea9889e413f8510ffbfd7ddab2983ac">COMP_ACCTL1_ISEN_BOTH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa884eab599412147dd259544c46b93d"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_CINV" ref="afa884eab599412147dd259544c46b93d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afa884eab599412147dd259544c46b93d">COMP_ACCTL1_CINV</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator Output Invert. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f1bd0cce10c9b3aafe1538b12b9bc41">COMP_ACSTAT2_OVAL</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACSTAT2 register.  <a href="#a2f1bd0cce10c9b3aafe1538b12b9bc41"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f16b00472c335bf9805c6212c0781fb">COMP_ACCTL2_TOEN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the COMP_O_ACCTL2 register.  <a href="#a5f16b00472c335bf9805c6212c0781fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad68950392fb950a8485a124314adf0a7"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ASRCP_M" ref="ad68950392fb950a8485a124314adf0a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad68950392fb950a8485a124314adf0a7">COMP_ACCTL2_ASRCP_M</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Source Positive. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8a2052e57baccaadbe6ee6941222c0f"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ASRCP_PIN" ref="af8a2052e57baccaadbe6ee6941222c0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af8a2052e57baccaadbe6ee6941222c0f">COMP_ACCTL2_ASRCP_PIN</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of Cn+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3fdc95c222f50d45fbc6b0384ba6c37"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ASRCP_PIN0" ref="ab3fdc95c222f50d45fbc6b0384ba6c37" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3fdc95c222f50d45fbc6b0384ba6c37">COMP_ACCTL2_ASRCP_PIN0</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin value of C0+. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a256c3e844032d4642f55c38edab9c768">COMP_ACCTL2_ASRCP_REF</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal voltage reference.  <a href="#a256c3e844032d4642f55c38edab9c768"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea4d594133264ad5d8fcaa9c01a8a549"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSLVAL" ref="aea4d594133264ad5d8fcaa9c01a8a549" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aea4d594133264ad5d8fcaa9c01a8a549">COMP_ACCTL2_TSLVAL</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3c9b5f971d785513d7232cd8ad89298"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSEN_M" ref="ac3c9b5f971d785513d7232cd8ad89298" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3c9b5f971d785513d7232cd8ad89298">COMP_ACCTL2_TSEN_M</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8aaa04069779399051fab9ead0709c86"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSEN_LEVEL" ref="a8aaa04069779399051fab9ead0709c86" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8aaa04069779399051fab9ead0709c86">COMP_ACCTL2_TSEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see TSLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2bd94b55469a4e221b698b9094e80fc"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSEN_FALL" ref="ab2bd94b55469a4e221b698b9094e80fc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab2bd94b55469a4e221b698b9094e80fc">COMP_ACCTL2_TSEN_FALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae497941ae9511862dd0867e55e22a609"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSEN_RISE" ref="ae497941ae9511862dd0867e55e22a609" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae497941ae9511862dd0867e55e22a609">COMP_ACCTL2_TSEN_RISE</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c62fa1c33ccda1dab42e15eb2417f6"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TSEN_BOTH" ref="a45c62fa1c33ccda1dab42e15eb2417f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a45c62fa1c33ccda1dab42e15eb2417f6">COMP_ACCTL2_TSEN_BOTH</a>&#160;&#160;&#160;0x00000060</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef2666b3472f8e1f9b2331568d7c6bc9"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISLVAL" ref="aef2666b3472f8e1f9b2331568d7c6bc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef2666b3472f8e1f9b2331568d7c6bc9">COMP_ACCTL2_ISLVAL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense Level Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff1cc58034de994d598aed52ac367265"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISEN_M" ref="aff1cc58034de994d598aed52ac367265" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aff1cc58034de994d598aed52ac367265">COMP_ACCTL2_ISEN_M</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Sense. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a522447ebf3e601e9614608dece426782"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISEN_LEVEL" ref="a522447ebf3e601e9614608dece426782" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a522447ebf3e601e9614608dece426782">COMP_ACCTL2_ISEN_LEVEL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Level sense, see ISLVAL. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b3792b5331b9270edc30e328667eb2c"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISEN_FALL" ref="a4b3792b5331b9270edc30e328667eb2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4b3792b5331b9270edc30e328667eb2c">COMP_ACCTL2_ISEN_FALL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Falling edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a111141068d039fcfb0682adb54adba33"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISEN_RISE" ref="a111141068d039fcfb0682adb54adba33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a111141068d039fcfb0682adb54adba33">COMP_ACCTL2_ISEN_RISE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rising edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb134304d9653d78f46bf4ddc6134de8"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ISEN_BOTH" ref="abb134304d9653d78f46bf4ddc6134de8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abb134304d9653d78f46bf4ddc6134de8">COMP_ACCTL2_ISEN_BOTH</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Either edge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab42f066a176a204e2e0a578d70782656"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_CINV" ref="ab42f066a176a204e2e0a578d70782656" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab42f066a176a204e2e0a578d70782656">COMP_ACCTL2_CINV</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Comparator Output Invert. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abf0d4dfb2645386117fc37f95ce544ff">HIB_RTCC_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCC register.  <a href="#abf0d4dfb2645386117fc37f95ce544ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8db8f88ce498feb11defc5099cc97930">HIB_RTCC_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCC register.  <a href="#a8db8f88ce498feb11defc5099cc97930"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7fee153663a462e493271d85e86ffaa3">HIB_RTCM0_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCM0 register.  <a href="#a7fee153663a462e493271d85e86ffaa3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92d69915f7f90c7ea0e5cfd04f216202">HIB_RTCM0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCM0 register.  <a href="#a92d69915f7f90c7ea0e5cfd04f216202"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2da376f0e06aeedd5cef00612fc74392">HIB_RTCM1_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCM1 register.  <a href="#a2da376f0e06aeedd5cef00612fc74392"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa7bf2751cab1d8548842d6b666c2043b">HIB_RTCM1_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCM1 register.  <a href="#aa7bf2751cab1d8548842d6b666c2043b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ca146e64ab793adbca0f92a70a4e06a">HIB_RTCLD_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCLD register.  <a href="#a0ca146e64ab793adbca0f92a70a4e06a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a28e2953f7f95ef3a874d992e292bf043">HIB_RTCLD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCLD register.  <a href="#a28e2953f7f95ef3a874d992e292bf043"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7edc33841545c5e9a806811aef6336ec">HIB_CTL_VABORT</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_CTL register.  <a href="#a7edc33841545c5e9a806811aef6336ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a389a116460787f9e251e4a5bbbe5478a"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_CLK32EN" ref="a389a116460787f9e251e4a5bbbe5478a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a389a116460787f9e251e4a5bbbe5478a">HIB_CTL_CLK32EN</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clocking Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89c7b91bbacb51ba604980ac67a3b578"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_LOWBATEN" ref="a89c7b91bbacb51ba604980ac67a3b578" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a89c7b91bbacb51ba604980ac67a3b578">HIB_CTL_LOWBATEN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Battery Monitoring Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfc80b3664a581e32beb337da088a784"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_PINWEN" ref="abfc80b3664a581e32beb337da088a784" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abfc80b3664a581e32beb337da088a784">HIB_CTL_PINWEN</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External WAKE Pin Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a506295272e647cee680ec8ae3f78b916"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_RTCWEN" ref="a506295272e647cee680ec8ae3f78b916" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a506295272e647cee680ec8ae3f78b916">HIB_CTL_RTCWEN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Wake-up Enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4a9ad4bb9fb320e2da05126de676701"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_CLKSEL" ref="ae4a9ad4bb9fb320e2da05126de676701" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4a9ad4bb9fb320e2da05126de676701">HIB_CTL_CLKSEL</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Module Clock Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19c01a0bb333aee45c343e682d52b17e"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_HIBREQ" ref="a19c01a0bb333aee45c343e682d52b17e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a19c01a0bb333aee45c343e682d52b17e">HIB_CTL_HIBREQ</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hibernation Request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a151ee0f4b57deab25eea1ec0bc441f10"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_RTCEN" ref="a151ee0f4b57deab25eea1ec0bc441f10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a151ee0f4b57deab25eea1ec0bc441f10">HIB_CTL_RTCEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4a5348c9700a495d3ce842065bbf3c03">HIB_IM_EXTW</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_IM register.  <a href="#a4a5348c9700a495d3ce842065bbf3c03"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1f179d1fc536a903056cf0b1d6193656">HIB_IM_LOWBAT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Battery Voltage Interrupt.  <a href="#a1f179d1fc536a903056cf0b1d6193656"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee1046fdc0bab8ce850cedc5b36636ab"></a><!-- doxytag: member="lm3s_com.h::HIB_IM_RTCALT1" ref="aee1046fdc0bab8ce850cedc5b36636ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aee1046fdc0bab8ce850cedc5b36636ab">HIB_IM_RTCALT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 1 Interrupt Mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac860f5ffa4bbb8c2aad78e26e31b7dbe"></a><!-- doxytag: member="lm3s_com.h::HIB_IM_RTCALT0" ref="ac860f5ffa4bbb8c2aad78e26e31b7dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac860f5ffa4bbb8c2aad78e26e31b7dbe">HIB_IM_RTCALT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 0 Interrupt Mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2e7bd1033f53f9974d01b80e85e6a62b">HIB_RIS_EXTW</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RIS register.  <a href="#a2e7bd1033f53f9974d01b80e85e6a62b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b">HIB_RIS_LOWBAT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Battery Voltage Raw.  <a href="#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a266be24e24225f807f5da0b3386be27b"></a><!-- doxytag: member="lm3s_com.h::HIB_RIS_RTCALT1" ref="a266be24e24225f807f5da0b3386be27b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a266be24e24225f807f5da0b3386be27b">HIB_RIS_RTCALT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 1 Raw Interrupt Status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a339e29023b3098b76698f5a4b36d9b2c"></a><!-- doxytag: member="lm3s_com.h::HIB_RIS_RTCALT0" ref="a339e29023b3098b76698f5a4b36d9b2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a339e29023b3098b76698f5a4b36d9b2c">HIB_RIS_RTCALT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 0 Raw Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7508450bd7ac78026a6f2457c46ef0fb">HIB_MIS_EXTW</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_MIS register.  <a href="#a7508450bd7ac78026a6f2457c46ef0fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a18b109f31add40dc48699da47f52447c">HIB_MIS_LOWBAT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Battery Voltage Masked.  <a href="#a18b109f31add40dc48699da47f52447c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aced02bdcf272c0d0dab0b959c4b09b50">HIB_MIS_RTCALT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 1 Masked Interrupt.  <a href="#aced02bdcf272c0d0dab0b959c4b09b50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad8aa3cac13ddc54d281a28e3a1eb4155">HIB_MIS_RTCALT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert 0 Masked Interrupt.  <a href="#ad8aa3cac13ddc54d281a28e3a1eb4155"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abc145e1ea496a1e40762b7709589426e">HIB_IC_EXTW</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_IC register.  <a href="#abc145e1ea496a1e40762b7709589426e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a449c3f3b696e60e2d18c23016bfd9342">HIB_IC_LOWBAT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low Battery Voltage Masked.  <a href="#a449c3f3b696e60e2d18c23016bfd9342"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a90a951aa9e415af505da0fe33d89b2c1">HIB_IC_RTCALT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert1 Masked Interrupt.  <a href="#a90a951aa9e415af505da0fe33d89b2c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa6ac685f8d22742c21cf46d3b49ed1f7">HIB_IC_RTCALT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Alert0 Masked Interrupt.  <a href="#aa6ac685f8d22742c21cf46d3b49ed1f7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af16748b79165040f312f17865656c7a6">HIB_RTCT_TRIM_M</a>&#160;&#160;&#160;0x0000FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCT register.  <a href="#af16748b79165040f312f17865656c7a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9894869d67e729b79c3f930c254da311">HIB_RTCT_TRIM_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_RTCT register.  <a href="#a9894869d67e729b79c3f930c254da311"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a7aca69c08a30303a97495f0ba71554">HIB_DATA_RTD_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_DATA register.  <a href="#a2a7aca69c08a30303a97495f0ba71554"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4bba7e38cccf2eca23aa15bdc03cac05">HIB_DATA_RTD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the HIB_DATA register.  <a href="#a4bba7e38cccf2eca23aa15bdc03cac05"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad336a0ec160d3146e7e20054ba60e5b1">FLASH_FMA_OFFSET_M</a>&#160;&#160;&#160;0x0003FFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FMA register.  <a href="#ad336a0ec160d3146e7e20054ba60e5b1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a458329cf018b54b24df85e6de7937c74">FLASH_FMA_OFFSET_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FMA register.  <a href="#a458329cf018b54b24df85e6de7937c74"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a012da7995efe1cf42568997b4b5eef63">FLASH_FMD_DATA_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FMD register.  <a href="#a012da7995efe1cf42568997b4b5eef63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42a9077338767b0f5e1a803a4832f4d6">FLASH_FMD_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FMD register.  <a href="#a42a9077338767b0f5e1a803a4832f4d6"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad459e0bf007541fd064f4a6f85651ede">FLASH_FMC_WRKEY</a>&#160;&#160;&#160;0xA4420000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FMC register.  <a href="#ad459e0bf007541fd064f4a6f85651ede"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c7c67a4856820820fe1843e2507774f"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_COMT" ref="a9c7c67a4856820820fe1843e2507774f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9c7c67a4856820820fe1843e2507774f">FLASH_FMC_COMT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Commit Register Value. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4dc76dfc9af2c46696e6515a2e3c7d2"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_MERASE" ref="ae4dc76dfc9af2c46696e6515a2e3c7d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4dc76dfc9af2c46696e6515a2e3c7d2">FLASH_FMC_MERASE</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mass Erase <a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> Memory. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4467d81c06e58e0058ba9bd7ce9a1fa8"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_ERASE" ref="a4467d81c06e58e0058ba9bd7ce9a1fa8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4467d81c06e58e0058ba9bd7ce9a1fa8">FLASH_FMC_ERASE</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Erase a Page of <a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> Memory. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb6812b38d327b9b27dc6634b38d1c14"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_WRITE" ref="aeb6812b38d327b9b27dc6634b38d1c14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb6812b38d327b9b27dc6634b38d1c14">FLASH_FMC_WRITE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a Word into <a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> Memory. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51eb3d35354f631f347c43831565ed4f">FLASH_FCRIS_PRIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FCRIS register.  <a href="#a51eb3d35354f631f347c43831565ed4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09d50b5c6779f705a495c165914d1bd1"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCRIS_ARIS" ref="a09d50b5c6779f705a495c165914d1bd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a09d50b5c6779f705a495c165914d1bd1">FLASH_FCRIS_ARIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Access Raw Interrupt Status. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d823b71d9fc04180cd3d25b4d336fb8">FLASH_FCIM_PMASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FCIM register.  <a href="#a0d823b71d9fc04180cd3d25b4d336fb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71bc3960bba1199cd4d6a1b79252fa24"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCIM_AMASK" ref="a71bc3960bba1199cd4d6a1b79252fa24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a71bc3960bba1199cd4d6a1b79252fa24">FLASH_FCIM_AMASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Access Interrupt Mask. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac2b3d29b15019a56c3f688bfd6022008">FLASH_FCMISC_PMISC</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_FCMISC register.  <a href="#ac2b3d29b15019a56c3f688bfd6022008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad93ec424487167f9ff9e603c5b7bbea3">FLASH_FCMISC_AMISC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Access Masked Interrupt Status.  <a href="#ad93ec424487167f9ff9e603c5b7bbea3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9650a9e5b4c60a46d4890e12fbd8ad5">FLASH_USECRL_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USECRL register.  <a href="#ae9650a9e5b4c60a46d4890e12fbd8ad5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14a2e6a43f5f57b4f4a214a6a908a26c">FLASH_USECRL_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USECRL register.  <a href="#a14a2e6a43f5f57b4f4a214a6a908a26c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6a6c342f970264c6b9a937553716634d">FLASH_USERDBG_NW</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERDBG register.  <a href="#a6a6c342f970264c6b9a937553716634d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44bc2d99c4fbfd6052f4b00577af2d67"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_DATA_M" ref="a44bc2d99c4fbfd6052f4b00577af2d67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44bc2d99c4fbfd6052f4b00577af2d67">FLASH_USERDBG_DATA_M</a>&#160;&#160;&#160;0x7FFFFFFC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cddca1a78909b0eed79398c4e329224"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_DBG1" ref="a6cddca1a78909b0eed79398c4e329224" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6cddca1a78909b0eed79398c4e329224">FLASH_USERDBG_DBG1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Control 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4557c98486eddc457683b4c1a9bacf29"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_DBG0" ref="a4557c98486eddc457683b4c1a9bacf29" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4557c98486eddc457683b4c1a9bacf29">FLASH_USERDBG_DBG0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Control 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a75221299fa2f5e0a147186d14d6dfda0">FLASH_USERDBG_DATA_S</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERDBG register.  <a href="#a75221299fa2f5e0a147186d14d6dfda0"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abb81954b6069e8c47f7f52c8bf9ba552">FLASH_USERREG0_NW</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERREG0 register.  <a href="#abb81954b6069e8c47f7f52c8bf9ba552"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59fd4932d79a762691eb019638d0c534"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG0_DATA_M" ref="a59fd4932d79a762691eb019638d0c534" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59fd4932d79a762691eb019638d0c534">FLASH_USERREG0_DATA_M</a>&#160;&#160;&#160;0x7FFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a43271842ba7036e4019f1f18dd975c9f">FLASH_USERREG0_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERREG0 register.  <a href="#a43271842ba7036e4019f1f18dd975c9f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42daabb317ce2711fea5cbc337093dc2">FLASH_USERREG1_NW</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERREG1 register.  <a href="#a42daabb317ce2711fea5cbc337093dc2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03f1e4af83da644daf98110a7841b440"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG1_DATA_M" ref="a03f1e4af83da644daf98110a7841b440" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a03f1e4af83da644daf98110a7841b440">FLASH_USERREG1_DATA_M</a>&#160;&#160;&#160;0x7FFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">User Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a77a1cf727685fed344ca8118369862a7">FLASH_USERREG1_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the FLASH_USERREG1 register.  <a href="#a77a1cf727685fed344ca8118369862a7"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a178f3c3c39141eafece59ee5e74dae51"></a><!-- doxytag: member="lm3s_com.h::FLASH_PROTECT_SIZE" ref="a178f3c3c39141eafece59ee5e74dae51" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a178f3c3c39141eafece59ee5e74dae51">FLASH_PROTECT_SIZE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the erase size of the FLASH block that is erased by an erase operation, and the protect size is the size of the FLASH block that is protected by each protection register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7407d0bb0053b539b8144477b446978a"></a><!-- doxytag: member="lm3s_com.h::FLASH_ERASE_SIZE" ref="a7407d0bb0053b539b8144477b446978a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7407d0bb0053b539b8144477b446978a">FLASH_ERASE_SIZE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the erase size of the FLASH block that is erased by an erase operation, and the protect size is the size of the FLASH block that is protected by each protection register. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d11842a20c7ea883fbdae0f1010bd8b">NVIC_INT_TYPE_LINES_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_TYPE register.  <a href="#a0d11842a20c7ea883fbdae0f1010bd8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a199868ec52f5d31e4f67a22ba5e349d3">NVIC_INT_TYPE_LINES_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_TYPE register.  <a href="#a199868ec52f5d31e4f67a22ba5e349d3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">NVIC_ST_CTRL_COUNT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CTRL register.  <a href="#a3046d95603d6bf78a76ebae31b9dc2d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a6d19d13e11441d5e62ce699749eea7"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CTRL_CLK_SRC" ref="a5a6d19d13e11441d5e62ce699749eea7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a6d19d13e11441d5e62ce699749eea7">NVIC_ST_CTRL_CLK_SRC</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Source. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff514c40eb9dcd7438077ec36b184b32"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CTRL_INTEN" ref="aff514c40eb9dcd7438077ec36b184b32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aff514c40eb9dcd7438077ec36b184b32">NVIC_ST_CTRL_INTEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10796236e9ce72fc8b59a0ac57ccc3c4"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CTRL_ENABLE" ref="a10796236e9ce72fc8b59a0ac57ccc3c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">NVIC_ST_CTRL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4be427c338d1f3929a136a2774c4d7e">NVIC_ST_RELOAD_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_RELOAD register.  <a href="#aa4be427c338d1f3929a136a2774c4d7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">NVIC_ST_RELOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_RELOAD register.  <a href="#aa38c0fe2abc113dcbc042dfa5bdffd8a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">NVIC_ST_CURRENT_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CURRENT register.  <a href="#acfa787fd3be98c2f2142bfd58fc32e20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae84004a0580f5e245034804b9fc28795">NVIC_ST_CURRENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CURRENT register.  <a href="#ae84004a0580f5e245034804b9fc28795"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac26764c333259ec44475d0252d231e85">NVIC_ST_CAL_NOREF</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CAL register.  <a href="#ac26764c333259ec44475d0252d231e85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68b74528e936ba0b42c758077b86cdec"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CAL_SKEW" ref="a68b74528e936ba0b42c758077b86cdec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a68b74528e936ba0b42c758077b86cdec">NVIC_ST_CAL_SKEW</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock skew. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14012cbdf400e1a602865b034033f155"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CAL_ONEMS_M" ref="a14012cbdf400e1a602865b034033f155" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14012cbdf400e1a602865b034033f155">NVIC_ST_CAL_ONEMS_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1ms reference value <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ade3e95cc6cdcfebce18bc1d7814971a8">NVIC_ST_CAL_ONEMS_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CAL register.  <a href="#ade3e95cc6cdcfebce18bc1d7814971a8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3701d7d2844c65e46db1de64bbfb4630">NVIC_EN0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_EN0 register.  <a href="#a3701d7d2844c65e46db1de64bbfb4630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ac167930cb833e65b40952ff27b6dfb"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT30" ref="a3ac167930cb833e65b40952ff27b6dfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3ac167930cb833e65b40952ff27b6dfb">NVIC_EN0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcbe7e2a4812f74900273472fe40b0f7"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT29" ref="adcbe7e2a4812f74900273472fe40b0f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adcbe7e2a4812f74900273472fe40b0f7">NVIC_EN0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e74f8e5561670e98a9275c13ae2d3c2"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT28" ref="a1e74f8e5561670e98a9275c13ae2d3c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1e74f8e5561670e98a9275c13ae2d3c2">NVIC_EN0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa52c527ca04c214c466e154d0c7abb12"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT27" ref="aa52c527ca04c214c466e154d0c7abb12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa52c527ca04c214c466e154d0c7abb12">NVIC_EN0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a493494173579df2fd6179eb6465e8509"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT26" ref="a493494173579df2fd6179eb6465e8509" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a493494173579df2fd6179eb6465e8509">NVIC_EN0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2a87070962305fba59398d9874fe192"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT25" ref="ad2a87070962305fba59398d9874fe192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad2a87070962305fba59398d9874fe192">NVIC_EN0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69bc5ed9ab67413d330b2ed1914bb807"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT24" ref="a69bc5ed9ab67413d330b2ed1914bb807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69bc5ed9ab67413d330b2ed1914bb807">NVIC_EN0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56c47c671cde851b706b87c4e88528bb"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT23" ref="a56c47c671cde851b706b87c4e88528bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a56c47c671cde851b706b87c4e88528bb">NVIC_EN0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32611cb28e9008187abe5eb7de2b704c"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT22" ref="a32611cb28e9008187abe5eb7de2b704c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a32611cb28e9008187abe5eb7de2b704c">NVIC_EN0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98bfa7086d520dcb9e31bfbe90db712d"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT21" ref="a98bfa7086d520dcb9e31bfbe90db712d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a98bfa7086d520dcb9e31bfbe90db712d">NVIC_EN0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bcafaa9008067c4d82edf302c9930b2"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT20" ref="a8bcafaa9008067c4d82edf302c9930b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8bcafaa9008067c4d82edf302c9930b2">NVIC_EN0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12a7a725a54391cadde6e48ef6870b50"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT19" ref="a12a7a725a54391cadde6e48ef6870b50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a12a7a725a54391cadde6e48ef6870b50">NVIC_EN0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c44f4362868d69febb714c98950c47d"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT18" ref="a5c44f4362868d69febb714c98950c47d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5c44f4362868d69febb714c98950c47d">NVIC_EN0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2629072d7e1688ac0dab86a17962b510"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT17" ref="a2629072d7e1688ac0dab86a17962b510" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2629072d7e1688ac0dab86a17962b510">NVIC_EN0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b0769d6b42b4042519a286ee8e6961d"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT16" ref="a3b0769d6b42b4042519a286ee8e6961d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3b0769d6b42b4042519a286ee8e6961d">NVIC_EN0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5d81e31c06922d4c87b6a59a6f5246a"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT15" ref="aa5d81e31c06922d4c87b6a59a6f5246a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa5d81e31c06922d4c87b6a59a6f5246a">NVIC_EN0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8139da20a8231a1c67220d52e9614ea"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT14" ref="aa8139da20a8231a1c67220d52e9614ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa8139da20a8231a1c67220d52e9614ea">NVIC_EN0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4202388c51aca02c9b9e9aeea49280b9"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT13" ref="a4202388c51aca02c9b9e9aeea49280b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4202388c51aca02c9b9e9aeea49280b9">NVIC_EN0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9491508ff43e7f9a09a8ae9f60df856e"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT12" ref="a9491508ff43e7f9a09a8ae9f60df856e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9491508ff43e7f9a09a8ae9f60df856e">NVIC_EN0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eb4405cf71c5d291673a42cb73fca8f"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT11" ref="a4eb4405cf71c5d291673a42cb73fca8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4eb4405cf71c5d291673a42cb73fca8f">NVIC_EN0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6135d4ad9b0f649b175db2eb6d34c112"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT10" ref="a6135d4ad9b0f649b175db2eb6d34c112" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6135d4ad9b0f649b175db2eb6d34c112">NVIC_EN0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54ef44b505e072d655550d9608f2c957"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT9" ref="a54ef44b505e072d655550d9608f2c957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a54ef44b505e072d655550d9608f2c957">NVIC_EN0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b149a72f7542fe9693ff8aeb2054d5e"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT8" ref="a0b149a72f7542fe9693ff8aeb2054d5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b149a72f7542fe9693ff8aeb2054d5e">NVIC_EN0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5d7065478cc994da0651bd48736dc1c"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT7" ref="ac5d7065478cc994da0651bd48736dc1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac5d7065478cc994da0651bd48736dc1c">NVIC_EN0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a513eab8e0fc568d45a35653bedb5a9ac"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT6" ref="a513eab8e0fc568d45a35653bedb5a9ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a513eab8e0fc568d45a35653bedb5a9ac">NVIC_EN0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fcb7289bfdc9c7b5822da314fbb7dd3"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT5" ref="a6fcb7289bfdc9c7b5822da314fbb7dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6fcb7289bfdc9c7b5822da314fbb7dd3">NVIC_EN0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbf3c230547272756404e6cead952fb9"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT4" ref="abbf3c230547272756404e6cead952fb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abbf3c230547272756404e6cead952fb9">NVIC_EN0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ab5e2c605345a08dc91a8f93baf9b96"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT3" ref="a6ab5e2c605345a08dc91a8f93baf9b96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6ab5e2c605345a08dc91a8f93baf9b96">NVIC_EN0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51bb99438d2c40c37c3e84c3b4f33021"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT2" ref="a51bb99438d2c40c37c3e84c3b4f33021" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51bb99438d2c40c37c3e84c3b4f33021">NVIC_EN0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1879338b31199cc2993bb210864c5bae"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT1" ref="a1879338b31199cc2993bb210864c5bae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1879338b31199cc2993bb210864c5bae">NVIC_EN0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafdb0103b8e68c49a75531f610866a8a"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT0" ref="aafdb0103b8e68c49a75531f610866a8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aafdb0103b8e68c49a75531f610866a8a">NVIC_EN0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a376ac6429b28667a29438e73beed9606">NVIC_EN1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_EN1 register.  <a href="#a376ac6429b28667a29438e73beed9606"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac20f95b3eb454fe66427041fe4af01c1"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT58" ref="ac20f95b3eb454fe66427041fe4af01c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac20f95b3eb454fe66427041fe4af01c1">NVIC_EN1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0054d61fa90e21c35bea9ad43b8815f"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT57" ref="af0054d61fa90e21c35bea9ad43b8815f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af0054d61fa90e21c35bea9ad43b8815f">NVIC_EN1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16ae667234def46be3ed5f672cfe2942"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT56" ref="a16ae667234def46be3ed5f672cfe2942" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a16ae667234def46be3ed5f672cfe2942">NVIC_EN1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d40894ebe0ff37fad2cd13d4bd8836c"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT55" ref="a8d40894ebe0ff37fad2cd13d4bd8836c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8d40894ebe0ff37fad2cd13d4bd8836c">NVIC_EN1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979431e2509cc410901a6bea320af4f9"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT54" ref="a979431e2509cc410901a6bea320af4f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a979431e2509cc410901a6bea320af4f9">NVIC_EN1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca2aeed95546c1ab67029213bfe81632"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT53" ref="aca2aeed95546c1ab67029213bfe81632" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aca2aeed95546c1ab67029213bfe81632">NVIC_EN1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af48e165abf9fbf667d82404477ae8e64"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT52" ref="af48e165abf9fbf667d82404477ae8e64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af48e165abf9fbf667d82404477ae8e64">NVIC_EN1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe87a2602504a69f8443d6f1c932a349"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT51" ref="abe87a2602504a69f8443d6f1c932a349" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abe87a2602504a69f8443d6f1c932a349">NVIC_EN1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f3087a55bfb04f5193bfb0b2d514589"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT50" ref="a2f3087a55bfb04f5193bfb0b2d514589" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f3087a55bfb04f5193bfb0b2d514589">NVIC_EN1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92d922b4234e322a058b0bc766e2086f"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT49" ref="a92d922b4234e322a058b0bc766e2086f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a92d922b4234e322a058b0bc766e2086f">NVIC_EN1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14f2ba247604b98bdd612f2b015cdc24"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT48" ref="a14f2ba247604b98bdd612f2b015cdc24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14f2ba247604b98bdd612f2b015cdc24">NVIC_EN1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91a3d29520cd6491bcfcbab32edfd5d1"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT47" ref="a91a3d29520cd6491bcfcbab32edfd5d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a91a3d29520cd6491bcfcbab32edfd5d1">NVIC_EN1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b2952ca7505c3582bd070f632c5ee66"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT46" ref="a6b2952ca7505c3582bd070f632c5ee66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b2952ca7505c3582bd070f632c5ee66">NVIC_EN1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50b14f21773b9580fecf7f74199e74b6"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT45" ref="a50b14f21773b9580fecf7f74199e74b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a50b14f21773b9580fecf7f74199e74b6">NVIC_EN1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c5b9778b42fe907d943173714a41f8"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT44" ref="ac7c5b9778b42fe907d943173714a41f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac7c5b9778b42fe907d943173714a41f8">NVIC_EN1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4082069f15f4cb203cbe03713493448"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT43" ref="ac4082069f15f4cb203cbe03713493448" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac4082069f15f4cb203cbe03713493448">NVIC_EN1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af172050be7e4c043068f3ff5e2ecc709"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT42" ref="af172050be7e4c043068f3ff5e2ecc709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af172050be7e4c043068f3ff5e2ecc709">NVIC_EN1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT41" ref="ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2">NVIC_EN1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea535a97b7344da9d753b8e04958df3b"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT40" ref="aea535a97b7344da9d753b8e04958df3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aea535a97b7344da9d753b8e04958df3b">NVIC_EN1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad503af87e62170301914164ecda010d3"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT39" ref="ad503af87e62170301914164ecda010d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad503af87e62170301914164ecda010d3">NVIC_EN1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904088740e68d0ce6d0f12de4c2c44f3"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT38" ref="a904088740e68d0ce6d0f12de4c2c44f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a904088740e68d0ce6d0f12de4c2c44f3">NVIC_EN1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789c83d2aac3eb20620c42e8f4027a9e"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT37" ref="a789c83d2aac3eb20620c42e8f4027a9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a789c83d2aac3eb20620c42e8f4027a9e">NVIC_EN1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a4d5dd64399ea1c70248391649bc677"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT36" ref="a6a4d5dd64399ea1c70248391649bc677" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6a4d5dd64399ea1c70248391649bc677">NVIC_EN1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad31fe4ca3f92102ad73f35a2760148b3"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT35" ref="ad31fe4ca3f92102ad73f35a2760148b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad31fe4ca3f92102ad73f35a2760148b3">NVIC_EN1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44a9f7a279caf25cc8d07f2f64cb37e9"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT34" ref="a44a9f7a279caf25cc8d07f2f64cb37e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44a9f7a279caf25cc8d07f2f64cb37e9">NVIC_EN1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f95d7c07a07d2083822cfca6fba8703"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT33" ref="a4f95d7c07a07d2083822cfca6fba8703" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4f95d7c07a07d2083822cfca6fba8703">NVIC_EN1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36d1617eb96013f628dc30f288db0b22"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT32" ref="a36d1617eb96013f628dc30f288db0b22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a36d1617eb96013f628dc30f288db0b22">NVIC_EN1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa223791eb605c77e64bee563f619ed08">NVIC_DIS0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DIS0 register.  <a href="#aa223791eb605c77e64bee563f619ed08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4509201eea8bcd2b2ed2edf40d5a91e"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT30" ref="ab4509201eea8bcd2b2ed2edf40d5a91e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4509201eea8bcd2b2ed2edf40d5a91e">NVIC_DIS0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c3a4c61f91dbea4c74a5be661ef7e22"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT29" ref="a1c3a4c61f91dbea4c74a5be661ef7e22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1c3a4c61f91dbea4c74a5be661ef7e22">NVIC_DIS0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c8409e82ad27e3d769fa578dce19337"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT28" ref="a3c8409e82ad27e3d769fa578dce19337" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c8409e82ad27e3d769fa578dce19337">NVIC_DIS0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24707a1c2e702968a407d698262cbf7f"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT27" ref="a24707a1c2e702968a407d698262cbf7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a24707a1c2e702968a407d698262cbf7f">NVIC_DIS0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe10bad68290069214f96f87e9f14ee0"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT26" ref="abe10bad68290069214f96f87e9f14ee0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abe10bad68290069214f96f87e9f14ee0">NVIC_DIS0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acec9c98212087024bcba44d165690a17"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT25" ref="acec9c98212087024bcba44d165690a17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acec9c98212087024bcba44d165690a17">NVIC_DIS0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab678fdb66b87f0c13ef755bab5df3dc8"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT24" ref="ab678fdb66b87f0c13ef755bab5df3dc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab678fdb66b87f0c13ef755bab5df3dc8">NVIC_DIS0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75af6f8e98e0c256f5b33a0abb368569"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT23" ref="a75af6f8e98e0c256f5b33a0abb368569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a75af6f8e98e0c256f5b33a0abb368569">NVIC_DIS0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7167aed5aee50055df2ba6762f3fd83"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT22" ref="ab7167aed5aee50055df2ba6762f3fd83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab7167aed5aee50055df2ba6762f3fd83">NVIC_DIS0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec88448e0f84d8923809e28d0e5ebcb1"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT21" ref="aec88448e0f84d8923809e28d0e5ebcb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec88448e0f84d8923809e28d0e5ebcb1">NVIC_DIS0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22325556e971372eee0b8e019242b9d8"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT20" ref="a22325556e971372eee0b8e019242b9d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22325556e971372eee0b8e019242b9d8">NVIC_DIS0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf07c5517e32d97be11ee28bff0387fe"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT19" ref="abf07c5517e32d97be11ee28bff0387fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abf07c5517e32d97be11ee28bff0387fe">NVIC_DIS0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48748b1dfe63a4914a4efa14988cd466"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT18" ref="a48748b1dfe63a4914a4efa14988cd466" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a48748b1dfe63a4914a4efa14988cd466">NVIC_DIS0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c4dd16d7f59d5cbc98e4d3881208cf2"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT17" ref="a7c4dd16d7f59d5cbc98e4d3881208cf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c4dd16d7f59d5cbc98e4d3881208cf2">NVIC_DIS0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae20b9dad2c2fa07fb21fa1070bdb084f"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT16" ref="ae20b9dad2c2fa07fb21fa1070bdb084f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae20b9dad2c2fa07fb21fa1070bdb084f">NVIC_DIS0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6b5b6f5dac98ff109b8ce5187132f16"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT15" ref="af6b5b6f5dac98ff109b8ce5187132f16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af6b5b6f5dac98ff109b8ce5187132f16">NVIC_DIS0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95b1cd4d6eac13c4869fb67dcd30e662"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT14" ref="a95b1cd4d6eac13c4869fb67dcd30e662" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95b1cd4d6eac13c4869fb67dcd30e662">NVIC_DIS0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8659077f6dc401d8f938bf60d159febe"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT13" ref="a8659077f6dc401d8f938bf60d159febe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8659077f6dc401d8f938bf60d159febe">NVIC_DIS0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ac2f3450ab5be673d02fa67f4f3627"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT12" ref="a02ac2f3450ab5be673d02fa67f4f3627" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a02ac2f3450ab5be673d02fa67f4f3627">NVIC_DIS0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd1e43ae73d1fcefd64c446651ddab7"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT11" ref="a8dd1e43ae73d1fcefd64c446651ddab7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8dd1e43ae73d1fcefd64c446651ddab7">NVIC_DIS0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6abdb4edda4925da6640b4b8e0d6c1f2"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT10" ref="a6abdb4edda4925da6640b4b8e0d6c1f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6abdb4edda4925da6640b4b8e0d6c1f2">NVIC_DIS0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75c9d3d488b985ee80467cee518a237b"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT9" ref="a75c9d3d488b985ee80467cee518a237b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a75c9d3d488b985ee80467cee518a237b">NVIC_DIS0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4494a199bba2e1d3c86642c20cab6166"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT8" ref="a4494a199bba2e1d3c86642c20cab6166" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4494a199bba2e1d3c86642c20cab6166">NVIC_DIS0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42106dbc0e1b4f16a3ac16e072df8462"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT7" ref="a42106dbc0e1b4f16a3ac16e072df8462" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42106dbc0e1b4f16a3ac16e072df8462">NVIC_DIS0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3135d8a1c14ab38a5f2efa48b0f6e0d9"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT6" ref="a3135d8a1c14ab38a5f2efa48b0f6e0d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3135d8a1c14ab38a5f2efa48b0f6e0d9">NVIC_DIS0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69183dcad0263c69972d078d4b167f3a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT5" ref="a69183dcad0263c69972d078d4b167f3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69183dcad0263c69972d078d4b167f3a">NVIC_DIS0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28a56354f99b1b4e2c3b21398d1c9766"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT4" ref="a28a56354f99b1b4e2c3b21398d1c9766" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a28a56354f99b1b4e2c3b21398d1c9766">NVIC_DIS0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc907476367c539e2d25a9023376fea0"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT3" ref="acc907476367c539e2d25a9023376fea0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc907476367c539e2d25a9023376fea0">NVIC_DIS0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad348845b9c96d03924aa08338580fa11"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT2" ref="ad348845b9c96d03924aa08338580fa11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad348845b9c96d03924aa08338580fa11">NVIC_DIS0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95f411d5569094304d5a91ee1aed254a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT1" ref="a95f411d5569094304d5a91ee1aed254a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a95f411d5569094304d5a91ee1aed254a">NVIC_DIS0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a243950b469c2ab40fa33d7cd7bfb8457"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT0" ref="a243950b469c2ab40fa33d7cd7bfb8457" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a243950b469c2ab40fa33d7cd7bfb8457">NVIC_DIS0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a23f44682afd695756a4d39d68b9b5fa9">NVIC_DIS1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DIS1 register.  <a href="#a23f44682afd695756a4d39d68b9b5fa9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7b78ce416b1a1cee1c16bd23c9b85d3"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT58" ref="af7b78ce416b1a1cee1c16bd23c9b85d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af7b78ce416b1a1cee1c16bd23c9b85d3">NVIC_DIS1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d1c0edc216c3fbf67672c708bdcd1fe"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT57" ref="a2d1c0edc216c3fbf67672c708bdcd1fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2d1c0edc216c3fbf67672c708bdcd1fe">NVIC_DIS1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d45c5ffecb6f1508c6316861ce8a701"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT56" ref="a8d45c5ffecb6f1508c6316861ce8a701" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8d45c5ffecb6f1508c6316861ce8a701">NVIC_DIS1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91b2e5355ee9384151de1ea93d11b290"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT55" ref="a91b2e5355ee9384151de1ea93d11b290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a91b2e5355ee9384151de1ea93d11b290">NVIC_DIS1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bbd10cb990a806cf1fb8533df0e86d2"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT54" ref="a9bbd10cb990a806cf1fb8533df0e86d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9bbd10cb990a806cf1fb8533df0e86d2">NVIC_DIS1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63f9abf202e82eb00b0b3b6f5fcedf8d"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT53" ref="a63f9abf202e82eb00b0b3b6f5fcedf8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a63f9abf202e82eb00b0b3b6f5fcedf8d">NVIC_DIS1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dfb702a950ad07758698bba75279ed6"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT52" ref="a7dfb702a950ad07758698bba75279ed6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7dfb702a950ad07758698bba75279ed6">NVIC_DIS1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7e115a33ed1f007c00c9709ca984d39"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT51" ref="ac7e115a33ed1f007c00c9709ca984d39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac7e115a33ed1f007c00c9709ca984d39">NVIC_DIS1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cb41ff31014ddb301b8a27726934e9e"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT50" ref="a6cb41ff31014ddb301b8a27726934e9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6cb41ff31014ddb301b8a27726934e9e">NVIC_DIS1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a886979445dfd37a5c64c87df48d87e54"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT49" ref="a886979445dfd37a5c64c87df48d87e54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a886979445dfd37a5c64c87df48d87e54">NVIC_DIS1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc80d39dd7433c796b8f2cf662c5167"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT48" ref="a3cc80d39dd7433c796b8f2cf662c5167" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3cc80d39dd7433c796b8f2cf662c5167">NVIC_DIS1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59eea49a7913429652cc89142764a0e8"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT47" ref="a59eea49a7913429652cc89142764a0e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59eea49a7913429652cc89142764a0e8">NVIC_DIS1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a710e8b54d80edd68c8ac453d88bda12b"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT46" ref="a710e8b54d80edd68c8ac453d88bda12b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a710e8b54d80edd68c8ac453d88bda12b">NVIC_DIS1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a180f093547dc72f90e9c526db7aec862"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT45" ref="a180f093547dc72f90e9c526db7aec862" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a180f093547dc72f90e9c526db7aec862">NVIC_DIS1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2468f444ac3af8ec34f429b8fc8b01e"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT44" ref="aa2468f444ac3af8ec34f429b8fc8b01e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa2468f444ac3af8ec34f429b8fc8b01e">NVIC_DIS1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a784c7fbe24ff91bae22e20c2e8edec5f"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT43" ref="a784c7fbe24ff91bae22e20c2e8edec5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a784c7fbe24ff91bae22e20c2e8edec5f">NVIC_DIS1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27e6e7be28e6927156552d86bc0ff887"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT42" ref="a27e6e7be28e6927156552d86bc0ff887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a27e6e7be28e6927156552d86bc0ff887">NVIC_DIS1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19e626ea1b1df2a6174e77c3c0ed9f36"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT41" ref="a19e626ea1b1df2a6174e77c3c0ed9f36" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a19e626ea1b1df2a6174e77c3c0ed9f36">NVIC_DIS1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cda628851bd1752a8e446acb32f5407"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT40" ref="a7cda628851bd1752a8e446acb32f5407" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7cda628851bd1752a8e446acb32f5407">NVIC_DIS1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c6d21eb1c774c619f45aa3378ec251"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT39" ref="ab3c6d21eb1c774c619f45aa3378ec251" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3c6d21eb1c774c619f45aa3378ec251">NVIC_DIS1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ab308efd8c58bd94f9c4d1fd6a065e3"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT38" ref="a7ab308efd8c58bd94f9c4d1fd6a065e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7ab308efd8c58bd94f9c4d1fd6a065e3">NVIC_DIS1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaf90d2716f7f20a15fbb7f5f0336666"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT37" ref="acaf90d2716f7f20a15fbb7f5f0336666" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acaf90d2716f7f20a15fbb7f5f0336666">NVIC_DIS1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac67fa836f6816b2fe06c20a7c2c96247"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT36" ref="ac67fa836f6816b2fe06c20a7c2c96247" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac67fa836f6816b2fe06c20a7c2c96247">NVIC_DIS1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa274dc861ca4d0de86529b58106c09a7"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT35" ref="aa274dc861ca4d0de86529b58106c09a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa274dc861ca4d0de86529b58106c09a7">NVIC_DIS1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aef072574d83ab17d6ea9f2769c48dc"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT34" ref="a2aef072574d83ab17d6ea9f2769c48dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2aef072574d83ab17d6ea9f2769c48dc">NVIC_DIS1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a389c43cdff5a7d3718b5a3df9230e688"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT33" ref="a389c43cdff5a7d3718b5a3df9230e688" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a389c43cdff5a7d3718b5a3df9230e688">NVIC_DIS1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a197b1840959c0afc25ff8603ed2acc"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT32" ref="a1a197b1840959c0afc25ff8603ed2acc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a197b1840959c0afc25ff8603ed2acc">NVIC_DIS1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a94a0630a823b1b1dc10debe9f0fe7f06">NVIC_PEND0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PEND0 register.  <a href="#a94a0630a823b1b1dc10debe9f0fe7f06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f1113a6587f9183ab60804faafe2276"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT30" ref="a7f1113a6587f9183ab60804faafe2276" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7f1113a6587f9183ab60804faafe2276">NVIC_PEND0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e5abd6b55575baa5daebd45c16182b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT29" ref="a66e5abd6b55575baa5daebd45c16182b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a66e5abd6b55575baa5daebd45c16182b">NVIC_PEND0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5304e639ec61bf63e3448f11563b3c2"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT28" ref="ae5304e639ec61bf63e3448f11563b3c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae5304e639ec61bf63e3448f11563b3c2">NVIC_PEND0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b14c5177265a0639bc87cb8a9a715bd"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT27" ref="a6b14c5177265a0639bc87cb8a9a715bd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b14c5177265a0639bc87cb8a9a715bd">NVIC_PEND0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a572f3c1cc98be56b3795a518a5c5023a"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT26" ref="a572f3c1cc98be56b3795a518a5c5023a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a572f3c1cc98be56b3795a518a5c5023a">NVIC_PEND0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba3a76becbf5ca65bb941d754dbcec58"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT25" ref="aba3a76becbf5ca65bb941d754dbcec58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aba3a76becbf5ca65bb941d754dbcec58">NVIC_PEND0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09f38f09fe668b0a259071d6b4c9ac03"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT24" ref="a09f38f09fe668b0a259071d6b4c9ac03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a09f38f09fe668b0a259071d6b4c9ac03">NVIC_PEND0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0270a73ae506ca29b5d92b468a3424a"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT23" ref="ad0270a73ae506ca29b5d92b468a3424a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0270a73ae506ca29b5d92b468a3424a">NVIC_PEND0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19bf10943634a92a4fec9e551e870622"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT22" ref="a19bf10943634a92a4fec9e551e870622" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a19bf10943634a92a4fec9e551e870622">NVIC_PEND0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d3c3744ef87947d9122e3a4986e81d0"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT21" ref="a8d3c3744ef87947d9122e3a4986e81d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8d3c3744ef87947d9122e3a4986e81d0">NVIC_PEND0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48206921d4ecb8e9219c5263e295e61c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT20" ref="a48206921d4ecb8e9219c5263e295e61c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a48206921d4ecb8e9219c5263e295e61c">NVIC_PEND0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfa306be6d3c9801d83dca5ca82df1e8"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT19" ref="abfa306be6d3c9801d83dca5ca82df1e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abfa306be6d3c9801d83dca5ca82df1e8">NVIC_PEND0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04cd05e9db7c25e07263239c87c6b3d1"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT18" ref="a04cd05e9db7c25e07263239c87c6b3d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a04cd05e9db7c25e07263239c87c6b3d1">NVIC_PEND0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7145d356232d414eb06a17645c526e3"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT17" ref="af7145d356232d414eb06a17645c526e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af7145d356232d414eb06a17645c526e3">NVIC_PEND0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94bae16dd6d24186edf6b450ded92ffc"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT16" ref="a94bae16dd6d24186edf6b450ded92ffc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a94bae16dd6d24186edf6b450ded92ffc">NVIC_PEND0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3f2c9442b448500bb8e9a1ae73ff5c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT15" ref="a8c3f2c9442b448500bb8e9a1ae73ff5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8c3f2c9442b448500bb8e9a1ae73ff5c">NVIC_PEND0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57e92b2047efd7eb94d5a586804a7333"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT14" ref="a57e92b2047efd7eb94d5a586804a7333" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a57e92b2047efd7eb94d5a586804a7333">NVIC_PEND0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40663dcfb634f508a85aa2ecf1f66eb1"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT13" ref="a40663dcfb634f508a85aa2ecf1f66eb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a40663dcfb634f508a85aa2ecf1f66eb1">NVIC_PEND0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace606a4e3dfb6aae1014d19a71fb5a59"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT12" ref="ace606a4e3dfb6aae1014d19a71fb5a59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace606a4e3dfb6aae1014d19a71fb5a59">NVIC_PEND0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9d53be296b419a9c7b7a5f377664356"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT11" ref="ab9d53be296b419a9c7b7a5f377664356" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab9d53be296b419a9c7b7a5f377664356">NVIC_PEND0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3223750081f0a2043814f6ac45d8fa77"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT10" ref="a3223750081f0a2043814f6ac45d8fa77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3223750081f0a2043814f6ac45d8fa77">NVIC_PEND0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc5d675ee16a75a4cfd25d53c0501b53"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT9" ref="acc5d675ee16a75a4cfd25d53c0501b53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc5d675ee16a75a4cfd25d53c0501b53">NVIC_PEND0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a395ff92fd889255b3e5ed4254801f325"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT8" ref="a395ff92fd889255b3e5ed4254801f325" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a395ff92fd889255b3e5ed4254801f325">NVIC_PEND0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90adbf19895e0ed86cf485d6d086fbd6"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT7" ref="a90adbf19895e0ed86cf485d6d086fbd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a90adbf19895e0ed86cf485d6d086fbd6">NVIC_PEND0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6404a1053ebec2e9f1057b0cc0277f1f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT6" ref="a6404a1053ebec2e9f1057b0cc0277f1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6404a1053ebec2e9f1057b0cc0277f1f">NVIC_PEND0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5bfa50407dbf29ef7b4296f42ee3759"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT5" ref="ae5bfa50407dbf29ef7b4296f42ee3759" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae5bfa50407dbf29ef7b4296f42ee3759">NVIC_PEND0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbeaeb3d9b06240adf5e3acd97dca74f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT4" ref="adbeaeb3d9b06240adf5e3acd97dca74f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adbeaeb3d9b06240adf5e3acd97dca74f">NVIC_PEND0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abba6fe6f13c783af61db77f14af51ca0"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT3" ref="abba6fe6f13c783af61db77f14af51ca0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abba6fe6f13c783af61db77f14af51ca0">NVIC_PEND0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81c4618d93dd51bbb5b6b5c9969aeb99"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT2" ref="a81c4618d93dd51bbb5b6b5c9969aeb99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a81c4618d93dd51bbb5b6b5c9969aeb99">NVIC_PEND0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38ae78979baee493e31fc1ed0224a51e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT1" ref="a38ae78979baee493e31fc1ed0224a51e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a38ae78979baee493e31fc1ed0224a51e">NVIC_PEND0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72aeac18b405b407f50740aa80634539"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT0" ref="a72aeac18b405b407f50740aa80634539" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a72aeac18b405b407f50740aa80634539">NVIC_PEND0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 pend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a089a1c009147478d35b21480413402b7">NVIC_PEND1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PEND1 register.  <a href="#a089a1c009147478d35b21480413402b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb7e743322356304b2bd5e671ecf54fb"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT58" ref="afb7e743322356304b2bd5e671ecf54fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afb7e743322356304b2bd5e671ecf54fb">NVIC_PEND1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2751839e41919c99eeac7839ae7b295"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT57" ref="af2751839e41919c99eeac7839ae7b295" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af2751839e41919c99eeac7839ae7b295">NVIC_PEND1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76252156c73d2db9311fc71f582170bf"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT56" ref="a76252156c73d2db9311fc71f582170bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a76252156c73d2db9311fc71f582170bf">NVIC_PEND1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a58a69ce70c6ae4cd685a36ce00f58e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT55" ref="a4a58a69ce70c6ae4cd685a36ce00f58e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4a58a69ce70c6ae4cd685a36ce00f58e">NVIC_PEND1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2516fd40effe574f0650b20484defa5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT54" ref="ac2516fd40effe574f0650b20484defa5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac2516fd40effe574f0650b20484defa5">NVIC_PEND1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11878cb3b4a16f655a5979e318dda012"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT53" ref="a11878cb3b4a16f655a5979e318dda012" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a11878cb3b4a16f655a5979e318dda012">NVIC_PEND1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab888de4e7f497f61e3644fd29e44951e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT52" ref="ab888de4e7f497f61e3644fd29e44951e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab888de4e7f497f61e3644fd29e44951e">NVIC_PEND1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd854523a585aa1fc4ef1a09317163e3"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT51" ref="afd854523a585aa1fc4ef1a09317163e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afd854523a585aa1fc4ef1a09317163e3">NVIC_PEND1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200c9b345d97fca311b86ebe6cf5e585"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT50" ref="a200c9b345d97fca311b86ebe6cf5e585" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a200c9b345d97fca311b86ebe6cf5e585">NVIC_PEND1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b82298b17529e0c60026a242da43238"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT49" ref="a0b82298b17529e0c60026a242da43238" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b82298b17529e0c60026a242da43238">NVIC_PEND1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace11e946c5cdf8b8778234b4114dd423"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT48" ref="ace11e946c5cdf8b8778234b4114dd423" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace11e946c5cdf8b8778234b4114dd423">NVIC_PEND1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a342c98988b19b3be996f05bb6bfa9503"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT47" ref="a342c98988b19b3be996f05bb6bfa9503" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a342c98988b19b3be996f05bb6bfa9503">NVIC_PEND1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4a5bf455b2bdf3122dd5592d4c5a437"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT46" ref="aa4a5bf455b2bdf3122dd5592d4c5a437" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4a5bf455b2bdf3122dd5592d4c5a437">NVIC_PEND1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae231e5ac446c1deaa9d7d89fc7c08797"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT45" ref="ae231e5ac446c1deaa9d7d89fc7c08797" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae231e5ac446c1deaa9d7d89fc7c08797">NVIC_PEND1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad00c5fce9a39146e1e8adaf10646d082"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT44" ref="ad00c5fce9a39146e1e8adaf10646d082" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad00c5fce9a39146e1e8adaf10646d082">NVIC_PEND1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72e98ebb5043862ac55e614da523f196"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT43" ref="a72e98ebb5043862ac55e614da523f196" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a72e98ebb5043862ac55e614da523f196">NVIC_PEND1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1663684e2082354c136a9a43b04e6838"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT42" ref="a1663684e2082354c136a9a43b04e6838" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1663684e2082354c136a9a43b04e6838">NVIC_PEND1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba030d74e093d251904a1cc45a0c3ee"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT41" ref="a1ba030d74e093d251904a1cc45a0c3ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1ba030d74e093d251904a1cc45a0c3ee">NVIC_PEND1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6499d4bf484ada40545d6c8acb6795c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT40" ref="af6499d4bf484ada40545d6c8acb6795c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af6499d4bf484ada40545d6c8acb6795c">NVIC_PEND1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8e05e5c65aac47a9d6aaede4e9e9635"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT39" ref="ab8e05e5c65aac47a9d6aaede4e9e9635" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab8e05e5c65aac47a9d6aaede4e9e9635">NVIC_PEND1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67efff088023f4d3789557484569c447"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT38" ref="a67efff088023f4d3789557484569c447" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a67efff088023f4d3789557484569c447">NVIC_PEND1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5003500eda8bc5c5d256a5ed61d7ccc"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT37" ref="ac5003500eda8bc5c5d256a5ed61d7ccc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac5003500eda8bc5c5d256a5ed61d7ccc">NVIC_PEND1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42499e92d5db3d783d7616a811ad193c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT36" ref="a42499e92d5db3d783d7616a811ad193c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a42499e92d5db3d783d7616a811ad193c">NVIC_PEND1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a56469d75c646fa96559382027af417"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT35" ref="a3a56469d75c646fa96559382027af417" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3a56469d75c646fa96559382027af417">NVIC_PEND1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a617e6e5fae13fe78c34234e4dc702c2c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT34" ref="a617e6e5fae13fe78c34234e4dc702c2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a617e6e5fae13fe78c34234e4dc702c2c">NVIC_PEND1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3df43fe0e32947d49d6e7aa5c2906872"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT33" ref="a3df43fe0e32947d49d6e7aa5c2906872" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3df43fe0e32947d49d6e7aa5c2906872">NVIC_PEND1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afadb314d081507d99db0ad8a67e4f080"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT32" ref="afadb314d081507d99db0ad8a67e4f080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afadb314d081507d99db0ad8a67e4f080">NVIC_PEND1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 pend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0f550d84b8ac905d4537e18117ed1f23">NVIC_UNPEND0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_UNPEND0 register.  <a href="#a0f550d84b8ac905d4537e18117ed1f23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afafa8c369db9060742255bd34ae9bae9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT30" ref="afafa8c369db9060742255bd34ae9bae9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afafa8c369db9060742255bd34ae9bae9">NVIC_UNPEND0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0a5fc3bbfe1a2b02690396f7dc46de6"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT29" ref="ae0a5fc3bbfe1a2b02690396f7dc46de6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0a5fc3bbfe1a2b02690396f7dc46de6">NVIC_UNPEND0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7df6a6f064584b56a57bd184b34a9b0"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT28" ref="ae7df6a6f064584b56a57bd184b34a9b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae7df6a6f064584b56a57bd184b34a9b0">NVIC_UNPEND0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73e9d25dfce51d6bb6b436d21abbde45"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT27" ref="a73e9d25dfce51d6bb6b436d21abbde45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a73e9d25dfce51d6bb6b436d21abbde45">NVIC_UNPEND0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f712e396aa8fda4ebeb6d1051a8f496"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT26" ref="a4f712e396aa8fda4ebeb6d1051a8f496" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4f712e396aa8fda4ebeb6d1051a8f496">NVIC_UNPEND0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad02e9a3608571da246de400fd5a3c3f9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT25" ref="ad02e9a3608571da246de400fd5a3c3f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad02e9a3608571da246de400fd5a3c3f9">NVIC_UNPEND0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41d8d3658a1bc0251952f3e529414580"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT24" ref="a41d8d3658a1bc0251952f3e529414580" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a41d8d3658a1bc0251952f3e529414580">NVIC_UNPEND0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a01cbd2f8da42dac913ce5d3714ab0f"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT23" ref="a8a01cbd2f8da42dac913ce5d3714ab0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a01cbd2f8da42dac913ce5d3714ab0f">NVIC_UNPEND0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a8b0b287d618d924042138c177871fd"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT22" ref="a4a8b0b287d618d924042138c177871fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4a8b0b287d618d924042138c177871fd">NVIC_UNPEND0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adac9befe96d2c117ae4942ec826df705"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT21" ref="adac9befe96d2c117ae4942ec826df705" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adac9befe96d2c117ae4942ec826df705">NVIC_UNPEND0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab70a2f083f458b6e23481a0e282ff617"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT20" ref="ab70a2f083f458b6e23481a0e282ff617" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab70a2f083f458b6e23481a0e282ff617">NVIC_UNPEND0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23239ec41ef2655a3c645f8981be4a70"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT19" ref="a23239ec41ef2655a3c645f8981be4a70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a23239ec41ef2655a3c645f8981be4a70">NVIC_UNPEND0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3066276873bd7244b3422b7a0357ecf5"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT18" ref="a3066276873bd7244b3422b7a0357ecf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3066276873bd7244b3422b7a0357ecf5">NVIC_UNPEND0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef914fed28c1b9258aebd2211cafc484"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT17" ref="aef914fed28c1b9258aebd2211cafc484" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef914fed28c1b9258aebd2211cafc484">NVIC_UNPEND0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0ca3c002b591951185f62b13a79247c"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT16" ref="ad0ca3c002b591951185f62b13a79247c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0ca3c002b591951185f62b13a79247c">NVIC_UNPEND0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4314d44c363ce9305d4908d6d320baa2"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT15" ref="a4314d44c363ce9305d4908d6d320baa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4314d44c363ce9305d4908d6d320baa2">NVIC_UNPEND0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae4d891b2c51041ceaf7817d8f86501d"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT14" ref="aae4d891b2c51041ceaf7817d8f86501d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae4d891b2c51041ceaf7817d8f86501d">NVIC_UNPEND0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a836a5c3b3ecb4928f3d796ef7ff219fe"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT13" ref="a836a5c3b3ecb4928f3d796ef7ff219fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a836a5c3b3ecb4928f3d796ef7ff219fe">NVIC_UNPEND0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7b00d06867827cf0d801c64989b856f"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT12" ref="aa7b00d06867827cf0d801c64989b856f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa7b00d06867827cf0d801c64989b856f">NVIC_UNPEND0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1758222ba930c67a1fe1b4a00380fce"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT11" ref="ac1758222ba930c67a1fe1b4a00380fce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1758222ba930c67a1fe1b4a00380fce">NVIC_UNPEND0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0877399edaf07d64945a4773bcd2d290"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT10" ref="a0877399edaf07d64945a4773bcd2d290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0877399edaf07d64945a4773bcd2d290">NVIC_UNPEND0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a565d4051475f17f4a6576240ce974176"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT9" ref="a565d4051475f17f4a6576240ce974176" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a565d4051475f17f4a6576240ce974176">NVIC_UNPEND0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2475ac1477293e18eb3aba0ad8badf8"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT8" ref="ad2475ac1477293e18eb3aba0ad8badf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad2475ac1477293e18eb3aba0ad8badf8">NVIC_UNPEND0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadaa31c9243d6e3c82a0c796d853b59f"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT7" ref="aadaa31c9243d6e3c82a0c796d853b59f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aadaa31c9243d6e3c82a0c796d853b59f">NVIC_UNPEND0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0d8f124de0d0fdffecfea4a1944bd4b"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT6" ref="ac0d8f124de0d0fdffecfea4a1944bd4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac0d8f124de0d0fdffecfea4a1944bd4b">NVIC_UNPEND0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69c5e875aecf3ec3dd0b08cc6d8f0df9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT5" ref="a69c5e875aecf3ec3dd0b08cc6d8f0df9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69c5e875aecf3ec3dd0b08cc6d8f0df9">NVIC_UNPEND0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62e0ea70598b717449abf7fb75bf0cc7"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT4" ref="a62e0ea70598b717449abf7fb75bf0cc7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a62e0ea70598b717449abf7fb75bf0cc7">NVIC_UNPEND0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a709b4c302c429e114d3e7220d912ad8d"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT3" ref="a709b4c302c429e114d3e7220d912ad8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a709b4c302c429e114d3e7220d912ad8d">NVIC_UNPEND0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9bde6c944e10b36f97ea42431fda031"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT2" ref="ae9bde6c944e10b36f97ea42431fda031" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9bde6c944e10b36f97ea42431fda031">NVIC_UNPEND0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d95487d148086df73921e3e04b2468c"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT1" ref="a5d95487d148086df73921e3e04b2468c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5d95487d148086df73921e3e04b2468c">NVIC_UNPEND0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904221fa41d30fed59ffcc772a16dbb2"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT0" ref="a904221fa41d30fed59ffcc772a16dbb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a904221fa41d30fed59ffcc772a16dbb2">NVIC_UNPEND0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 unpend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a054104294fb57ef55eb0e3660326d8fa">NVIC_UNPEND1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_UNPEND1 register.  <a href="#a054104294fb57ef55eb0e3660326d8fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a568533bf2909accdfb90e4fe9fd50ff0"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT58" ref="a568533bf2909accdfb90e4fe9fd50ff0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a568533bf2909accdfb90e4fe9fd50ff0">NVIC_UNPEND1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae87ad5f4a67dd54e7cee385f5e71b6d4"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT57" ref="ae87ad5f4a67dd54e7cee385f5e71b6d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae87ad5f4a67dd54e7cee385f5e71b6d4">NVIC_UNPEND1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a8e9ef7ffd885579bf9b9730f84f05"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT56" ref="a55a8e9ef7ffd885579bf9b9730f84f05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a55a8e9ef7ffd885579bf9b9730f84f05">NVIC_UNPEND1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f705af13e5ce856a0d198e778d1a157"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT55" ref="a2f705af13e5ce856a0d198e778d1a157" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f705af13e5ce856a0d198e778d1a157">NVIC_UNPEND1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65767bd2db08a66b013a9fd296c647a9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT54" ref="a65767bd2db08a66b013a9fd296c647a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a65767bd2db08a66b013a9fd296c647a9">NVIC_UNPEND1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a969b008d4476e4591419e934a6c59740"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT53" ref="a969b008d4476e4591419e934a6c59740" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a969b008d4476e4591419e934a6c59740">NVIC_UNPEND1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390418326ea06fc68ea203801aa817df"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT52" ref="a390418326ea06fc68ea203801aa817df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a390418326ea06fc68ea203801aa817df">NVIC_UNPEND1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a896aa569aa818a5047090d055fe2872c"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT51" ref="a896aa569aa818a5047090d055fe2872c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a896aa569aa818a5047090d055fe2872c">NVIC_UNPEND1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa71384b39e3139b46c50c33cf6d84418"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT50" ref="aa71384b39e3139b46c50c33cf6d84418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa71384b39e3139b46c50c33cf6d84418">NVIC_UNPEND1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afef8d2411a5e4ee71bced5697a8ac654"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT49" ref="afef8d2411a5e4ee71bced5697a8ac654" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afef8d2411a5e4ee71bced5697a8ac654">NVIC_UNPEND1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf9b261c7056b8026fecdef130aeb5b8"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT48" ref="acf9b261c7056b8026fecdef130aeb5b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acf9b261c7056b8026fecdef130aeb5b8">NVIC_UNPEND1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af16f50fa36792e2599c241b9480c851a"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT47" ref="af16f50fa36792e2599c241b9480c851a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af16f50fa36792e2599c241b9480c851a">NVIC_UNPEND1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a318423af1ccdfbb14d6bc89ed71b9290"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT46" ref="a318423af1ccdfbb14d6bc89ed71b9290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a318423af1ccdfbb14d6bc89ed71b9290">NVIC_UNPEND1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b65920a6e2e7e8bec822ac38d03839f"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT45" ref="a6b65920a6e2e7e8bec822ac38d03839f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6b65920a6e2e7e8bec822ac38d03839f">NVIC_UNPEND1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bba2c6a831d091bb7ec5c42d63ea50e"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT44" ref="a9bba2c6a831d091bb7ec5c42d63ea50e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9bba2c6a831d091bb7ec5c42d63ea50e">NVIC_UNPEND1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c76b61bbebe6d2af16999c416a29fad"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT43" ref="a1c76b61bbebe6d2af16999c416a29fad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1c76b61bbebe6d2af16999c416a29fad">NVIC_UNPEND1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fec9ed6969ac8563000c17920b52b62"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT42" ref="a6fec9ed6969ac8563000c17920b52b62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6fec9ed6969ac8563000c17920b52b62">NVIC_UNPEND1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83318a28d1589f76c8a5ee0f3a241a7d"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT41" ref="a83318a28d1589f76c8a5ee0f3a241a7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a83318a28d1589f76c8a5ee0f3a241a7d">NVIC_UNPEND1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad610b0a9388975bed5ec638138350161"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT40" ref="ad610b0a9388975bed5ec638138350161" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad610b0a9388975bed5ec638138350161">NVIC_UNPEND1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d41d53acb19c02c78a2a5e90d06f901"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT39" ref="a5d41d53acb19c02c78a2a5e90d06f901" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5d41d53acb19c02c78a2a5e90d06f901">NVIC_UNPEND1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e1126e4ac29861b0659da220c6839c9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT38" ref="a6e1126e4ac29861b0659da220c6839c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e1126e4ac29861b0659da220c6839c9">NVIC_UNPEND1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa92783f25a062f55992ed856ad8d5107"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT37" ref="aa92783f25a062f55992ed856ad8d5107" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa92783f25a062f55992ed856ad8d5107">NVIC_UNPEND1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8367006138315978c1a08e9c6c08449"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT36" ref="ac8367006138315978c1a08e9c6c08449" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac8367006138315978c1a08e9c6c08449">NVIC_UNPEND1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6efc251ded4f1e4de5cdf12a5ff23fd0"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT35" ref="a6efc251ded4f1e4de5cdf12a5ff23fd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6efc251ded4f1e4de5cdf12a5ff23fd0">NVIC_UNPEND1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c7cf712f840aa8868bcd95e7e1868af"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT34" ref="a4c7cf712f840aa8868bcd95e7e1868af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4c7cf712f840aa8868bcd95e7e1868af">NVIC_UNPEND1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f2c061706abf09230580611d81fadc9"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT33" ref="a3f2c061706abf09230580611d81fadc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3f2c061706abf09230580611d81fadc9">NVIC_UNPEND1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab198afca6df2293d2b478a101e1b5661"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT32" ref="ab198afca6df2293d2b478a101e1b5661" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab198afca6df2293d2b478a101e1b5661">NVIC_UNPEND1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 unpend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aec106857be206a285088cd024fdeb3b9">NVIC_ACTIVE0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ACTIVE0 register.  <a href="#aec106857be206a285088cd024fdeb3b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fe24a8791d02cde77cb32d5433b5733"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT30" ref="a1fe24a8791d02cde77cb32d5433b5733" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1fe24a8791d02cde77cb32d5433b5733">NVIC_ACTIVE0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dddab9ea426ccc00936b9784de0b9aa"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT29" ref="a9dddab9ea426ccc00936b9784de0b9aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9dddab9ea426ccc00936b9784de0b9aa">NVIC_ACTIVE0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf83a98ed383a43c33f32fc5cab9598b"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT28" ref="adf83a98ed383a43c33f32fc5cab9598b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adf83a98ed383a43c33f32fc5cab9598b">NVIC_ACTIVE0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dbbb081cff72a31c6738dc30c294bed"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT27" ref="a8dbbb081cff72a31c6738dc30c294bed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8dbbb081cff72a31c6738dc30c294bed">NVIC_ACTIVE0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacbdbfa584563e17addca84027f91366"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT26" ref="aacbdbfa584563e17addca84027f91366" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aacbdbfa584563e17addca84027f91366">NVIC_ACTIVE0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8c0587a6a445f3024ec853525265831"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT25" ref="ad8c0587a6a445f3024ec853525265831" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad8c0587a6a445f3024ec853525265831">NVIC_ACTIVE0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a233647a47dcca33df690be24821cd42b"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT24" ref="a233647a47dcca33df690be24821cd42b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a233647a47dcca33df690be24821cd42b">NVIC_ACTIVE0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338c0ad61b2a7ce3604e8d656279bdf1"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT23" ref="a338c0ad61b2a7ce3604e8d656279bdf1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a338c0ad61b2a7ce3604e8d656279bdf1">NVIC_ACTIVE0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30c551a15d417b6936d808e44a82764"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT22" ref="ad30c551a15d417b6936d808e44a82764" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad30c551a15d417b6936d808e44a82764">NVIC_ACTIVE0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd31482c79f416edab83bbb4705976a6"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT21" ref="abd31482c79f416edab83bbb4705976a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abd31482c79f416edab83bbb4705976a6">NVIC_ACTIVE0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96b44191db14919fbe72e317f6916695"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT20" ref="a96b44191db14919fbe72e317f6916695" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a96b44191db14919fbe72e317f6916695">NVIC_ACTIVE0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c76280a7e6c14d3fa5bfa7867f43c3b"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT19" ref="a3c76280a7e6c14d3fa5bfa7867f43c3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3c76280a7e6c14d3fa5bfa7867f43c3b">NVIC_ACTIVE0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d668352f42b65c88fb755de7d4ddc69"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT18" ref="a0d668352f42b65c88fb755de7d4ddc69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d668352f42b65c88fb755de7d4ddc69">NVIC_ACTIVE0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8db1e2d47d78cd806dd49941d31fb7f6"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT17" ref="a8db1e2d47d78cd806dd49941d31fb7f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8db1e2d47d78cd806dd49941d31fb7f6">NVIC_ACTIVE0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1800d64f5db8cb7ccc583f87244ff2df"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT16" ref="a1800d64f5db8cb7ccc583f87244ff2df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1800d64f5db8cb7ccc583f87244ff2df">NVIC_ACTIVE0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a717df8608d4be05fe3b734c904cd3e"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT15" ref="a7a717df8608d4be05fe3b734c904cd3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7a717df8608d4be05fe3b734c904cd3e">NVIC_ACTIVE0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eadbec9d3cf41d16ef8d4e40e8acef2"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT14" ref="a2eadbec9d3cf41d16ef8d4e40e8acef2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2eadbec9d3cf41d16ef8d4e40e8acef2">NVIC_ACTIVE0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a523b4cbc18615c13e246b3a6737ec306"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT13" ref="a523b4cbc18615c13e246b3a6737ec306" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a523b4cbc18615c13e246b3a6737ec306">NVIC_ACTIVE0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a064a7ad581b14b15947bbbcc256392b5"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT12" ref="a064a7ad581b14b15947bbbcc256392b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a064a7ad581b14b15947bbbcc256392b5">NVIC_ACTIVE0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69a13fb18d2eda725845bdbf1d4582ca"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT11" ref="a69a13fb18d2eda725845bdbf1d4582ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69a13fb18d2eda725845bdbf1d4582ca">NVIC_ACTIVE0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4fea3cacdc18fde2e444cbc0d29de28"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT10" ref="ae4fea3cacdc18fde2e444cbc0d29de28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4fea3cacdc18fde2e444cbc0d29de28">NVIC_ACTIVE0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3708474653d8fef87c528d56b435754a"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT9" ref="a3708474653d8fef87c528d56b435754a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3708474653d8fef87c528d56b435754a">NVIC_ACTIVE0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af377ec096713faa5cec65e2b299a3b1a"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT8" ref="af377ec096713faa5cec65e2b299a3b1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af377ec096713faa5cec65e2b299a3b1a">NVIC_ACTIVE0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8967a924f4e390e902e7dc1bf4059a82"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT7" ref="a8967a924f4e390e902e7dc1bf4059a82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8967a924f4e390e902e7dc1bf4059a82">NVIC_ACTIVE0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c28b6324613a3dce0f59a56d3705cb5"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT6" ref="a0c28b6324613a3dce0f59a56d3705cb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0c28b6324613a3dce0f59a56d3705cb5">NVIC_ACTIVE0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5562136b697e1af17888aab88f7ec6db"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT5" ref="a5562136b697e1af17888aab88f7ec6db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5562136b697e1af17888aab88f7ec6db">NVIC_ACTIVE0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9023a247d90962f3ac1f615e0040e91"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT4" ref="aa9023a247d90962f3ac1f615e0040e91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa9023a247d90962f3ac1f615e0040e91">NVIC_ACTIVE0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bda624e16c34d155577880a23e136d6"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT3" ref="a0bda624e16c34d155577880a23e136d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0bda624e16c34d155577880a23e136d6">NVIC_ACTIVE0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abee8a3d1756f1e2f6c52fae1a23f7167"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT2" ref="abee8a3d1756f1e2f6c52fae1a23f7167" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abee8a3d1756f1e2f6c52fae1a23f7167">NVIC_ACTIVE0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b8529f70a7c77a53093c23d5dce3e81"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT1" ref="a0b8529f70a7c77a53093c23d5dce3e81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b8529f70a7c77a53093c23d5dce3e81">NVIC_ACTIVE0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf51b8e3880880e6bae86ce7043e6a74"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT0" ref="aaf51b8e3880880e6bae86ce7043e6a74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaf51b8e3880880e6bae86ce7043e6a74">NVIC_ACTIVE0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2114b41a9c953c0635de066b18f2681">NVIC_ACTIVE1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ACTIVE1 register.  <a href="#ae2114b41a9c953c0635de066b18f2681"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e71895ddbe3c18610e9a30fe769c478"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT58" ref="a1e71895ddbe3c18610e9a30fe769c478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1e71895ddbe3c18610e9a30fe769c478">NVIC_ACTIVE1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af06557e4bb04fd6b927d7e5c1b1944c5"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT57" ref="af06557e4bb04fd6b927d7e5c1b1944c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af06557e4bb04fd6b927d7e5c1b1944c5">NVIC_ACTIVE1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3f9d13f1c4dde64259d16de729c6b5d"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT56" ref="ab3f9d13f1c4dde64259d16de729c6b5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3f9d13f1c4dde64259d16de729c6b5d">NVIC_ACTIVE1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a332df2041dc8c2636ddfc5369f1c8f8f"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT55" ref="a332df2041dc8c2636ddfc5369f1c8f8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a332df2041dc8c2636ddfc5369f1c8f8f">NVIC_ACTIVE1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5f319a8829cfa4f681a875bcb53471f"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT54" ref="aa5f319a8829cfa4f681a875bcb53471f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa5f319a8829cfa4f681a875bcb53471f">NVIC_ACTIVE1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb5dd194eb64b98d1e2277b321353110"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT53" ref="acb5dd194eb64b98d1e2277b321353110" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acb5dd194eb64b98d1e2277b321353110">NVIC_ACTIVE1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1f2fc1b668b6d74de7613103027f798"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT52" ref="ac1f2fc1b668b6d74de7613103027f798" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac1f2fc1b668b6d74de7613103027f798">NVIC_ACTIVE1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a282be46e7991adaefdee51116553d5cf"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT51" ref="a282be46e7991adaefdee51116553d5cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a282be46e7991adaefdee51116553d5cf">NVIC_ACTIVE1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4011cfb3e8664b1914063f4c92659446"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT50" ref="a4011cfb3e8664b1914063f4c92659446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4011cfb3e8664b1914063f4c92659446">NVIC_ACTIVE1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab38ec1fb2d817221711d6a3a5d26822b"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT49" ref="ab38ec1fb2d817221711d6a3a5d26822b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab38ec1fb2d817221711d6a3a5d26822b">NVIC_ACTIVE1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8b68e9890a8dfcae0e5587feddff9a"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT48" ref="ada8b68e9890a8dfcae0e5587feddff9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ada8b68e9890a8dfcae0e5587feddff9a">NVIC_ACTIVE1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17b00cf27d1d902821276acc1710df19"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT47" ref="a17b00cf27d1d902821276acc1710df19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a17b00cf27d1d902821276acc1710df19">NVIC_ACTIVE1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7544ca73d84bda632897e04ba5e6b1c"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT46" ref="ad7544ca73d84bda632897e04ba5e6b1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad7544ca73d84bda632897e04ba5e6b1c">NVIC_ACTIVE1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23fa81b32ed9aaf05a820180367841a9"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT45" ref="a23fa81b32ed9aaf05a820180367841a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a23fa81b32ed9aaf05a820180367841a9">NVIC_ACTIVE1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52d98c5862d5bb7df642d0bbbfba0518"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT44" ref="a52d98c5862d5bb7df642d0bbbfba0518" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a52d98c5862d5bb7df642d0bbbfba0518">NVIC_ACTIVE1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab18b35a207672fe5e5950b0125562a91"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT43" ref="ab18b35a207672fe5e5950b0125562a91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab18b35a207672fe5e5950b0125562a91">NVIC_ACTIVE1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a36f3253e8a4d5ed9495d424ba2f731"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT42" ref="a5a36f3253e8a4d5ed9495d424ba2f731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a36f3253e8a4d5ed9495d424ba2f731">NVIC_ACTIVE1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7187e5f2248cff29dfb59c4d12705b7"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT41" ref="ac7187e5f2248cff29dfb59c4d12705b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac7187e5f2248cff29dfb59c4d12705b7">NVIC_ACTIVE1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3b692d6b3d369e55bbc07aeab4fce9"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT40" ref="a7f3b692d6b3d369e55bbc07aeab4fce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7f3b692d6b3d369e55bbc07aeab4fce9">NVIC_ACTIVE1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab21f3aad0304073f9109fcec7d24c1ff"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT39" ref="ab21f3aad0304073f9109fcec7d24c1ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab21f3aad0304073f9109fcec7d24c1ff">NVIC_ACTIVE1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af470dfbc138e2280bab759ffe3e8dc2a"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT38" ref="af470dfbc138e2280bab759ffe3e8dc2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af470dfbc138e2280bab759ffe3e8dc2a">NVIC_ACTIVE1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae744b11a3b1cbae1f5eec3ab038d61d4"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT37" ref="ae744b11a3b1cbae1f5eec3ab038d61d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae744b11a3b1cbae1f5eec3ab038d61d4">NVIC_ACTIVE1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac967487bc07fdc52de2dd86f147568fe"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT36" ref="ac967487bc07fdc52de2dd86f147568fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac967487bc07fdc52de2dd86f147568fe">NVIC_ACTIVE1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd7f88dd3d876d6d060c2db5fff89abd"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT35" ref="afd7f88dd3d876d6d060c2db5fff89abd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afd7f88dd3d876d6d060c2db5fff89abd">NVIC_ACTIVE1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ccc68973127da005f46cea840f1fdc2"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT34" ref="a5ccc68973127da005f46cea840f1fdc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5ccc68973127da005f46cea840f1fdc2">NVIC_ACTIVE1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59d2f7a08e52e9eea5048a4aa1474383"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT33" ref="a59d2f7a08e52e9eea5048a4aa1474383" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a59d2f7a08e52e9eea5048a4aa1474383">NVIC_ACTIVE1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2241b0e7279ba42346c72a6f2072aa7b"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT32" ref="a2241b0e7279ba42346c72a6f2072aa7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2241b0e7279ba42346c72a6f2072aa7b">NVIC_ACTIVE1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8466b4896505f5a3739fbdbfa6a91736">NVIC_PRI0_INT3_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a8466b4896505f5a3739fbdbfa6a91736"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b36df4fa760f59ab9ee78214ca417f6"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT2_M" ref="a0b36df4fa760f59ab9ee78214ca417f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">NVIC_PRI0_INT2_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6dcf4cb914e37d5cdeacbf2c33aa5b3"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT1_M" ref="ac6dcf4cb914e37d5cdeacbf2c33aa5b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">NVIC_PRI0_INT1_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb223aa5e78ce87481aa302e4960991b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT0_M" ref="aeb223aa5e78ce87481aa302e4960991b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb223aa5e78ce87481aa302e4960991b">NVIC_PRI0_INT0_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a034cf668b94934f8a98f518b31d24a4e">NVIC_PRI0_INT3_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a034cf668b94934f8a98f518b31d24a4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">NVIC_PRI0_INT2_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#ad3e2f3fdcad83367cd4b7479f0d0bd19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">NVIC_PRI0_INT1_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#ad0b2f337ff415ff15c1748b4dc8d492b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a23301637d3f348074601b43fd34d96f4">NVIC_PRI0_INT0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a23301637d3f348074601b43fd34d96f4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa26a6ed061a9e2607d08089792517059">NVIC_PRI1_INT7_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#aa26a6ed061a9e2607d08089792517059"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b88f004c9c4aec1b14335a40bfed973"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT6_M" ref="a1b88f004c9c4aec1b14335a40bfed973" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b88f004c9c4aec1b14335a40bfed973">NVIC_PRI1_INT6_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16def09c64525a714d8de1a2fcd9885b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT5_M" ref="a16def09c64525a714d8de1a2fcd9885b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a16def09c64525a714d8de1a2fcd9885b">NVIC_PRI1_INT5_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa209d77076c4687b5bc138cf13e20c7c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT4_M" ref="aa209d77076c4687b5bc138cf13e20c7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa209d77076c4687b5bc138cf13e20c7c">NVIC_PRI1_INT4_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">NVIC_PRI1_INT7_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a689b2888a9fa6a14fb0cfe79f6f487f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">NVIC_PRI1_INT6_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a0d1cd02fd3f87c99f1317720d62d5699"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">NVIC_PRI1_INT5_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#af2438af5ab5b9f37a53ea1d48b5778e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">NVIC_PRI1_INT4_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a3da0f0f48c82e89babc6ff61ea65fe3a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af3010874f18446972187cb1dd29f5b9b">NVIC_PRI2_INT11_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#af3010874f18446972187cb1dd29f5b9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab18ecca7b21ea619e5c9c02a91a87763"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT10_M" ref="ab18ecca7b21ea619e5c9c02a91a87763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">NVIC_PRI2_INT10_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5aa722815c4330f8bda5d38db5e3c244"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT9_M" ref="a5aa722815c4330f8bda5d38db5e3c244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5aa722815c4330f8bda5d38db5e3c244">NVIC_PRI2_INT9_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8000e0288c0c11340ba22755e6a1e049"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT8_M" ref="a8000e0288c0c11340ba22755e6a1e049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8000e0288c0c11340ba22755e6a1e049">NVIC_PRI2_INT8_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6251f82618d37a240fa75879eb8ef325">NVIC_PRI2_INT11_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a6251f82618d37a240fa75879eb8ef325"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70dac7f06886f479705b86c10542c8f2">NVIC_PRI2_INT10_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a70dac7f06886f479705b86c10542c8f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a499c09d37c34ae949dfa1289d3efa722">NVIC_PRI2_INT9_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a499c09d37c34ae949dfa1289d3efa722"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">NVIC_PRI2_INT8_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a8fb137b8a31bcbec0d2b4ae0fd7a5822"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae103697609027349515ef1d9842f160">NVIC_PRI3_INT15_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#aae103697609027349515ef1d9842f160"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fa72ed11f7dc437e81dd394629fbe14"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT14_M" ref="a7fa72ed11f7dc437e81dd394629fbe14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">NVIC_PRI3_INT14_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3839185444ec447cdd088de2a50caaad"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT13_M" ref="a3839185444ec447cdd088de2a50caaad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3839185444ec447cdd088de2a50caaad">NVIC_PRI3_INT13_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6189a2281187191a39f01891dd0e8a54"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT12_M" ref="a6189a2281187191a39f01891dd0e8a54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6189a2281187191a39f01891dd0e8a54">NVIC_PRI3_INT12_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6950fd8426b90d162f4931937b60ed60">NVIC_PRI3_INT15_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#a6950fd8426b90d162f4931937b60ed60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">NVIC_PRI3_INT14_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#ace8df69c60aa6634905c2ac7ec6aa6f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad163a9c5c190bc39399c8829f7114db1">NVIC_PRI3_INT13_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#ad163a9c5c190bc39399c8829f7114db1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">NVIC_PRI3_INT12_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#aba65741cbc30f8d6bc0be773ece9d3a4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a822572d7d360d613719f25a5f8edd3">NVIC_PRI4_INT19_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#a1a822572d7d360d613719f25a5f8edd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a996ad14f0bc7fd9453efdcc44e268749"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT18_M" ref="a996ad14f0bc7fd9453efdcc44e268749" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a996ad14f0bc7fd9453efdcc44e268749">NVIC_PRI4_INT18_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59ccf44d5dabecf57e262fc84eeb88b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT17_M" ref="ab59ccf44d5dabecf57e262fc84eeb88b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">NVIC_PRI4_INT17_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac91f9810103fc740647eac9e9c064ea5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT16_M" ref="ac91f9810103fc740647eac9e9c064ea5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac91f9810103fc740647eac9e9c064ea5">NVIC_PRI4_INT16_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab8693e825b53e319b7b3215bf10de7ec">NVIC_PRI4_INT19_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#ab8693e825b53e319b7b3215bf10de7ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">NVIC_PRI4_INT18_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#aa72c2b861b4d8a1dd03f2c9e33b1b119"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af52d01568aad6aab128b957343828e74">NVIC_PRI4_INT17_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#af52d01568aad6aab128b957343828e74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af820c9ffdb950781bcfb79dca3df2430">NVIC_PRI4_INT16_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#af820c9ffdb950781bcfb79dca3df2430"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad5d783e3732a43c9a861602273cee6e5">NVIC_PRI5_INT23_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#ad5d783e3732a43c9a861602273cee6e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f5161d63a57432c48eee0b92575b5d9"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT22_M" ref="a6f5161d63a57432c48eee0b92575b5d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6f5161d63a57432c48eee0b92575b5d9">NVIC_PRI5_INT22_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf3d85605fd3f6afaaae4c345b53f5df"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT21_M" ref="acf3d85605fd3f6afaaae4c345b53f5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">NVIC_PRI5_INT21_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83468a8ffca811993551f43a4c82af0f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT20_M" ref="a83468a8ffca811993551f43a4c82af0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a83468a8ffca811993551f43a4c82af0f">NVIC_PRI5_INT20_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">NVIC_PRI5_INT23_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a69a738033b0ffb62b9925c6af6f5d8e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">NVIC_PRI5_INT22_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a3cbb1134fb7df3ad88ed2440344cdd00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">NVIC_PRI5_INT21_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a9ca7f3802f9f684987e6b1f6637a4269"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a55aa271d719398a0d42fcff2cf68ceab">NVIC_PRI5_INT20_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a55aa271d719398a0d42fcff2cf68ceab"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">NVIC_PRI6_INT27_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a1db9bf4834f5e2593a8aca5bb33bc10c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd57e38550f71f725b1e606963e23f7"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT26_M" ref="a5bd57e38550f71f725b1e606963e23f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5bd57e38550f71f725b1e606963e23f7">NVIC_PRI6_INT26_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d4c7e5a93a4031fac72ab7844b4671d"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT25_M" ref="a2d4c7e5a93a4031fac72ab7844b4671d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">NVIC_PRI6_INT25_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae78a3fe07174d2b86bff495429797e66"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT24_M" ref="ae78a3fe07174d2b86bff495429797e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae78a3fe07174d2b86bff495429797e66">NVIC_PRI6_INT24_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">NVIC_PRI6_INT27_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a44b20008d368f9236ac7689e8d3eb5eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9db1528737b961a94d841fc26f8bbe9e">NVIC_PRI6_INT26_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a9db1528737b961a94d841fc26f8bbe9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a85b268747cde5af52175bd597b56ad24">NVIC_PRI6_INT25_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a85b268747cde5af52175bd597b56ad24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">NVIC_PRI6_INT24_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#ae2dcbdcd865d09d36a25b01ea88d7371"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace80ea8eb44638a7a4a71b82c758785d">NVIC_PRI7_INT31_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#ace80ea8eb44638a7a4a71b82c758785d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0133a17e8ce8528fdeff34de6d94817f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT30_M" ref="a0133a17e8ce8528fdeff34de6d94817f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0133a17e8ce8528fdeff34de6d94817f">NVIC_PRI7_INT30_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cce2327e61ec1a982f734eec7cfd5d1"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT29_M" ref="a7cce2327e61ec1a982f734eec7cfd5d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">NVIC_PRI7_INT29_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a814ff3a2fce8d685e0139fe0f5562d72"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT28_M" ref="a814ff3a2fce8d685e0139fe0f5562d72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">NVIC_PRI7_INT28_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab3072a07f9934fe505c95a10b8cf2682">NVIC_PRI7_INT31_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#ab3072a07f9934fe505c95a10b8cf2682"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af4f22774f2d187efd3de0ae2365be962">NVIC_PRI7_INT30_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#af4f22774f2d187efd3de0ae2365be962"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">NVIC_PRI7_INT29_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#a2a40aaba0fa456ab3192787e66e8a9af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">NVIC_PRI7_INT28_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#a9809bb67d2e489e11272dffdb4a4e0db"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">NVIC_PRI8_INT35_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#af5b16f46cc8facf3e0818210a2fd54fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c761b32588fc33732dfb0eafbe2d13e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT34_M" ref="a2c761b32588fc33732dfb0eafbe2d13e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">NVIC_PRI8_INT34_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2a1527ade77f00ffc9768cc1e07d7bf"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT33_M" ref="ae2a1527ade77f00ffc9768cc1e07d7bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">NVIC_PRI8_INT33_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b8aa42fe4be1f5770a28a1d62cbb9e3"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT32_M" ref="a3b8aa42fe4be1f5770a28a1d62cbb9e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">NVIC_PRI8_INT32_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1605a37283cf69e19eb673caac04924d">NVIC_PRI8_INT35_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a1605a37283cf69e19eb673caac04924d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a21aaa94a1e46175bf67af7fa47d78102">NVIC_PRI8_INT34_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a21aaa94a1e46175bf67af7fa47d78102"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a772612a2cb406c0774cbd00a5b8629d5">NVIC_PRI8_INT33_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a772612a2cb406c0774cbd00a5b8629d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">NVIC_PRI8_INT32_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#aa045100dc06bca9dc5ad8f038018fa8f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">NVIC_PRI9_INT39_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#adf3bf0895ed6a29e5219f0bdbdaa6495"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89dff4ccb8cafd047be31e5f423139c5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT38_M" ref="a89dff4ccb8cafd047be31e5f423139c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a89dff4ccb8cafd047be31e5f423139c5">NVIC_PRI9_INT38_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f64621445f8ccfdbdf4472d766d1de"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT37_M" ref="a94f64621445f8ccfdbdf4472d766d1de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a94f64621445f8ccfdbdf4472d766d1de">NVIC_PRI9_INT37_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72cfd1581c6d671d91128f1e928a4fdb"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT36_M" ref="a72cfd1581c6d671d91128f1e928a4fdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">NVIC_PRI9_INT36_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">NVIC_PRI9_INT39_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#ab8fdd1eb98380214abb8385d6c13eb1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">NVIC_PRI9_INT38_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#aa41eb929a7096ade583f5c3a9fd155fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">NVIC_PRI9_INT37_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#a7cc59a0d4600c4e5a98fc72cb47e90de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab13e4613bf1aab9547b674ff022bb938">NVIC_PRI9_INT36_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#ab13e4613bf1aab9547b674ff022bb938"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70279393b256510b8c8beed7d209af64">NVIC_PRI10_INT43_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#a70279393b256510b8c8beed7d209af64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe16f2a9292d83a079b1787aaab7358f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT42_M" ref="afe16f2a9292d83a079b1787aaab7358f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe16f2a9292d83a079b1787aaab7358f">NVIC_PRI10_INT42_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6abc5f3f43f6bf70721cf9eca3174cf8"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT41_M" ref="a6abc5f3f43f6bf70721cf9eca3174cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">NVIC_PRI10_INT41_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb04f8d241169ae1bc06eeacaa1617a5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT40_M" ref="adb04f8d241169ae1bc06eeacaa1617a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">NVIC_PRI10_INT40_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">NVIC_PRI10_INT43_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#ad24a8949ccaa0a2d23140d63e3ad1148"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8a0494dd5c35c410e5d813435f0073a0">NVIC_PRI10_INT42_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#a8a0494dd5c35c410e5d813435f0073a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af036b7a8023692d618ff7fc8c15ff14a">NVIC_PRI10_INT41_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#af036b7a8023692d618ff7fc8c15ff14a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">NVIC_PRI10_INT40_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#ade7bdcbd333fe7c440c3322cd2e7ff5f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0c9771bddef6b1f591f4067b3d62829">NVIC_CPUID_IMP_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_CPUID register.  <a href="#ae0c9771bddef6b1f591f4067b3d62829"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1f80bf2b9c89d117575d533ff4afd6a"></a><!-- doxytag: member="lm3s_com.h::NVIC_CPUID_VAR_M" ref="ad1f80bf2b9c89d117575d533ff4afd6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">NVIC_CPUID_VAR_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e71d342b341c13ed8a1d24bd8953072"></a><!-- doxytag: member="lm3s_com.h::NVIC_CPUID_PARTNO_M" ref="a5e71d342b341c13ed8a1d24bd8953072" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5e71d342b341c13ed8a1d24bd8953072">NVIC_CPUID_PARTNO_M</a>&#160;&#160;&#160;0x0000FFF0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor part number. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a324d9920a87f42110622f27719887214"></a><!-- doxytag: member="lm3s_com.h::NVIC_CPUID_REV_M" ref="a324d9920a87f42110622f27719887214" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a324d9920a87f42110622f27719887214">NVIC_CPUID_REV_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Revision. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aea4f67673295ceba8609abe489788bef">NVIC_INT_CTRL_NMI_SET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#aea4f67673295ceba8609abe489788bef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc34fec0a6c793ea5aca1b48068f1c52"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_PEND_SV" ref="adc34fec0a6c793ea5aca1b48068f1c52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">NVIC_INT_CTRL_PEND_SV</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pend a PendSV. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3482a7e3189d5c4d133935045c9a9150"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_UNPEND_SV" ref="a3482a7e3189d5c4d133935045c9a9150" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3482a7e3189d5c4d133935045c9a9150">NVIC_INT_CTRL_UNPEND_SV</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unpend a PendSV. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c3615140497bf7fd853e4d16be4abe1"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_PENDSTSET" ref="a0c3615140497bf7fd853e4d16be4abe1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0c3615140497bf7fd853e4d16be4abe1">NVIC_INT_CTRL_PENDSTSET</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set pending SysTick interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a5cc3e098ba46d4ab4715e8be3a6526"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_PENDSTCLR" ref="a4a5cc3e098ba46d4ab4715e8be3a6526" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">NVIC_INT_CTRL_PENDSTCLR</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SysTick interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cafbddb04b7e16060f80034819da1b9"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_ISR_PRE" ref="a4cafbddb04b7e16060f80034819da1b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4cafbddb04b7e16060f80034819da1b9">NVIC_INT_CTRL_ISR_PRE</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug interrupt handling. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d14f6d2606a8f18bc16877b2d82aad5"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_ISR_PEND" ref="a8d14f6d2606a8f18bc16877b2d82aad5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">NVIC_INT_CTRL_ISR_PEND</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug interrupt pending. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9331a9d03b8b4ed598d012162b0286ef"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_VEC_PEN_M" ref="a9331a9d03b8b4ed598d012162b0286ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9331a9d03b8b4ed598d012162b0286ef">NVIC_INT_CTRL_VEC_PEN_M</a>&#160;&#160;&#160;0x003FF000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest pending exception. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a510e76288d6bc0ed64ad371b82b45090"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_RET_BASE" ref="a510e76288d6bc0ed64ad371b82b45090" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a510e76288d6bc0ed64ad371b82b45090">NVIC_INT_CTRL_RET_BASE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return to base. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af52d16e3f7b76c63b488a07d3a13bca8"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_VEC_ACT_M" ref="af52d16e3f7b76c63b488a07d3a13bca8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">NVIC_INT_CTRL_VEC_ACT_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current active exception. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0926021d7eb8cf938ba54fdde6344ad2">NVIC_INT_CTRL_VEC_PEN_S</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#a0926021d7eb8cf938ba54fdde6344ad2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae6719482b0c5085d545ca978558fbee4">NVIC_INT_CTRL_VEC_ACT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#ae6719482b0c5085d545ca978558fbee4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa78329126a57c3608f2ceef819b88971">NVIC_VTABLE_BASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_VTABLE register.  <a href="#aa78329126a57c3608f2ceef819b88971"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19b56d6b03656c907687a7aef4e35d1"></a><!-- doxytag: member="lm3s_com.h::NVIC_VTABLE_OFFSET_M" ref="aa19b56d6b03656c907687a7aef4e35d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa19b56d6b03656c907687a7aef4e35d1">NVIC_VTABLE_OFFSET_M</a>&#160;&#160;&#160;0x1FFFFF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector table offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abfced2f5369b0f99addb86cc423ec07a">NVIC_VTABLE_OFFSET_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_VTABLE register.  <a href="#abfced2f5369b0f99addb86cc423ec07a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abdb75ec984c195e6492fbfbd981a301a">NVIC_APINT_VECTKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_APINT register.  <a href="#abdb75ec984c195e6492fbfbd981a301a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4aac1a401683ddc647b4bd27d6c1e07"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_VECTKEY" ref="ab4aac1a401683ddc647b4bd27d6c1e07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">NVIC_APINT_VECTKEY</a>&#160;&#160;&#160;0x05FA0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector key. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fdfa5b74886358f0926bcff4327ebe6"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_ENDIANESS" ref="a2fdfa5b74886358f0926bcff4327ebe6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">NVIC_APINT_ENDIANESS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data endianess. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4970dfbcacaf8173985203c951f60288"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_M" ref="a4970dfbcacaf8173985203c951f60288" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4970dfbcacaf8173985203c951f60288">NVIC_APINT_PRIGROUP_M</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac116f6b231fe210300c947bb9c271427"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_0_8" ref="ac116f6b231fe210300c947bb9c271427" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac116f6b231fe210300c947bb9c271427">NVIC_APINT_PRIGROUP_0_8</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 0.8 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa94b5815f224b94855ebca859b0de03"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_1_7" ref="aaa94b5815f224b94855ebca859b0de03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aaa94b5815f224b94855ebca859b0de03">NVIC_APINT_PRIGROUP_1_7</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 1.7 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc7c59a828f431bf3d85dc0e9ff1ce76"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_2_6" ref="acc7c59a828f431bf3d85dc0e9ff1ce76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">NVIC_APINT_PRIGROUP_2_6</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 2.6 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a150e0de63ded93548659cbc0fbbc0ca0"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_3_5" ref="a150e0de63ded93548659cbc0fbbc0ca0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">NVIC_APINT_PRIGROUP_3_5</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 3.5 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c1bfe419a5bebf29ff436a02fb7f569"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_4_4" ref="a8c1bfe419a5bebf29ff436a02fb7f569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">NVIC_APINT_PRIGROUP_4_4</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 4.4 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bb123dc35313f7b853fc4fcdf26146b"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_5_3" ref="a3bb123dc35313f7b853fc4fcdf26146b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">NVIC_APINT_PRIGROUP_5_3</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 5.3 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba37a765e27b29821a86167fc75c4e22"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_6_2" ref="aba37a765e27b29821a86167fc75c4e22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aba37a765e27b29821a86167fc75c4e22">NVIC_APINT_PRIGROUP_6_2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 6.2 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2622822940e2c6c4783085c6b4717213"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_SYSRESETREQ" ref="a2622822940e2c6c4783085c6b4717213" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2622822940e2c6c4783085c6b4717213">NVIC_APINT_SYSRESETREQ</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3464fffea8cddea997bdc6429d75bd34"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_VECT_CLR_ACT" ref="a3464fffea8cddea997bdc6429d75bd34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3464fffea8cddea997bdc6429d75bd34">NVIC_APINT_VECT_CLR_ACT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear active NMI/fault info. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad41044daf3d4f4ea45a223754f309d2c"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_VECT_RESET" ref="ad41044daf3d4f4ea45a223754f309d2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad41044daf3d4f4ea45a223754f309d2c">NVIC_APINT_VECT_RESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c20cdb00d945cf299cc9b2270375842"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_PRIGROUP_7_1" ref="a4c20cdb00d945cf299cc9b2270375842" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4c20cdb00d945cf299cc9b2270375842">NVIC_APINT_PRIGROUP_7_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 7.1 split. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">NVIC_SYS_CTRL_SEVONPEND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_CTRL register.  <a href="#a6ca1d1e673029659b8321da49bc8cbe0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a903c1896b1acfbe0738b762c985dc62a"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_CTRL_SLEEPDEEP" ref="a903c1896b1acfbe0738b762c985dc62a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a903c1896b1acfbe0738b762c985dc62a">NVIC_SYS_CTRL_SLEEPDEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep sleep enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac97f97481257b5dd597399fdec81f0e6"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_CTRL_SLEEPEXIT" ref="ac97f97481257b5dd597399fdec81f0e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac97f97481257b5dd597399fdec81f0e6">NVIC_SYS_CTRL_SLEEPEXIT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep on ISR exit. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1869b258a1afeac238e17c3798abb67e">NVIC_CFG_CTRL_BFHFNMIGN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_CFG_CTRL register.  <a href="#a1869b258a1afeac238e17c3798abb67e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14cd61a6aba0b48de09d40c0ca63dbf4"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_DIV0" ref="a14cd61a6aba0b48de09d40c0ca63dbf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">NVIC_CFG_CTRL_DIV0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap on divide by 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15eb9ed24f96ac326984af2a9edf5109"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_UNALIGNED" ref="a15eb9ed24f96ac326984af2a9edf5109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15eb9ed24f96ac326984af2a9edf5109">NVIC_CFG_CTRL_UNALIGNED</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap on unaligned access. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef7aa58f8c33d3d39063da8c75cb7778"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_DEEP_PEND" ref="aef7aa58f8c33d3d39063da8c75cb7778" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef7aa58f8c33d3d39063da8c75cb7778">NVIC_CFG_CTRL_DEEP_PEND</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow deep interrupt trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdc61ea8d784e01fa067f5506e7b299f"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_MAIN_PEND" ref="afdc61ea8d784e01fa067f5506e7b299f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afdc61ea8d784e01fa067f5506e7b299f">NVIC_CFG_CTRL_MAIN_PEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow main interrupt trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24f8a206c8e542a828b0f2fe6926fd7"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_BASE_THR" ref="ad24f8a206c8e542a828b0f2fe6926fd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">NVIC_CFG_CTRL_BASE_THR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread state control. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c9b87be09977815235986984792e336">NVIC_SYS_PRI1_RES_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#a7c9b87be09977815235986984792e336"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25cb1a6734458ae528c18111b6b2b5e8"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_USAGE_M" ref="a25cb1a6734458ae528c18111b6b2b5e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">NVIC_SYS_PRI1_USAGE_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of usage fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3244e34df6e7bc445697890eb456a28"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_BUS_M" ref="ae3244e34df6e7bc445697890eb456a28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae3244e34df6e7bc445697890eb456a28">NVIC_SYS_PRI1_BUS_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of bus fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a331193db19210be1f15ec490e45d97fa"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_MEM_M" ref="a331193db19210be1f15ec490e45d97fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a331193db19210be1f15ec490e45d97fa">NVIC_SYS_PRI1_MEM_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of mem manage handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa62e23f37d70b4a77b2536e511943b79">NVIC_SYS_PRI1_USAGE_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#aa62e23f37d70b4a77b2536e511943b79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af16569882033ff712bca19d859f25631">NVIC_SYS_PRI1_BUS_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#af16569882033ff712bca19d859f25631"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">NVIC_SYS_PRI1_MEM_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#acba61a2b03b4c8f5c0de3b83f87a2a52"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">NVIC_SYS_PRI2_SVC_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI2 register.  <a href="#ac701a8694bc2793f6bc5c5ab6a8955c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57a679095a95dca26d28c7cb4c0abbff"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI2_RES_M" ref="a57a679095a95dca26d28c7cb4c0abbff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a57a679095a95dca26d28c7cb4c0abbff">NVIC_SYS_PRI2_RES_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of reserved handlers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7453edee24350f9ab6f02fe8d3c51164">NVIC_SYS_PRI2_SVC_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI2 register.  <a href="#a7453edee24350f9ab6f02fe8d3c51164"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a12b94f108194f3410a4c62920740085a">NVIC_SYS_PRI3_TICK_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#a12b94f108194f3410a4c62920740085a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2febc5f704085c707b443817d7b5664"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_PENDSV_M" ref="aa2febc5f704085c707b443817d7b5664" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa2febc5f704085c707b443817d7b5664">NVIC_SYS_PRI3_PENDSV_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of PendSV handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc92a697dc44fbcfcfd35db2875b3e79"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_RES_M" ref="afc92a697dc44fbcfcfd35db2875b3e79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc92a697dc44fbcfcfd35db2875b3e79">NVIC_SYS_PRI3_RES_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of reserved handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10c5abff98d73354e897484ec22cc912"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_DEBUG_M" ref="a10c5abff98d73354e897484ec22cc912" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a10c5abff98d73354e897484ec22cc912">NVIC_SYS_PRI3_DEBUG_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of debug handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aae97b0ece905880f0faa4cd03b7e3341">NVIC_SYS_PRI3_TICK_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#aae97b0ece905880f0faa4cd03b7e3341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">NVIC_SYS_PRI3_PENDSV_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#a1a9068daf1d3e385906ec3619cd2b31c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe4a352626d64fe88f3e090d9081b76b">NVIC_SYS_PRI3_DEBUG_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#afe4a352626d64fe88f3e090d9081b76b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4404ef076d28cc5184330ff925aed0fe">NVIC_SYS_HND_CTRL_USAGE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_HND_CTRL register.  <a href="#a4404ef076d28cc5184330ff925aed0fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0a76135c843e96d0a0046fc38f4b135"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_BUS" ref="ab0a76135c843e96d0a0046fc38f4b135" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab0a76135c843e96d0a0046fc38f4b135">NVIC_SYS_HND_CTRL_BUS</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4d437f8a73736037b35f2a26ae31a7"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_MEM" ref="a5a4d437f8a73736037b35f2a26ae31a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">NVIC_SYS_HND_CTRL_MEM</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mem manage fault enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a855b2230fa8f04d9ce7dc314b428a04f"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_SVC" ref="a855b2230fa8f04d9ce7dc314b428a04f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">NVIC_SYS_HND_CTRL_SVC</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCall is pended. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70ae00083776d090625a8e50be09c36a"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_BUSP" ref="a70ae00083776d090625a8e50be09c36a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70ae00083776d090625a8e50be09c36a">NVIC_SYS_HND_CTRL_BUSP</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault is pended. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac118b62e5c63234039699e0e3155f265"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_TICK" ref="ac118b62e5c63234039699e0e3155f265" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac118b62e5c63234039699e0e3155f265">NVIC_SYS_HND_CTRL_TICK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sys tick is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a596387ccbab20d308ae147d26d8093a6"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_PNDSV" ref="a596387ccbab20d308ae147d26d8093a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a596387ccbab20d308ae147d26d8093a6">NVIC_SYS_HND_CTRL_PNDSV</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53450265364f43bba5ee7b907fd8c549"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_MON" ref="a53450265364f43bba5ee7b907fd8c549" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a53450265364f43bba5ee7b907fd8c549">NVIC_SYS_HND_CTRL_MON</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af890384f38ec8e1ca520668aae77ec70"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_SVCA" ref="af890384f38ec8e1ca520668aae77ec70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af890384f38ec8e1ca520668aae77ec70">NVIC_SYS_HND_CTRL_SVCA</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCall is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a74c21e2f06ef1151e9b469caee07c5"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_USGA" ref="a1a74c21e2f06ef1151e9b469caee07c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">NVIC_SYS_HND_CTRL_USGA</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Usage fault is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22cf67fc4b49be47cf607b193fd30b62"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_BUSA" ref="a22cf67fc4b49be47cf607b193fd30b62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22cf67fc4b49be47cf607b193fd30b62">NVIC_SYS_HND_CTRL_BUSA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a386f1b7f7334f3e41dc8092532e25e14"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_MEMA" ref="a386f1b7f7334f3e41dc8092532e25e14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a386f1b7f7334f3e41dc8092532e25e14">NVIC_SYS_HND_CTRL_MEMA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mem manage is active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">NVIC_FAULT_STAT_DIV0</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_STAT register.  <a href="#aa22ab061fbf699bd28c7e9bc62dc4ac7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c7cfdd3b16dc0b506121751ff97d30"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_UNALIGN" ref="aa4c7cfdd3b16dc0b506121751ff97d30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">NVIC_FAULT_STAT_UNALIGN</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unaligned access fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbf5766e83674f476edb443ebd7ead33"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_NOCP" ref="abbf5766e83674f476edb443ebd7ead33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abbf5766e83674f476edb443ebd7ead33">NVIC_FAULT_STAT_NOCP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No coprocessor fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22250747c5a5766d86385ce1676c1285"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_INVPC" ref="a22250747c5a5766d86385ce1676c1285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22250747c5a5766d86385ce1676c1285">NVIC_FAULT_STAT_INVPC</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid PC fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94a63c0f3bd13d023d6ef7a89cabcb27"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_INVSTAT" ref="a94a63c0f3bd13d023d6ef7a89cabcb27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">NVIC_FAULT_STAT_INVSTAT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid state fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a405094e78348e4b7ec88a99b3bc19f55"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_UNDEF" ref="a405094e78348e4b7ec88a99b3bc19f55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a405094e78348e4b7ec88a99b3bc19f55">NVIC_FAULT_STAT_UNDEF</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Undefined instruction fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1302553e475e14b3d48603c6d7292e4c"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_BFARV" ref="a1302553e475e14b3d48603c6d7292e4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1302553e475e14b3d48603c6d7292e4c">NVIC_FAULT_STAT_BFARV</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BFAR is valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7eb021aeb80d73d66ce10327359c9f5"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_BSTKE" ref="ad7eb021aeb80d73d66ce10327359c9f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">NVIC_FAULT_STAT_BSTKE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce4986b60f095e667333c2361187758"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_BUSTKE" ref="afce4986b60f095e667333c2361187758" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afce4986b60f095e667333c2361187758">NVIC_FAULT_STAT_BUSTKE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unstack bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b992c7c6bf026b7b2c33e374aaa13c5"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_IMPRE" ref="a2b992c7c6bf026b7b2c33e374aaa13c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">NVIC_FAULT_STAT_IMPRE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Imprecise data bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cb0eaf9f2a54f28d53d0515211d7db1"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_PRECISE" ref="a8cb0eaf9f2a54f28d53d0515211d7db1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">NVIC_FAULT_STAT_PRECISE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Precise data bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae446b1a12ea885907d4290302abb5deb"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_IBUS" ref="ae446b1a12ea885907d4290302abb5deb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae446b1a12ea885907d4290302abb5deb">NVIC_FAULT_STAT_IBUS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60ce559247c2c9409627ef57356f47a6"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_MMARV" ref="a60ce559247c2c9409627ef57356f47a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60ce559247c2c9409627ef57356f47a6">NVIC_FAULT_STAT_MMARV</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMAR is valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa844c4a34883625c80d65901739fb60e"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_MSTKE" ref="aa844c4a34883625c80d65901739fb60e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa844c4a34883625c80d65901739fb60e">NVIC_FAULT_STAT_MSTKE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a926440c3d39165000195fe4695009858"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_MUSTKE" ref="a926440c3d39165000195fe4695009858" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a926440c3d39165000195fe4695009858">NVIC_FAULT_STAT_MUSTKE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unstack access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee961d01ba76845940ede97f6f898fa0"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_DERR" ref="aee961d01ba76845940ede97f6f898fa0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aee961d01ba76845940ede97f6f898fa0">NVIC_FAULT_STAT_DERR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a791396e2c842ac801e9f1acd257180a1"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_IERR" ref="a791396e2c842ac801e9f1acd257180a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a791396e2c842ac801e9f1acd257180a1">NVIC_FAULT_STAT_IERR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction access violation. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">NVIC_HFAULT_STAT_DBG</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_HFAULT_STAT register.  <a href="#ab879f6b7a23fb6bfb4938b559c531f7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf961de1b9d7adaa9b966e27c56f9efd"></a><!-- doxytag: member="lm3s_com.h::NVIC_HFAULT_STAT_FORCED" ref="abf961de1b9d7adaa9b966e27c56f9efd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">NVIC_HFAULT_STAT_FORCED</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Cannot execute fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac576e2793abfb109bab98609e9491aa1"></a><!-- doxytag: member="lm3s_com.h::NVIC_HFAULT_STAT_VECT" ref="ac576e2793abfb109bab98609e9491aa1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac576e2793abfb109bab98609e9491aa1">NVIC_HFAULT_STAT_VECT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector table read fault. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a93f826da80120f07618b34762ee8452a">NVIC_DEBUG_STAT_EXTRNL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DEBUG_STAT register.  <a href="#a93f826da80120f07618b34762ee8452a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5d6dcab00e6eb72b3a68ee4f9f39daa"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_VCATCH" ref="aa5d6dcab00e6eb72b3a68ee4f9f39daa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">NVIC_DEBUG_STAT_VCATCH</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector catch. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84886df51405342eece21a0478838433"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_DWTTRAP" ref="a84886df51405342eece21a0478838433" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a84886df51405342eece21a0478838433">NVIC_DEBUG_STAT_DWTTRAP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT match. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10ef7f7448aece944078a34fa20100e5"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_BKPT" ref="a10ef7f7448aece944078a34fa20100e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a10ef7f7448aece944078a34fa20100e5">NVIC_DEBUG_STAT_BKPT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Breakpoint instruction. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d8c3f15889213a0a8a667f22a35b37f"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_HALTED" ref="a7d8c3f15889213a0a8a667f22a35b37f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">NVIC_DEBUG_STAT_HALTED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt request. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">NVIC_MM_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MM_ADDR register.  <a href="#ace7f1ad63582bbc8a8cda16fcfe474bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae97e506a4c3a000404eba591e912292c">NVIC_MM_ADDR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MM_ADDR register.  <a href="#ae97e506a4c3a000404eba591e912292c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">NVIC_FAULT_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_ADDR register.  <a href="#aa7c2eb94b64c455ed85e02b8e2bb0f3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">NVIC_FAULT_ADDR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_ADDR register.  <a href="#ac5a55dd1c82edcc1dd01451b6d31fa8a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">NVIC_MPU_TYPE_IREGION_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a3506773e833b91ca7bba7042fa0dfe5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf9d1b6341d4d1328a37c0cdc78d160a"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_DREGION_M" ref="adf9d1b6341d4d1328a37c0cdc78d160a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">NVIC_MPU_TYPE_DREGION_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of D regions. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a215bab0fc7546677996e7eca654b0658"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_SEPARATE" ref="a215bab0fc7546677996e7eca654b0658" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a215bab0fc7546677996e7eca654b0658">NVIC_MPU_TYPE_SEPARATE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Separate or unified MPU. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">NVIC_MPU_TYPE_IREGION_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a8ca9c39453044485c47d0d78d9c9e3bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a68af7d0238520f4f2fe971bdc91e566b">NVIC_MPU_TYPE_DREGION_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a68af7d0238520f4f2fe971bdc91e566b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a69c4490fe60370a7c4a906e4f35817d0">NVIC_MPU_CTRL_PRIVDEFEN</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_CTRL register.  <a href="#a69c4490fe60370a7c4a906e4f35817d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0422fa5861700d445353afbecb5d66c"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_CTRL_HFNMIENA" ref="ad0422fa5861700d445353afbecb5d66c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0422fa5861700d445353afbecb5d66c">NVIC_MPU_CTRL_HFNMIENA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU enabled during faults. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22b49b0b74754a9bc96ac110f95b2f45"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_CTRL_ENABLE" ref="a22b49b0b74754a9bc96ac110f95b2f45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">NVIC_MPU_CTRL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">NVIC_MPU_NUMBER_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_NUMBER register.  <a href="#ab6d4c98fb1bd153bda12fb3f0333c62d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">NVIC_MPU_NUMBER_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_NUMBER register.  <a href="#a9943ff28a94bb332cabb47e01a79fa7f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4b81d3f15160fc142808d9d136e1abe2">NVIC_MPU_BASE_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFE0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a4b81d3f15160fc142808d9d136e1abe2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac465a5bbc07ac6618a9d20ca0fa92bb4"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_VALID" ref="ac465a5bbc07ac6618a9d20ca0fa92bb4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">NVIC_MPU_BASE_VALID</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region number valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a184fe684102662ed4e2260e8d888a0b4"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_REGION_M" ref="a184fe684102662ed4e2260e8d888a0b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a184fe684102662ed4e2260e8d888a0b4">NVIC_MPU_BASE_REGION_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region number. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0dcdc96094e8a171955012d1955504ac">NVIC_MPU_BASE_ADDR_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a0dcdc96094e8a171955012d1955504ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a698b0ae428668888743a4ffbdc952734">NVIC_MPU_BASE_REGION_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a698b0ae428668888743a4ffbdc952734"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afc7edf595afbcc2f9488bdb6a8b21d3f">NVIC_MPU_ATTR_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_ATTR register.  <a href="#afc7edf595afbcc2f9488bdb6a8b21d3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa567062e4c653abd02f4c9c9165106ae"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_NO_NO" ref="aa567062e4c653abd02f4c9c9165106ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa567062e4c653abd02f4c9c9165106ae">NVIC_MPU_ATTR_AP_NO_NO</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: no access, usr: no access <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1310e6fcd8ad9dc6de1841c30890b3d2"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_BUFFRABLE" ref="a1310e6fcd8ad9dc6de1841c30890b3d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">NVIC_MPU_ATTR_BUFFRABLE</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bufferable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a538036f9c4394e8538313e68dd00fffd"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_CACHEABLE" ref="a538036f9c4394e8538313e68dd00fffd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a538036f9c4394e8538313e68dd00fffd">NVIC_MPU_ATTR_CACHEABLE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Cacheable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51299e27596a801bd96d2696b50caf10"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SHAREABLE" ref="a51299e27596a801bd96d2696b50caf10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a51299e27596a801bd96d2696b50caf10">NVIC_MPU_ATTR_SHAREABLE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Shareable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fd5ec44512b3ccad91f78ce3b522bc9"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_TEX_M" ref="a8fd5ec44512b3ccad91f78ce3b522bc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">NVIC_MPU_ATTR_TEX_M</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Type extension mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a500ca618f43da7a4ebc49ae86a5960a9"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_RW_NO" ref="a500ca618f43da7a4ebc49ae86a5960a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a500ca618f43da7a4ebc49ae86a5960a9">NVIC_MPU_ATTR_AP_RW_NO</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: none <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22048451ef41ab8e1272a04e2a98310a"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_RW_RO" ref="a22048451ef41ab8e1272a04e2a98310a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a22048451ef41ab8e1272a04e2a98310a">NVIC_MPU_ATTR_AP_RW_RO</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: read-only <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0f19f047362571e22dfc439dbda937b"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_RW_RW" ref="ad0f19f047362571e22dfc439dbda937b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad0f19f047362571e22dfc439dbda937b">NVIC_MPU_ATTR_AP_RW_RW</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: rw <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a487c92de18ee49a528120ed0b39ec1d0"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_RO_NO" ref="a487c92de18ee49a528120ed0b39ec1d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a487c92de18ee49a528120ed0b39ec1d0">NVIC_MPU_ATTR_AP_RO_NO</a>&#160;&#160;&#160;0x05000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: ro, usr: none <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61852b7c95e02c1c235f76ba18065936"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_RO_RO" ref="a61852b7c95e02c1c235f76ba18065936" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a61852b7c95e02c1c235f76ba18065936">NVIC_MPU_ATTR_AP_RO_RO</a>&#160;&#160;&#160;0x06000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: ro, usr: ro <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4b7e5f635c8026914ba1acde3427683"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_AP_M" ref="ae4b7e5f635c8026914ba1acde3427683" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae4b7e5f635c8026914ba1acde3427683">NVIC_MPU_ATTR_AP_M</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Access permissions mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b95c1b96b0d17b981770cdbc0d06184"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_XN" ref="a1b95c1b96b0d17b981770cdbc0d06184" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">NVIC_MPU_ATTR_XN</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60eb747a8cc6f2539018e0340e09ae5a"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_M" ref="a60eb747a8cc6f2539018e0340e09ae5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">NVIC_MPU_ATTR_SRD_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region disable mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f8d84d43a877f472ee223dd4c0d4178"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_0" ref="a2f8d84d43a877f472ee223dd4c0d4178" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f8d84d43a877f472ee223dd4c0d4178">NVIC_MPU_ATTR_SRD_0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 0 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a262b7253905755590d7aa8e9ef1e98f3"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_1" ref="a262b7253905755590d7aa8e9ef1e98f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a262b7253905755590d7aa8e9ef1e98f3">NVIC_MPU_ATTR_SRD_1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 1 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c5fa27fe899b9d4faedacb846a503a6"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_2" ref="a1c5fa27fe899b9d4faedacb846a503a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1c5fa27fe899b9d4faedacb846a503a6">NVIC_MPU_ATTR_SRD_2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 2 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206875860f88878ef51b00819b3fed64"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_3" ref="a206875860f88878ef51b00819b3fed64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a206875860f88878ef51b00819b3fed64">NVIC_MPU_ATTR_SRD_3</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 3 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1328a7e8263c2b3e8226b53f1a539dbe"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_4" ref="a1328a7e8263c2b3e8226b53f1a539dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1328a7e8263c2b3e8226b53f1a539dbe">NVIC_MPU_ATTR_SRD_4</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 4 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9892e209e53e7b572d5661c121a3e884"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_5" ref="a9892e209e53e7b572d5661c121a3e884" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9892e209e53e7b572d5661c121a3e884">NVIC_MPU_ATTR_SRD_5</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 5 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a889aac4268a5d8306a58d4beb9658f3c"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_6" ref="a889aac4268a5d8306a58d4beb9658f3c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a889aac4268a5d8306a58d4beb9658f3c">NVIC_MPU_ATTR_SRD_6</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 6 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeb6bebd5104be223ed84613b32c2cf9"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SRD_7" ref="adeb6bebd5104be223ed84613b32c2cf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adeb6bebd5104be223ed84613b32c2cf9">NVIC_MPU_ATTR_SRD_7</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 7 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b344bf97566e487ec79dd8215df3c09"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_M" ref="a3b344bf97566e487ec79dd8215df3c09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a3b344bf97566e487ec79dd8215df3c09">NVIC_MPU_ATTR_SIZE_M</a>&#160;&#160;&#160;0x0000003E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04942693dd008740330ec2c0aa08e7d8"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_32B" ref="a04942693dd008740330ec2c0aa08e7d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a04942693dd008740330ec2c0aa08e7d8">NVIC_MPU_ATTR_SIZE_32B</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad03701a2918de1023db22499d15562b3"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_64B" ref="ad03701a2918de1023db22499d15562b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad03701a2918de1023db22499d15562b3">NVIC_MPU_ATTR_SIZE_64B</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa581821c1eddd120bb12c785e66fa8b3"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_128B" ref="aa581821c1eddd120bb12c785e66fa8b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa581821c1eddd120bb12c785e66fa8b3">NVIC_MPU_ATTR_SIZE_128B</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8e28dbeb10b60b4c9a3889a21cacff7"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_256B" ref="ad8e28dbeb10b60b4c9a3889a21cacff7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad8e28dbeb10b60b4c9a3889a21cacff7">NVIC_MPU_ATTR_SIZE_256B</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a833536001b2e922a1b0e55c221a47756"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_512B" ref="a833536001b2e922a1b0e55c221a47756" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a833536001b2e922a1b0e55c221a47756">NVIC_MPU_ATTR_SIZE_512B</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a430875cb3e581f3d0b0db8a0c4d4bf38"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_1K" ref="a430875cb3e581f3d0b0db8a0c4d4bf38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a430875cb3e581f3d0b0db8a0c4d4bf38">NVIC_MPU_ATTR_SIZE_1K</a>&#160;&#160;&#160;0x00000012</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe0ce92a968bae65e585a862bc5b8f35"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_2K" ref="abe0ce92a968bae65e585a862bc5b8f35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abe0ce92a968bae65e585a862bc5b8f35">NVIC_MPU_ATTR_SIZE_2K</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02b7cf114d53eacc54ded8bbde51a807"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_4K" ref="a02b7cf114d53eacc54ded8bbde51a807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a02b7cf114d53eacc54ded8bbde51a807">NVIC_MPU_ATTR_SIZE_4K</a>&#160;&#160;&#160;0x00000016</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0baa679f5d7508ada09f4b21a682117"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_8K" ref="ae0baa679f5d7508ada09f4b21a682117" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae0baa679f5d7508ada09f4b21a682117">NVIC_MPU_ATTR_SIZE_8K</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 8 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad37caa08f4c54d51cb5010e7a658a648"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_16K" ref="ad37caa08f4c54d51cb5010e7a658a648" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad37caa08f4c54d51cb5010e7a658a648">NVIC_MPU_ATTR_SIZE_16K</a>&#160;&#160;&#160;0x0000001A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 16 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78292fe33dac0a738caf08d406fbc442"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_32K" ref="a78292fe33dac0a738caf08d406fbc442" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a78292fe33dac0a738caf08d406fbc442">NVIC_MPU_ATTR_SIZE_32K</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7503d06174e34bc4d0555970037d8f2"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_64K" ref="af7503d06174e34bc4d0555970037d8f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af7503d06174e34bc4d0555970037d8f2">NVIC_MPU_ATTR_SIZE_64K</a>&#160;&#160;&#160;0x0000001E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af57163a1d3098bb1c34cbb0d3e05e033"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_128K" ref="af57163a1d3098bb1c34cbb0d3e05e033" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af57163a1d3098bb1c34cbb0d3e05e033">NVIC_MPU_ATTR_SIZE_128K</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ddd80c3334bd5abc7f429319895546"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_256K" ref="a28ddd80c3334bd5abc7f429319895546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a28ddd80c3334bd5abc7f429319895546">NVIC_MPU_ATTR_SIZE_256K</a>&#160;&#160;&#160;0x00000022</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a368e22233530b5cd487383e52a65b8b4"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_512K" ref="a368e22233530b5cd487383e52a65b8b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a368e22233530b5cd487383e52a65b8b4">NVIC_MPU_ATTR_SIZE_512K</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80dffb0db2819effa8d37e06dc5c561a"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_1M" ref="a80dffb0db2819effa8d37e06dc5c561a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a80dffb0db2819effa8d37e06dc5c561a">NVIC_MPU_ATTR_SIZE_1M</a>&#160;&#160;&#160;0x00000026</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd97d6c4bc8762584ffbee193dff2116"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_2M" ref="acd97d6c4bc8762584ffbee193dff2116" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#acd97d6c4bc8762584ffbee193dff2116">NVIC_MPU_ATTR_SIZE_2M</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8ccd13bb66a5e07492557812c5fee8"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_4M" ref="a9f8ccd13bb66a5e07492557812c5fee8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9f8ccd13bb66a5e07492557812c5fee8">NVIC_MPU_ATTR_SIZE_4M</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e7401b2d132d00bed58dfe9df41964e"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_8M" ref="a6e7401b2d132d00bed58dfe9df41964e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e7401b2d132d00bed58dfe9df41964e">NVIC_MPU_ATTR_SIZE_8M</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 8 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa167915d86dbe11c5a08456c6ade82ad"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_16M" ref="aa167915d86dbe11c5a08456c6ade82ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa167915d86dbe11c5a08456c6ade82ad">NVIC_MPU_ATTR_SIZE_16M</a>&#160;&#160;&#160;0x0000002E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 16 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47290c69ccc3ca9023f9f3412a605cff"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_32M" ref="a47290c69ccc3ca9023f9f3412a605cff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a47290c69ccc3ca9023f9f3412a605cff">NVIC_MPU_ATTR_SIZE_32M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a287d74fab5c5b6233440bb77ed5f99db"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_64M" ref="a287d74fab5c5b6233440bb77ed5f99db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a287d74fab5c5b6233440bb77ed5f99db">NVIC_MPU_ATTR_SIZE_64M</a>&#160;&#160;&#160;0x00000032</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eb5df7671e9b8a45f080305d2c9f836"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_128M" ref="a4eb5df7671e9b8a45f080305d2c9f836" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4eb5df7671e9b8a45f080305d2c9f836">NVIC_MPU_ATTR_SIZE_128M</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9250dc18a09d7e8df288adc619a6ce93"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_256M" ref="a9250dc18a09d7e8df288adc619a6ce93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a9250dc18a09d7e8df288adc619a6ce93">NVIC_MPU_ATTR_SIZE_256M</a>&#160;&#160;&#160;0x00000036</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a482f72a188473b10f737701dc225e540"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_512M" ref="a482f72a188473b10f737701dc225e540" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a482f72a188473b10f737701dc225e540">NVIC_MPU_ATTR_SIZE_512M</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c37011d01afefeb191592778a1427ee"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_1G" ref="a0c37011d01afefeb191592778a1427ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0c37011d01afefeb191592778a1427ee">NVIC_MPU_ATTR_SIZE_1G</a>&#160;&#160;&#160;0x0000003A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a178921a1324f199969443e527e6fefbd"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_2G" ref="a178921a1324f199969443e527e6fefbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a178921a1324f199969443e527e6fefbd">NVIC_MPU_ATTR_SIZE_2G</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759631c4805656eee20b4775cbad71e7"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_SIZE_4G" ref="a759631c4805656eee20b4775cbad71e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a759631c4805656eee20b4775cbad71e7">NVIC_MPU_ATTR_SIZE_4G</a>&#160;&#160;&#160;0x0000003E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeda7a9221dedae07f1b41a94e5db8d76"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_ENABLE" ref="aeda7a9221dedae07f1b41a94e5db8d76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">NVIC_MPU_ATTR_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a68296dafc8d10affd3c6e588f696f86d">NVIC_DBG_CTRL_DBGKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_CTRL register.  <a href="#a68296dafc8d10affd3c6e588f696f86d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d7d1d1d3bb2ada932675be4ccf9e962"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_DBGKEY" ref="a1d7d1d1d3bb2ada932675be4ccf9e962" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">NVIC_DBG_CTRL_DBGKEY</a>&#160;&#160;&#160;0xA05F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug key. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04815c31005662fe2819c1f6a8ba27d1"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_RESET_ST" ref="a04815c31005662fe2819c1f6a8ba27d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a04815c31005662fe2819c1f6a8ba27d1">NVIC_DBG_CTRL_S_RESET_ST</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has reset since last read. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a43f6f9a141f548044d9181ea4c47314f">NVIC_DBG_CTRL_S_RETIRE_ST</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has executed insruction.  <a href="#a43f6f9a141f548044d9181ea4c47314f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f1360c10985414a24a3e46e219fbb03"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_LOCKUP" ref="a2f1360c10985414a24a3e46e219fbb03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2f1360c10985414a24a3e46e219fbb03">NVIC_DBG_CTRL_S_LOCKUP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is locked up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48bbe3c2c1fff2c341f8ee3e9c154f53"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_SLEEP" ref="a48bbe3c2c1fff2c341f8ee3e9c154f53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">NVIC_DBG_CTRL_S_SLEEP</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is sleeping. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab819524d6bd02293be7c2bb5b959727a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_HALT" ref="ab819524d6bd02293be7c2bb5b959727a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab819524d6bd02293be7c2bb5b959727a">NVIC_DBG_CTRL_S_HALT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core status on halt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27ad53b5a892fc48fd54b7a8663fdd10"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_REGRDY" ref="a27ad53b5a892fc48fd54b7a8663fdd10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">NVIC_DBG_CTRL_S_REGRDY</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register read/write available. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa669ecb0aac456286ac2c8389cd0fb78"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_C_SNAPSTALL" ref="aa669ecb0aac456286ac2c8389cd0fb78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">NVIC_DBG_CTRL_C_SNAPSTALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks a stalled load/store. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0f524f902e00e2eec94eb7340d1a075"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_C_MASKINT" ref="af0f524f902e00e2eec94eb7340d1a075" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af0f524f902e00e2eec94eb7340d1a075">NVIC_DBG_CTRL_C_MASKINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask interrupts when stepping. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2a2710a24817515263cdc4c5646cc78"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_C_STEP" ref="ae2a2710a24817515263cdc4c5646cc78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae2a2710a24817515263cdc4c5646cc78">NVIC_DBG_CTRL_C_STEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Step the core. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7323bdeddc13f4147467395181c61f0"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_C_HALT" ref="ae7323bdeddc13f4147467395181c61f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae7323bdeddc13f4147467395181c61f0">NVIC_DBG_CTRL_C_HALT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt the core. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af3af0f4a87ee8e825af7db2ad4f5c7"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_C_DEBUGEN" ref="a1af3af0f4a87ee8e825af7db2ad4f5c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">NVIC_DBG_CTRL_C_DEBUGEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable debug. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4363f1b140a394d4546d87362b35184a">NVIC_DBG_XFER_REG_WNR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_XFER register.  <a href="#a4363f1b140a394d4546d87362b35184a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25010782401aab47a2474c99f2ea8673"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_SEL_M" ref="a25010782401aab47a2474c99f2ea8673" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a25010782401aab47a2474c99f2ea8673">NVIC_DBG_XFER_REG_SEL_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7ebfc31bb5afd5421d860dd154bb564"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_CFBP" ref="ae7ebfc31bb5afd5421d860dd154bb564" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">NVIC_DBG_XFER_REG_CFBP</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/Fault/BasePri/PriMask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9609aae9e21381fc11b2724a45ef795"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_DSP" ref="ac9609aae9e21381fc11b2724a45ef795" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac9609aae9e21381fc11b2724a45ef795">NVIC_DBG_XFER_REG_DSP</a>&#160;&#160;&#160;0x00000013</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5755dacfce4b36503224958efdcb962"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_PSP" ref="ac5755dacfce4b36503224958efdcb962" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac5755dacfce4b36503224958efdcb962">NVIC_DBG_XFER_REG_PSP</a>&#160;&#160;&#160;0x00000012</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Process SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad727a0344f2d55b102e6b9b38da91f50"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_MSP" ref="ad727a0344f2d55b102e6b9b38da91f50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad727a0344f2d55b102e6b9b38da91f50">NVIC_DBG_XFER_REG_MSP</a>&#160;&#160;&#160;0x00000011</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a168f663bfbdea55098aa87b939c58efa"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_FLAGS" ref="a168f663bfbdea55098aa87b939c58efa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a168f663bfbdea55098aa87b939c58efa">NVIC_DBG_XFER_REG_FLAGS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR/Flags register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27d827589e847679e6826a0d94e0db04"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R15" ref="a27d827589e847679e6826a0d94e0db04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a27d827589e847679e6826a0d94e0db04">NVIC_DBG_XFER_REG_R15</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R15. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb4a50fc2afe7a778bac0b9b8c9b5477"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R14" ref="aeb4a50fc2afe7a778bac0b9b8c9b5477" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">NVIC_DBG_XFER_REG_R14</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R14. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb358bbb64f7f9748996d1338a35ebdc"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R13" ref="aeb358bbb64f7f9748996d1338a35ebdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">NVIC_DBG_XFER_REG_R13</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R13. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9553a2acf5a29d7afb8ff1aac08bc9c"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R12" ref="af9553a2acf5a29d7afb8ff1aac08bc9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">NVIC_DBG_XFER_REG_R12</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R12. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c9f09dd8ffaf69be69e04ec46c320c"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R11" ref="aa4c9f09dd8ffaf69be69e04ec46c320c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">NVIC_DBG_XFER_REG_R11</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R11. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34dba18d01d2f93c0cafeaf09b0ee2e"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R10" ref="aa34dba18d01d2f93c0cafeaf09b0ee2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">NVIC_DBG_XFER_REG_R10</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R10. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9cca789967314c66aef84e7a0e70dbe"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R9" ref="ae9cca789967314c66aef84e7a0e70dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae9cca789967314c66aef84e7a0e70dbe">NVIC_DBG_XFER_REG_R9</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R9. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e396ebcbd71892549bce816caf87c19"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R8" ref="a5e396ebcbd71892549bce816caf87c19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5e396ebcbd71892549bce816caf87c19">NVIC_DBG_XFER_REG_R8</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f0032145d66b2ed4d804db4c01db6d3"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R7" ref="a0f0032145d66b2ed4d804db4c01db6d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">NVIC_DBG_XFER_REG_R7</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ee33902166d49c898ec83bf81336163"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R6" ref="a6ee33902166d49c898ec83bf81336163" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6ee33902166d49c898ec83bf81336163">NVIC_DBG_XFER_REG_R6</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17e0e693d8086e0e6c4f570f0dc5c113"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R5" ref="a17e0e693d8086e0e6c4f570f0dc5c113" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">NVIC_DBG_XFER_REG_R5</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa80f0a13fcb7960f061754eaf0dfd0f8"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R4" ref="aa80f0a13fcb7960f061754eaf0dfd0f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">NVIC_DBG_XFER_REG_R4</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad38998f1fea0b8d62e626c4caf1a5fab"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R3" ref="ad38998f1fea0b8d62e626c4caf1a5fab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">NVIC_DBG_XFER_REG_R3</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af06d0ea539ab300ffa668a4fd172309e"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R2" ref="af06d0ea539ab300ffa668a4fd172309e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af06d0ea539ab300ffa668a4fd172309e">NVIC_DBG_XFER_REG_R2</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8026cfbb9852c4cb7da0124aa85df72d"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R1" ref="a8026cfbb9852c4cb7da0124aa85df72d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">NVIC_DBG_XFER_REG_R1</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9e8cd85a9488bc73409d050b9d3a648"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_R0" ref="ab9e8cd85a9488bc73409d050b9d3a648" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">NVIC_DBG_XFER_REG_R0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R0. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6e4738712ea442101639a01d747ea507">NVIC_DBG_DATA_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_DATA register.  <a href="#a6e4738712ea442101639a01d747ea507"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a279868e1852f9eb9495a2f77069e8476">NVIC_DBG_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_DATA register.  <a href="#a279868e1852f9eb9495a2f77069e8476"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">NVIC_DBG_INT_HARDERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_INT register.  <a href="#a0ca3971456db78338e5ec4a016fb3d7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8cae2b8bd8ecf494e5936a0d5282882"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_INTERR" ref="af8cae2b8bd8ecf494e5936a0d5282882" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">NVIC_DBG_INT_INTERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on interrupt errors. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad356c275a10a10f48addefd3deedb467"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_BUSERR" ref="ad356c275a10a10f48addefd3deedb467" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad356c275a10a10f48addefd3deedb467">NVIC_DBG_INT_BUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f5482a1c39293c456220007e2f84548"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_STATERR" ref="a1f5482a1c39293c456220007e2f84548" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1f5482a1c39293c456220007e2f84548">NVIC_DBG_INT_STATERR</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on usage fault state. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ca97da8b4964ec35f159f0796e3a42c"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_CHKERR" ref="a2ca97da8b4964ec35f159f0796e3a42c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">NVIC_DBG_INT_CHKERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on usage fault check. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67a25fad3318cec5e95698759837d0a8"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_NOCPERR" ref="a67a25fad3318cec5e95698759837d0a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a67a25fad3318cec5e95698759837d0a8">NVIC_DBG_INT_NOCPERR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on coprocessor error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a762f7d796550d52054f6527de2e57c01"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_MMERR" ref="a762f7d796550d52054f6527de2e57c01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a762f7d796550d52054f6527de2e57c01">NVIC_DBG_INT_MMERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on mem manage fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ded69b901d927ff3dac8863a190fe21"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_RESET" ref="a8ded69b901d927ff3dac8863a190fe21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a8ded69b901d927ff3dac8863a190fe21">NVIC_DBG_INT_RESET</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core reset status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a9437627040bc316ee111994c766de7"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_RSTPENDCLR" ref="a2a9437627040bc316ee111994c766de7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a2a9437627040bc316ee111994c766de7">NVIC_DBG_INT_RSTPENDCLR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending core reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28c92f14c9d7ec05fc41a8e86538bc81"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_RSTPENDING" ref="a28c92f14c9d7ec05fc41a8e86538bc81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">NVIC_DBG_INT_RSTPENDING</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core reset is pending. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15e3344e9fa3a95506c85220e961553a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_RSTVCATCH" ref="a15e3344e9fa3a95506c85220e961553a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a15e3344e9fa3a95506c85220e961553a">NVIC_DBG_INT_RSTVCATCH</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset vector catch. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">NVIC_SW_TRIG_INTID_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SW_TRIG register.  <a href="#a70d5b6689b24a1fa39bb2e42423f4976"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5f102ef013275994a118fc7f99dd9637">NVIC_SW_TRIG_INTID_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SW_TRIG register.  <a href="#a5f102ef013275994a118fc7f99dd9637"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5aac890da4a6eae726524196af667ad8">WATCHDOG_LOAD_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a5aac890da4a6eae726524196af667ad8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c2488c566d164c0b48e07143716dcdd">WATCHDOG_VALUE_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a7c2488c566d164c0b48e07143716dcdd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a867d26d68e4e3974a9f2d61daf3373d4">WATCHDOG_CTL_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a867d26d68e4e3974a9f2d61daf3373d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a458742a7e2973c11e8067065ea51e773">WATCHDOG_ICR_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4000000C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a458742a7e2973c11e8067065ea51e773"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abb6daf025b5cc77a7948e8248623e315">WATCHDOG_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#abb6daf025b5cc77a7948e8248623e315"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a6fa30f11baedfc5a0c5ecb17d565001f">WATCHDOG_MIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a6fa30f11baedfc5a0c5ecb17d565001f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a54f7f1a613ba8793385860945298e8d3">WATCHDOG_TEST_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000418))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a54f7f1a613ba8793385860945298e8d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a769b744a9ad4ee15b42bf24a30a441b3">WATCHDOG_LOCK_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40000C00))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following definitions are deprecated.  <a href="#a769b744a9ad4ee15b42bf24a30a441b3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ae30ee02b755417dea0149e70b4bdeb7f">I2C_SICR_IC</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the I2C_O_SICR register.  <a href="#ae30ee02b755417dea0149e70b4bdeb7f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a00937f64e2dc1c11cf3e544e8b985de4">I2C_SMIS_MIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the I2C_O_SMIS register.  <a href="#a00937f64e2dc1c11cf3e544e8b985de4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#afe19f4e0889582568e348b1496198e2a">I2C_SRIS_RIS</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the I2C_O_SRIS register.  <a href="#afe19f4e0889582568e348b1496198e2a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a25bf5145434cad9c499e9e246134279d">I2C_SIMR_IM</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the I2C_O_SIMR register.  <a href="#a25bf5145434cad9c499e9e246134279d"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5c86c86f231403cf65a680ddd0c71096">ADC_TMLB_CNT_M</a>&#160;&#160;&#160;0x000003C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled.  <a href="#a5c86c86f231403cf65a680ddd0c71096"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a985fa13a4d9bc63766f34ca57d9e767f"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_CONT" ref="a985fa13a4d9bc63766f34ca57d9e767f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a985fa13a4d9bc63766f34ca57d9e767f">ADC_TMLB_CONT</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continuation Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed6d001f995c6f64e37d474c8f198102"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_DIFF" ref="aed6d001f995c6f64e37d474c8f198102" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aed6d001f995c6f64e37d474c8f198102">ADC_TMLB_DIFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Differential Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc92d1c0b4517f7fb178ea62f2e9dde0"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_TS" ref="adc92d1c0b4517f7fb178ea62f2e9dde0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adc92d1c0b4517f7fb178ea62f2e9dde0">ADC_TMLB_TS</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Temp Sensor Sample Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c59416114ff9cdc6d49b05171099834"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_MUX_M" ref="a7c59416114ff9cdc6d49b05171099834" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c59416114ff9cdc6d49b05171099834">ADC_TMLB_MUX_M</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog Input Indicator. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af04eb702aa8fcf94fa13329e9abad087"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_CNT_S" ref="af04eb702aa8fcf94fa13329e9abad087" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af04eb702aa8fcf94fa13329e9abad087">ADC_TMLB_CNT_S</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sample counter shift. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea68e105e29f75eb77360e8561ba0554"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_MUX_S" ref="aea68e105e29f75eb77360e8561ba0554" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aea68e105e29f75eb77360e8561ba0554">ADC_TMLB_MUX_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Input channel number shift. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ee74666493a6f592383bc2a12156612"></a><!-- doxytag: member="lm3s_com.h::ADC_ACTSS_R" ref="a4ee74666493a6f592383bc2a12156612" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4ee74666493a6f592383bc2a12156612">ADC_ACTSS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038000))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fc74dfe9da08e1c1027261889a1ce44"></a><!-- doxytag: member="lm3s_com.h::ADC_RIS_R" ref="a5fc74dfe9da08e1c1027261889a1ce44" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a5fc74dfe9da08e1c1027261889a1ce44">ADC_RIS_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038004))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31ee5ffb882258dc142b634fd155136f"></a><!-- doxytag: member="lm3s_com.h::ADC_IM_R" ref="a31ee5ffb882258dc142b634fd155136f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a31ee5ffb882258dc142b634fd155136f">ADC_IM_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038008))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a409eaa2f66715dca2618acb72b24227a"></a><!-- doxytag: member="lm3s_com.h::ADC_ISC_R" ref="a409eaa2f66715dca2618acb72b24227a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a409eaa2f66715dca2618acb72b24227a">ADC_ISC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003800C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64288d6030f1f4858b1a38f9c86a19e9"></a><!-- doxytag: member="lm3s_com.h::ADC_OSTAT_R" ref="a64288d6030f1f4858b1a38f9c86a19e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a64288d6030f1f4858b1a38f9c86a19e9">ADC_OSTAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038010))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68c49ae49d4563b0664934c06ddf9a48"></a><!-- doxytag: member="lm3s_com.h::ADC_EMUX_R" ref="a68c49ae49d4563b0664934c06ddf9a48" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a68c49ae49d4563b0664934c06ddf9a48">ADC_EMUX_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038014))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54962f446e011534d74f58e0dd18ccd1"></a><!-- doxytag: member="lm3s_com.h::ADC_USTAT_R" ref="a54962f446e011534d74f58e0dd18ccd1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a54962f446e011534d74f58e0dd18ccd1">ADC_USTAT_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038018))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80955cf8a054e9703a068471034fd614"></a><!-- doxytag: member="lm3s_com.h::ADC_SSPRI_R" ref="a80955cf8a054e9703a068471034fd614" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a80955cf8a054e9703a068471034fd614">ADC_SSPRI_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038020))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef7daf7490d2b1124cc545187b834501"></a><!-- doxytag: member="lm3s_com.h::ADC_PSSI_R" ref="aef7daf7490d2b1124cc545187b834501" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aef7daf7490d2b1124cc545187b834501">ADC_PSSI_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038028))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3d275fb23d6f0dd2b819f3b6c045a45"></a><!-- doxytag: member="lm3s_com.h::ADC_SAC_R" ref="ad3d275fb23d6f0dd2b819f3b6c045a45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ad3d275fb23d6f0dd2b819f3b6c045a45">ADC_SAC_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038030))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa59b35eb6f08c1a9ecf1f46a4933a449"></a><!-- doxytag: member="lm3s_com.h::ADC_SSMUX0_R" ref="aa59b35eb6f08c1a9ecf1f46a4933a449" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa59b35eb6f08c1a9ecf1f46a4933a449">ADC_SSMUX0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038040))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97300ff0d57e5c8adb65b6c9930694d5"></a><!-- doxytag: member="lm3s_com.h::ADC_SSCTL0_R" ref="a97300ff0d57e5c8adb65b6c9930694d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a97300ff0d57e5c8adb65b6c9930694d5">ADC_SSCTL0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038044))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66c0edc0c564e325cd1ac229a4429060"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFIFO0_R" ref="a66c0edc0c564e325cd1ac229a4429060" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a66c0edc0c564e325cd1ac229a4429060">ADC_SSFIFO0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038048))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9bfed42b387d6fd2258062dea356b2e"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFSTAT0_R" ref="aa9bfed42b387d6fd2258062dea356b2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa9bfed42b387d6fd2258062dea356b2e">ADC_SSFSTAT0_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003804C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3b1267664c4298dbf8c589559074b26"></a><!-- doxytag: member="lm3s_com.h::ADC_SSMUX1_R" ref="ac3b1267664c4298dbf8c589559074b26" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ac3b1267664c4298dbf8c589559074b26">ADC_SSMUX1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038060))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af324d43de0113dd4b05cb5cf0166be9c"></a><!-- doxytag: member="lm3s_com.h::ADC_SSCTL1_R" ref="af324d43de0113dd4b05cb5cf0166be9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af324d43de0113dd4b05cb5cf0166be9c">ADC_SSCTL1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038064))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d1c9c19d1bf9a95c4b9f2e9e92c094a"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFIFO1_R" ref="a1d1c9c19d1bf9a95c4b9f2e9e92c094a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a1d1c9c19d1bf9a95c4b9f2e9e92c094a">ADC_SSFIFO1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038068))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86937820c017c787779e45fa0bbb6578"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFSTAT1_R" ref="a86937820c017c787779e45fa0bbb6578" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a86937820c017c787779e45fa0bbb6578">ADC_SSFSTAT1_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003806C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af97b30518127acf86784bd19b851568d"></a><!-- doxytag: member="lm3s_com.h::ADC_SSMUX2_R" ref="af97b30518127acf86784bd19b851568d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af97b30518127acf86784bd19b851568d">ADC_SSMUX2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038080))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82961da5aa34040425dbc624824e64ea"></a><!-- doxytag: member="lm3s_com.h::ADC_SSCTL2_R" ref="a82961da5aa34040425dbc624824e64ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a82961da5aa34040425dbc624824e64ea">ADC_SSCTL2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038084))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7df493fd55bb59bc2d5f9dced902c80d"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFIFO2_R" ref="a7df493fd55bb59bc2d5f9dced902c80d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7df493fd55bb59bc2d5f9dced902c80d">ADC_SSFIFO2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038088))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abecd15b2e21727741f1d6b58c6679bfb"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFSTAT2_R" ref="abecd15b2e21727741f1d6b58c6679bfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#abecd15b2e21727741f1d6b58c6679bfb">ADC_SSFSTAT2_R</a>&#160;&#160;&#160;(*((reg32_t *)0x4003808C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17ecdef23d9555d30e7d36ba8fda9993"></a><!-- doxytag: member="lm3s_com.h::ADC_SSMUX3_R" ref="a17ecdef23d9555d30e7d36ba8fda9993" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a17ecdef23d9555d30e7d36ba8fda9993">ADC_SSMUX3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A0))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5621de5b33ea1a2f01de5c67176fc0d"></a><!-- doxytag: member="lm3s_com.h::ADC_SSCTL3_R" ref="ab5621de5b33ea1a2f01de5c67176fc0d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab5621de5b33ea1a2f01de5c67176fc0d">ADC_SSCTL3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A4))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab930021f3e488df5023e693b1abb9847"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFIFO3_R" ref="ab930021f3e488df5023e693b1abb9847" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ab930021f3e488df5023e693b1abb9847">ADC_SSFIFO3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380A8))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4021eeecd27ed997ae763a07b8acbbc8"></a><!-- doxytag: member="lm3s_com.h::ADC_SSFSTAT3_R" ref="a4021eeecd27ed997ae763a07b8acbbc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a4021eeecd27ed997ae763a07b8acbbc8">ADC_SSFSTAT3_R</a>&#160;&#160;&#160;(*((reg32_t *)0x400380AC))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa30083c2861d4144b7d4571d6fbfe9c1"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_R" ref="aa30083c2861d4144b7d4571d6fbfe9c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#aa30083c2861d4144b7d4571d6fbfe9c1">ADC_TMLB_R</a>&#160;&#160;&#160;(*((reg32_t *)0x40038100))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the ADC register offsets. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a466bc6f92d38afe0d7c921a3fe5ddeb8">FLASH_FMC_WRKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the FLASH_FMC register.  <a href="#a466bc6f92d38afe0d7c921a3fe5ddeb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#adeba42b39b4d67bccce7006675b2d4c1">FLASH_FMC_WRKEY_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the FLASH_FMC register.  <a href="#adeba42b39b4d67bccce7006675b2d4c1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#af3aad9686306e285675ff36d8b0d26d4">SYSCTL_DID1_PKG_28SOIC</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the bit fields in the SYSCTL_DID1 register.  <a href="#af3aad9686306e285675ff36d8b0d26d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c284ee431789ac706f8d537537d7f56"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DID1_PKG_48QFP" ref="a7c284ee431789ac706f8d537537d7f56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#a7c284ee431789ac706f8d537537d7f56">SYSCTL_DID1_PKG_48QFP</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">QFP package. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade3a010ab7facc9ad5113862d56029dd"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_R" ref="ade3a010ab7facc9ad5113862d56029dd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__com_8h.html#ade3a010ab7facc9ad5113862d56029dd">NVIC_MPU_R</a>&#160;&#160;&#160;(*((reg32_t *)0xE000ED9C))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecated defines for the NVIC register addresses. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 registers definition. </p>

<p>Definition in file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="a5c86c86f231403cf65a680ddd0c71096"></a><!-- doxytag: member="lm3s_com.h::ADC_TMLB_CNT_M" ref="a5c86c86f231403cf65a680ddd0c71096" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_TMLB_CNT_M&#160;&#160;&#160;0x000003C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the the interpretation of the data in the SSFIFOx when the ADC TMLB is enabled. </p>
<p>register. Continuous Sample Counter </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03288">3288</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac86454a18e1acf389c47b0024d1dc7fb"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_ASRCP_REF" ref="ac86454a18e1acf389c47b0024d1dc7fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL0_ASRCP_REF&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal voltage reference. </p>
<p>(VIREF) </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02004">2004</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae439164d3338969d86951a320e98639"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL0_TOEN" ref="aae439164d3338969d86951a320e98639" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL0_TOEN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACCTL0 register. </p>
<p>Trigger Output Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02000">2000</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afed1d029af20ef9f56aa7baf36a56731"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_ASRCP_REF" ref="afed1d029af20ef9f56aa7baf36a56731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL1_ASRCP_REF&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal voltage reference. </p>
<p>(VIREF) </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02036">2036</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f3405eecafb6c257800ae7361576045"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL1_TOEN" ref="a5f3405eecafb6c257800ae7361576045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL1_TOEN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACCTL1 register. </p>
<p>Trigger Output Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02032">2032</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a256c3e844032d4642f55c38edab9c768"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_ASRCP_REF" ref="a256c3e844032d4642f55c38edab9c768" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL2_ASRCP_REF&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal voltage reference. </p>
<p>(VIREF) </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02068">2068</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f16b00472c335bf9805c6212c0781fb"></a><!-- doxytag: member="lm3s_com.h::COMP_ACCTL2_TOEN" ref="a5f16b00472c335bf9805c6212c0781fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACCTL2_TOEN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACCTL2 register. </p>
<p>Trigger Output Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02064">2064</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0bc91b5f2e9fe02328f846a7aefe62a"></a><!-- doxytag: member="lm3s_com.h::COMP_ACINTEN_IN2" ref="ad0bc91b5f2e9fe02328f846a7aefe62a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACINTEN_IN2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACINTEN register. </p>
<p>Comparator 2 Interrupt Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01973">1973</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87fa7599b2bb3169b98c156b17dbfdd6"></a><!-- doxytag: member="lm3s_com.h::COMP_ACMIS_IN0" ref="a87fa7599b2bb3169b98c156b17dbfdd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACMIS_IN0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Comparator 0 Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01956">1956</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f60d4ad759098ba442a4a982329d75d"></a><!-- doxytag: member="lm3s_com.h::COMP_ACMIS_IN1" ref="a8f60d4ad759098ba442a4a982329d75d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACMIS_IN1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Comparator 1 Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01954">1954</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb80127b665b41214f188445bf139553"></a><!-- doxytag: member="lm3s_com.h::COMP_ACMIS_IN2" ref="aeb80127b665b41214f188445bf139553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACMIS_IN2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACMIS register. </p>
<p>Comparator 2 Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01952">1952</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5bcc4d56f06c595be5746613b0666d9c"></a><!-- doxytag: member="lm3s_com.h::COMP_ACREFCTL_EN" ref="a5bcc4d56f06c595be5746613b0666d9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACREFCTL_EN&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACREFCTL register. </p>
<p>Resistor Ladder Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01983">1983</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7647dd4c6b88871f2f0216df76e24c14"></a><!-- doxytag: member="lm3s_com.h::COMP_ACREFCTL_VREF_S" ref="a7647dd4c6b88871f2f0216df76e24c14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACREFCTL_VREF_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACREFCTL register. </p>
<p>Resistor Ladder Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01986">1986</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5db9e209950fdfd698aab12cba582e55"></a><!-- doxytag: member="lm3s_com.h::COMP_ACRIS_IN2" ref="a5db9e209950fdfd698aab12cba582e55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACRIS_IN2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACRIS register. </p>
<p>Comparator 2 Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01964">1964</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0efa2a6cd92a1aedbcf3b78239f898e"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT0_OVAL" ref="ad0efa2a6cd92a1aedbcf3b78239f898e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACSTAT0_OVAL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACSTAT0 register. </p>
<p>Comparator Output Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01993">1993</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7604b7950717fbc4f930b42811cf59eb"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT1_OVAL" ref="a7604b7950717fbc4f930b42811cf59eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACSTAT1_OVAL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACSTAT1 register. </p>
<p>Comparator Output Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02025">2025</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f1bd0cce10c9b3aafe1538b12b9bc41"></a><!-- doxytag: member="lm3s_com.h::COMP_ACSTAT2_OVAL" ref="a2f1bd0cce10c9b3aafe1538b12b9bc41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMP_ACSTAT2_OVAL&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the COMP_O_ACSTAT2 register. </p>
<p>Comparator Output Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02057">2057</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d823b71d9fc04180cd3d25b4d336fb8"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCIM_PMASK" ref="a0d823b71d9fc04180cd3d25b4d336fb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FCIM_PMASK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FCIM register. </p>
<p>Programming Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02237">2237</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad93ec424487167f9ff9e603c5b7bbea3"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCMISC_AMISC" ref="ad93ec424487167f9ff9e603c5b7bbea3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FCMISC_AMISC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Access Masked Interrupt Status. </p>
<p>and Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02247">2247</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2b3d29b15019a56c3f688bfd6022008"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCMISC_PMISC" ref="ac2b3d29b15019a56c3f688bfd6022008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FCMISC_PMISC&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FCMISC register. </p>
<p>Programming Masked Interrupt Status and Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02245">2245</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51eb3d35354f631f347c43831565ed4f"></a><!-- doxytag: member="lm3s_com.h::FLASH_FCRIS_PRIS" ref="a51eb3d35354f631f347c43831565ed4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FCRIS_PRIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FCRIS register. </p>
<p>Programming Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02229">2229</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad336a0ec160d3146e7e20054ba60e5b1"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMA_OFFSET_M" ref="ad336a0ec160d3146e7e20054ba60e5b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMA_OFFSET_M&#160;&#160;&#160;0x0003FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FMA register. </p>
<p>Address Offset </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02202">2202</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a458329cf018b54b24df85e6de7937c74"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMA_OFFSET_S" ref="a458329cf018b54b24df85e6de7937c74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMA_OFFSET_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FMA register. </p>
<p>Address Offset </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02203">2203</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad459e0bf007541fd064f4a6f85651ede"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_WRKEY" ref="ad459e0bf007541fd064f4a6f85651ede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMC_WRKEY&#160;&#160;&#160;0xA4420000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FMC register. </p>
<p>FLASH write key </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02218">2218</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a466bc6f92d38afe0d7c921a3fe5ddeb8"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_WRKEY_M" ref="a466bc6f92d38afe0d7c921a3fe5ddeb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMC_WRKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the FLASH_FMC register. </p>
<p><a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> Memory Write Key </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03334">3334</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="adeba42b39b4d67bccce7006675b2d4c1"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMC_WRKEY_S" ref="adeba42b39b4d67bccce7006675b2d4c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMC_WRKEY_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the FLASH_FMC register. </p>
<p><a class="el" href="structFlash.html" title="EmbFlash KBlock context structure.">Flash</a> Memory Write Key </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03335">3335</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a012da7995efe1cf42568997b4b5eef63"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMD_DATA_M" ref="a012da7995efe1cf42568997b4b5eef63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMD_DATA_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FMD register. </p>
<p>Data Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02210">2210</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42a9077338767b0f5e1a803a4832f4d6"></a><!-- doxytag: member="lm3s_com.h::FLASH_FMD_DATA_S" ref="a42a9077338767b0f5e1a803a4832f4d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_FMD_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_FMD register. </p>
<p>Data Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02211">2211</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9650a9e5b4c60a46d4890e12fbd8ad5"></a><!-- doxytag: member="lm3s_com.h::FLASH_USECRL_M" ref="ae9650a9e5b4c60a46d4890e12fbd8ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USECRL_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USECRL register. </p>
<p>Microsecond Reload Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02255">2255</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a14a2e6a43f5f57b4f4a214a6a908a26c"></a><!-- doxytag: member="lm3s_com.h::FLASH_USECRL_S" ref="a14a2e6a43f5f57b4f4a214a6a908a26c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USECRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USECRL register. </p>
<p>Microsecond Reload Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02256">2256</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75221299fa2f5e0a147186d14d6dfda0"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_DATA_S" ref="a75221299fa2f5e0a147186d14d6dfda0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERDBG_DATA_S&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERDBG register. </p>
<p>User Debug Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02267">2267</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a6c342f970264c6b9a937553716634d"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERDBG_NW" ref="a6a6c342f970264c6b9a937553716634d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERDBG_NW&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERDBG register. </p>
<p>User Debug Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02263">2263</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43271842ba7036e4019f1f18dd975c9f"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG0_DATA_S" ref="a43271842ba7036e4019f1f18dd975c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERREG0_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERREG0 register. </p>
<p>Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02276">2276</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb81954b6069e8c47f7f52c8bf9ba552"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG0_NW" ref="abb81954b6069e8c47f7f52c8bf9ba552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERREG0_NW&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERREG0 register. </p>
<p>Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02274">2274</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77a1cf727685fed344ca8118369862a7"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG1_DATA_S" ref="a77a1cf727685fed344ca8118369862a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERREG1_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERREG1 register. </p>
<p>Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02285">2285</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a42daabb317ce2711fea5cbc337093dc2"></a><!-- doxytag: member="lm3s_com.h::FLASH_USERREG1_NW" ref="a42daabb317ce2711fea5cbc337093dc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_USERREG1_NW&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the FLASH_USERREG1 register. </p>
<p>Not Written </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02283">2283</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a8d24da26e9cd83edd54f3e55ecfdfd"></a><!-- doxytag: member="lm3s_com.h::GPIO_LOCK_LOCKED" ref="a7a8d24da26e9cd83edd54f3e55ecfdfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKED&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The GPIOCR register is locked. </p>
<p>and may not be modified </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00885">885</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2729303fb14917085444ca7ea9950de0"></a><!-- doxytag: member="lm3s_com.h::GPIO_LOCK_M" ref="a2729303fb14917085444ca7ea9950de0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the GPIO_O_LOCK register. </p>
<p>GPIO Lock </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00882">882</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af305885d06875b30bb291f1112dae07a"></a><!-- doxytag: member="lm3s_com.h::GPIO_LOCK_UNLOCKED" ref="af305885d06875b30bb291f1112dae07a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_UNLOCKED&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The GPIOCR register is unlocked. </p>
<p>and may be modified </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00883">883</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7edc33841545c5e9a806811aef6336ec"></a><!-- doxytag: member="lm3s_com.h::HIB_CTL_VABORT" ref="a7edc33841545c5e9a806811aef6336ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_CTL_VABORT&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_CTL register. </p>
<p>Power Cut Abort Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02121">2121</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a7aca69c08a30303a97495f0ba71554"></a><!-- doxytag: member="lm3s_com.h::HIB_DATA_RTD_M" ref="a2a7aca69c08a30303a97495f0ba71554" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_DATA_RTD_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_DATA register. </p>
<p>Hibernation Module NV Data </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02194">2194</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bba7e38cccf2eca23aa15bdc03cac05"></a><!-- doxytag: member="lm3s_com.h::HIB_DATA_RTD_S" ref="a4bba7e38cccf2eca23aa15bdc03cac05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_DATA_RTD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_DATA register. </p>
<p>Hibernation Module NV Data </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02195">2195</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abc145e1ea496a1e40762b7709589426e"></a><!-- doxytag: member="lm3s_com.h::HIB_IC_EXTW" ref="abc145e1ea496a1e40762b7709589426e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IC_EXTW&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_IC register. </p>
<p>External Wake-Up Masked Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02172">2172</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a449c3f3b696e60e2d18c23016bfd9342"></a><!-- doxytag: member="lm3s_com.h::HIB_IC_LOWBAT" ref="a449c3f3b696e60e2d18c23016bfd9342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IC_LOWBAT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low Battery Voltage Masked. </p>
<p>Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02174">2174</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6ac685f8d22742c21cf46d3b49ed1f7"></a><!-- doxytag: member="lm3s_com.h::HIB_IC_RTCALT0" ref="aa6ac685f8d22742c21cf46d3b49ed1f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IC_RTCALT0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Alert0 Masked Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02178">2178</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90a951aa9e415af505da0fe33d89b2c1"></a><!-- doxytag: member="lm3s_com.h::HIB_IC_RTCALT1" ref="a90a951aa9e415af505da0fe33d89b2c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IC_RTCALT1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Alert1 Masked Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02176">2176</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a5348c9700a495d3ce842065bbf3c03"></a><!-- doxytag: member="lm3s_com.h::HIB_IM_EXTW" ref="a4a5348c9700a495d3ce842065bbf3c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IM_EXTW&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_IM register. </p>
<p>External Wake-Up Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02135">2135</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f179d1fc536a903056cf0b1d6193656"></a><!-- doxytag: member="lm3s_com.h::HIB_IM_LOWBAT" ref="a1f179d1fc536a903056cf0b1d6193656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_IM_LOWBAT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low Battery Voltage Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02136">2136</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7508450bd7ac78026a6f2457c46ef0fb"></a><!-- doxytag: member="lm3s_com.h::HIB_MIS_EXTW" ref="a7508450bd7ac78026a6f2457c46ef0fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_MIS_EXTW&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_MIS register. </p>
<p>External Wake-Up Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02158">2158</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a18b109f31add40dc48699da47f52447c"></a><!-- doxytag: member="lm3s_com.h::HIB_MIS_LOWBAT" ref="a18b109f31add40dc48699da47f52447c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_MIS_LOWBAT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low Battery Voltage Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02160">2160</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8aa3cac13ddc54d281a28e3a1eb4155"></a><!-- doxytag: member="lm3s_com.h::HIB_MIS_RTCALT0" ref="ad8aa3cac13ddc54d281a28e3a1eb4155" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_MIS_RTCALT0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Alert 0 Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02164">2164</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aced02bdcf272c0d0dab0b959c4b09b50"></a><!-- doxytag: member="lm3s_com.h::HIB_MIS_RTCALT1" ref="aced02bdcf272c0d0dab0b959c4b09b50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_MIS_RTCALT1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RTC Alert 1 Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02162">2162</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e7bd1033f53f9974d01b80e85e6a62b"></a><!-- doxytag: member="lm3s_com.h::HIB_RIS_EXTW" ref="a2e7bd1033f53f9974d01b80e85e6a62b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RIS_EXTW&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RIS register. </p>
<p>External Wake-Up Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02146">2146</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae80bd3fdec7d8b9b7fc45ccf0ac60b"></a><!-- doxytag: member="lm3s_com.h::HIB_RIS_LOWBAT" ref="a4ae80bd3fdec7d8b9b7fc45ccf0ac60b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RIS_LOWBAT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low Battery Voltage Raw. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02148">2148</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abf0d4dfb2645386117fc37f95ce544ff"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCC_M" ref="abf0d4dfb2645386117fc37f95ce544ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCC_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCC register. </p>
<p>RTC Counter </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02089">2089</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8db8f88ce498feb11defc5099cc97930"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCC_S" ref="a8db8f88ce498feb11defc5099cc97930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCC_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCC register. </p>
<p>RTC Counter </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02090">2090</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca146e64ab793adbca0f92a70a4e06a"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCLD_M" ref="a0ca146e64ab793adbca0f92a70a4e06a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCLD_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCLD register. </p>
<p>RTC Load </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02113">2113</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28e2953f7f95ef3a874d992e292bf043"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCLD_S" ref="a28e2953f7f95ef3a874d992e292bf043" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCLD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCLD register. </p>
<p>RTC Load </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02114">2114</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fee153663a462e493271d85e86ffaa3"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM0_M" ref="a7fee153663a462e493271d85e86ffaa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCM0_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCM0 register. </p>
<p>RTC Match 0 </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02097">2097</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92d69915f7f90c7ea0e5cfd04f216202"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM0_S" ref="a92d69915f7f90c7ea0e5cfd04f216202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCM0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCM0 register. </p>
<p>RTC Match 0 </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02098">2098</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2da376f0e06aeedd5cef00612fc74392"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM1_M" ref="a2da376f0e06aeedd5cef00612fc74392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCM1_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCM1 register. </p>
<p>RTC Match 1 </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02105">2105</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7bf2751cab1d8548842d6b666c2043b"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCM1_S" ref="aa7bf2751cab1d8548842d6b666c2043b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCM1_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCM1 register. </p>
<p>RTC Match 1 </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02106">2106</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af16748b79165040f312f17865656c7a6"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCT_TRIM_M" ref="af16748b79165040f312f17865656c7a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCT_TRIM_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCT register. </p>
<p>RTC Trim Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02186">2186</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9894869d67e729b79c3f930c254da311"></a><!-- doxytag: member="lm3s_com.h::HIB_RTCT_TRIM_S" ref="a9894869d67e729b79c3f930c254da311" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HIB_RTCT_TRIM_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the HIB_RTCT register. </p>
<p>RTC Trim Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02187">2187</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb4062b6e1079cfa7f9e1d1ddf445c26"></a><!-- doxytag: member="lm3s_com.h::I2C_MCR_SFE" ref="afb4062b6e1079cfa7f9e1d1ddf445c26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MCR_SFE&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MCR register. </p>
<p>I2C Slave Function Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01318">1318</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b8adb0fc36ae5adb02982df1071e878"></a><!-- doxytag: member="lm3s_com.h::I2C_MCS_BUSBSY" ref="a2b8adb0fc36ae5adb02982df1071e878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MCS_BUSBSY&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MCS register. </p>
<p>Bus Busy </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01221">1221</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bfa23e6ed33d58b2e1867396c255fae"></a><!-- doxytag: member="lm3s_com.h::I2C_MDR_DATA_M" ref="a2bfa23e6ed33d58b2e1867396c255fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MDR_DATA_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MDR register. </p>
<p>Data Transferred </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01246">1246</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab717b0dee7d858f8a5ca705eede279fd"></a><!-- doxytag: member="lm3s_com.h::I2C_MDR_DATA_S" ref="ab717b0dee7d858f8a5ca705eede279fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MDR_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MDR register. </p>
<p>Data Transferred </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01247">1247</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4710a62314041659d2dc6e7bd8f8ad92"></a><!-- doxytag: member="lm3s_com.h::I2C_MICR_IC" ref="a4710a62314041659d2dc6e7bd8f8ad92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MICR_IC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MICR register. </p>
<p>Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01311">1311</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf88904c64bf1608f954299b820b79c2"></a><!-- doxytag: member="lm3s_com.h::I2C_MIMR_IM" ref="aaf88904c64bf1608f954299b820b79c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MIMR_IM&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MIMR register. </p>
<p>Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01276">1276</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad61c536a592c71d2ee4e9d76ef4ef5"></a><!-- doxytag: member="lm3s_com.h::I2C_MMIS_MIS" ref="a2ad61c536a592c71d2ee4e9d76ef4ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MMIS_MIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MMIS register. </p>
<p>Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01304">1304</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a015371a2988c3489343ca626d0a7af27"></a><!-- doxytag: member="lm3s_com.h::I2C_MRIS_RIS" ref="a015371a2988c3489343ca626d0a7af27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MRIS_RIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MRIS register. </p>
<p>Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01283">1283</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38438d5cab5618d1a973f045410916be"></a><!-- doxytag: member="lm3s_com.h::I2C_MSA_SA_M" ref="a38438d5cab5618d1a973f045410916be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MSA_SA_M&#160;&#160;&#160;0x000000FE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MSA register. </p>
<p>I2C Slave Address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01194">1194</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec1240e2353cb8761fe683c1062ea19e"></a><!-- doxytag: member="lm3s_com.h::I2C_MSA_SA_S" ref="aec1240e2353cb8761fe683c1062ea19e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MSA_SA_S&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MSA register. </p>
<p>I2C Slave Address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01196">1196</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab3c4b80a2b83c6a405254cf14832910"></a><!-- doxytag: member="lm3s_com.h::I2C_MTPR_TPR_M" ref="aab3c4b80a2b83c6a405254cf14832910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MTPR_TPR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MTPR register. </p>
<p>SCL Clock Period </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01254">1254</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a87e6edbf7828625e0efb72ec82289b75"></a><!-- doxytag: member="lm3s_com.h::I2C_MTPR_TPR_S" ref="a87e6edbf7828625e0efb72ec82289b75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_MTPR_TPR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_MTPR register. </p>
<p>SCL Clock Period </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01255">1255</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3483b0e46cf189ed1d386fa0f18cf328"></a><!-- doxytag: member="lm3s_com.h::I2C_SCSR_FBR" ref="a3483b0e46cf189ed1d386fa0f18cf328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SCSR_FBR&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SCSR register. </p>
<p>First Byte Received </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01211">1211</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a01e09dc5962c06b1d84cbbcf5df1647e"></a><!-- doxytag: member="lm3s_com.h::I2C_SDR_DATA_M" ref="a01e09dc5962c06b1d84cbbcf5df1647e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SDR_DATA_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SDR register. </p>
<p>Data for Transfer </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01238">1238</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae555376a36ca733cdc4de95b23bc16f1"></a><!-- doxytag: member="lm3s_com.h::I2C_SDR_DATA_S" ref="ae555376a36ca733cdc4de95b23bc16f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SDR_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SDR register. </p>
<p>Data for Transfer </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01239">1239</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0de1e1d5485525469027f9e7e5c0949"></a><!-- doxytag: member="lm3s_com.h::I2C_SICR_DATAIC" ref="ac0de1e1d5485525469027f9e7e5c0949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SICR_DATAIC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SICR register. </p>
<p>Data Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01297">1297</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae30ee02b755417dea0149e70b4bdeb7f"></a><!-- doxytag: member="lm3s_com.h::I2C_SICR_IC" ref="ae30ee02b755417dea0149e70b4bdeb7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SICR_IC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the I2C_O_SICR register. </p>
<p>Clear Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03259">3259</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69b55d528b7d32738bf36b7abcc33cb7"></a><!-- doxytag: member="lm3s_com.h::I2C_SIMR_DATAIM" ref="a69b55d528b7d32738bf36b7abcc33cb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SIMR_DATAIM&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SIMR register. </p>
<p>Data Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01262">1262</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25bf5145434cad9c499e9e246134279d"></a><!-- doxytag: member="lm3s_com.h::I2C_SIMR_IM" ref="a25bf5145434cad9c499e9e246134279d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SIMR_IM&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the I2C_O_SIMR register. </p>
<p>Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03280">3280</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4bdc3a701becc9d04ce76daa83fb2b6"></a><!-- doxytag: member="lm3s_com.h::I2C_SMIS_DATAMIS" ref="ab4bdc3a701becc9d04ce76daa83fb2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SMIS_DATAMIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SMIS register. </p>
<p>Data Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01290">1290</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00937f64e2dc1c11cf3e544e8b985de4"></a><!-- doxytag: member="lm3s_com.h::I2C_SMIS_MIS" ref="a00937f64e2dc1c11cf3e544e8b985de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SMIS_MIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the I2C_O_SMIS register. </p>
<p>Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03266">3266</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a936d25a2651630b37da12616c8040b18"></a><!-- doxytag: member="lm3s_com.h::I2C_SOAR_OAR_M" ref="a936d25a2651630b37da12616c8040b18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SOAR_OAR_M&#160;&#160;&#160;0x0000007F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SOAR register. </p>
<p>I2C Slave Own Address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01203">1203</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a813a99af5d2a9dd6bda4ef9e351b883e"></a><!-- doxytag: member="lm3s_com.h::I2C_SOAR_OAR_S" ref="a813a99af5d2a9dd6bda4ef9e351b883e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SOAR_OAR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SOAR register. </p>
<p>I2C Slave Own Address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01204">1204</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a494bc007fd396e59cd9336cd726f7736"></a><!-- doxytag: member="lm3s_com.h::I2C_SRIS_DATARIS" ref="a494bc007fd396e59cd9336cd726f7736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SRIS_DATARIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the I2C_O_SRIS register. </p>
<p>Data Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01269">1269</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe19f4e0889582568e348b1496198e2a"></a><!-- doxytag: member="lm3s_com.h::I2C_SRIS_RIS" ref="afe19f4e0889582568e348b1496198e2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_SRIS_RIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the I2C_O_SRIS register. </p>
<p>Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03273">3273</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec106857be206a285088cd024fdeb3b9"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE0_INT31" ref="aec106857be206a285088cd024fdeb3b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ACTIVE0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ACTIVE0 register. </p>
<p>Interrupt 31 active </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02635">2635</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2114b41a9c953c0635de066b18f2681"></a><!-- doxytag: member="lm3s_com.h::NVIC_ACTIVE1_INT59" ref="ae2114b41a9c953c0635de066b18f2681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ACTIVE1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ACTIVE1 register. </p>
<p>Interrupt 59 active </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02673">2673</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdb75ec984c195e6492fbfbd981a301a"></a><!-- doxytag: member="lm3s_com.h::NVIC_APINT_VECTKEY_M" ref="abdb75ec984c195e6492fbfbd981a301a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_APINT_VECTKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_APINT register. </p>
<p>Vector key mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02898">2898</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1869b258a1afeac238e17c3798abb67e"></a><!-- doxytag: member="lm3s_com.h::NVIC_CFG_CTRL_BFHFNMIGN" ref="a1869b258a1afeac238e17c3798abb67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CFG_CTRL_BFHFNMIGN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_CFG_CTRL register. </p>
<p>Ignore bus fault in NMI/fault </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02928">2928</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0c9771bddef6b1f591f4067b3d62829"></a><!-- doxytag: member="lm3s_com.h::NVIC_CPUID_IMP_M" ref="ae0c9771bddef6b1f591f4067b3d62829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CPUID_IMP_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_CPUID register. </p>
<p>Implementer </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02861">2861</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68296dafc8d10affd3c6e588f696f86d"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_DBGKEY_M" ref="a68296dafc8d10affd3c6e588f696f86d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_CTRL_DBGKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_CTRL register. </p>
<p>Debug key mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03155">3155</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43f6f9a141f548044d9181ea4c47314f"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_CTRL_S_RETIRE_ST" ref="a43f6f9a141f548044d9181ea4c47314f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_CTRL_S_RETIRE_ST&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Core has executed insruction. </p>
<p>since last read </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03159">3159</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e4738712ea442101639a01d747ea507"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_DATA_M" ref="a6e4738712ea442101639a01d747ea507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_DATA_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_DATA register. </p>
<p>Data temporary cache </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03207">3207</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a279868e1852f9eb9495a2f77069e8476"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_DATA_S" ref="a279868e1852f9eb9495a2f77069e8476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_DATA register. </p>
<p>Data temporary cache </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03208">3208</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca3971456db78338e5ec4a016fb3d7d"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_INT_HARDERR" ref="a0ca3971456db78338e5ec4a016fb3d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_INT_HARDERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_INT register. </p>
<p>Debug trap on hard fault </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03215">3215</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4363f1b140a394d4546d87362b35184a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DBG_XFER_REG_WNR" ref="a4363f1b140a394d4546d87362b35184a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_XFER_REG_WNR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_XFER register. </p>
<p>Write or not read </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03178">3178</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93f826da80120f07618b34762ee8452a"></a><!-- doxytag: member="lm3s_com.h::NVIC_DEBUG_STAT_EXTRNL" ref="a93f826da80120f07618b34762ee8452a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DEBUG_STAT_EXTRNL&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DEBUG_STAT register. </p>
<p>EDBGRQ asserted </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03029">3029</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa223791eb605c77e64bee563f619ed08"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS0_INT31" ref="aa223791eb605c77e64bee563f619ed08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DIS0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DIS0 register. </p>
<p>Interrupt 31 disable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02419">2419</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23f44682afd695756a4d39d68b9b5fa9"></a><!-- doxytag: member="lm3s_com.h::NVIC_DIS1_INT59" ref="a23f44682afd695756a4d39d68b9b5fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DIS1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DIS1 register. </p>
<p>Interrupt 59 disable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02457">2457</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3701d7d2844c65e46db1de64bbfb4630"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN0_INT31" ref="a3701d7d2844c65e46db1de64bbfb4630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EN0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_EN0 register. </p>
<p>Interrupt 31 enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02347">2347</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a376ac6429b28667a29438e73beed9606"></a><!-- doxytag: member="lm3s_com.h::NVIC_EN1_INT59" ref="a376ac6429b28667a29438e73beed9606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EN1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_EN1 register. </p>
<p>Interrupt 59 enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02385">2385</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7c2eb94b64c455ed85e02b8e2bb0f3c"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_ADDR_M" ref="aa7c2eb94b64c455ed85e02b8e2bb0f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_ADDR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_ADDR register. </p>
<p>Data bus fault address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03049">3049</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5a55dd1c82edcc1dd01451b6d31fa8a"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_ADDR_S" ref="ac5a55dd1c82edcc1dd01451b6d31fa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_ADDR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_ADDR register. </p>
<p>Data bus fault address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03050">3050</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa22ab061fbf699bd28c7e9bc62dc4ac7"></a><!-- doxytag: member="lm3s_com.h::NVIC_FAULT_STAT_DIV0" ref="aa22ab061fbf699bd28c7e9bc62dc4ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_STAT_DIV0&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_STAT register. </p>
<p>Divide by zero fault </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02995">2995</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab879f6b7a23fb6bfb4938b559c531f7a"></a><!-- doxytag: member="lm3s_com.h::NVIC_HFAULT_STAT_DBG" ref="ab879f6b7a23fb6bfb4938b559c531f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HFAULT_STAT_DBG&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_HFAULT_STAT register. </p>
<p>Debug event </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03019">3019</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea4f67673295ceba8609abe489788bef"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_NMI_SET" ref="aea4f67673295ceba8609abe489788bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_NMI_SET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02871">2871</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6719482b0c5085d545ca978558fbee4"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_VEC_ACT_S" ref="ae6719482b0c5085d545ca978558fbee4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_VEC_ACT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02882">2882</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0926021d7eb8cf938ba54fdde6344ad2"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_CTRL_VEC_PEN_S" ref="a0926021d7eb8cf938ba54fdde6344ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_VEC_PEN_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02881">2881</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d11842a20c7ea883fbdae0f1010bd8b"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_TYPE_LINES_M" ref="a0d11842a20c7ea883fbdae0f1010bd8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_TYPE_LINES_M&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_TYPE register. </p>
<p>Number of interrupt lines (x32) </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02302">2302</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a199868ec52f5d31e4f67a22ba5e349d3"></a><!-- doxytag: member="lm3s_com.h::NVIC_INT_TYPE_LINES_S" ref="a199868ec52f5d31e4f67a22ba5e349d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_TYPE_LINES_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_TYPE register. </p>
<p>Number of interrupt lines (x32) </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02303">2303</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace7f1ad63582bbc8a8cda16fcfe474bd"></a><!-- doxytag: member="lm3s_com.h::NVIC_MM_ADDR_M" ref="ace7f1ad63582bbc8a8cda16fcfe474bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MM_ADDR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MM_ADDR register. </p>
<p>Data fault address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03040">3040</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae97e506a4c3a000404eba591e912292c"></a><!-- doxytag: member="lm3s_com.h::NVIC_MM_ADDR_S" ref="ae97e506a4c3a000404eba591e912292c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MM_ADDR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MM_ADDR register. </p>
<p>Data fault address </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03041">3041</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc7edf595afbcc2f9488bdb6a8b21d3f"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_ATTR_M" ref="afc7edf595afbcc2f9488bdb6a8b21d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_ATTR_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_ATTR register. </p>
<p>Attributes </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03097">3097</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b81d3f15160fc142808d9d136e1abe2"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_ADDR_M" ref="a4b81d3f15160fc142808d9d136e1abe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_ADDR_M&#160;&#160;&#160;0xFFFFFFE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03086">3086</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0dcdc96094e8a171955012d1955504ac"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_ADDR_S" ref="a0dcdc96094e8a171955012d1955504ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_ADDR_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03089">3089</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a698b0ae428668888743a4ffbdc952734"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_BASE_REGION_S" ref="a698b0ae428668888743a4ffbdc952734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_REGION_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03090">3090</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69c4490fe60370a7c4a906e4f35817d0"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_CTRL_PRIVDEFEN" ref="a69c4490fe60370a7c4a906e4f35817d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_CTRL_PRIVDEFEN&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_CTRL register. </p>
<p>MPU default region in priv mode </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03068">3068</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6d4c98fb1bd153bda12fb3f0333c62d"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_NUMBER_M" ref="ab6d4c98fb1bd153bda12fb3f0333c62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_NUMBER_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_NUMBER register. </p>
<p>MPU region to access </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03078">3078</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9943ff28a94bb332cabb47e01a79fa7f"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_NUMBER_S" ref="a9943ff28a94bb332cabb47e01a79fa7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_NUMBER_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_NUMBER register. </p>
<p>MPU region to access </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03079">3079</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68af7d0238520f4f2fe971bdc91e566b"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_DREGION_S" ref="a68af7d0238520f4f2fe971bdc91e566b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_DREGION_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03061">3061</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3506773e833b91ca7bba7042fa0dfe5c"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_IREGION_M" ref="a3506773e833b91ca7bba7042fa0dfe5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_IREGION_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03057">3057</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ca9c39453044485c47d0d78d9c9e3bf"></a><!-- doxytag: member="lm3s_com.h::NVIC_MPU_TYPE_IREGION_S" ref="a8ca9c39453044485c47d0d78d9c9e3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_IREGION_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03060">3060</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a0630a823b1b1dc10debe9f0fe7f06"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND0_INT31" ref="a94a0630a823b1b1dc10debe9f0fe7f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PEND0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PEND0 register. </p>
<p>Interrupt 31 pend </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02491">2491</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a089a1c009147478d35b21480413402b7"></a><!-- doxytag: member="lm3s_com.h::NVIC_PEND1_INT59" ref="a089a1c009147478d35b21480413402b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PEND1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PEND1 register. </p>
<p>Interrupt 59 pend </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02529">2529</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23301637d3f348074601b43fd34d96f4"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT0_S" ref="a23301637d3f348074601b43fd34d96f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02714">2714</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0b2f337ff415ff15c1748b4dc8d492b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT1_S" ref="ad0b2f337ff415ff15c1748b4dc8d492b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT1_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02713">2713</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3e2f3fdcad83367cd4b7479f0d0bd19"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT2_S" ref="ad3e2f3fdcad83367cd4b7479f0d0bd19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT2_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02712">2712</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8466b4896505f5a3739fbdbfa6a91736"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT3_M" ref="a8466b4896505f5a3739fbdbfa6a91736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT3_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02707">2707</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a034cf668b94934f8a98f518b31d24a4e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI0_INT3_S" ref="a034cf668b94934f8a98f518b31d24a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT3_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02711">2711</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade7bdcbd333fe7c440c3322cd2e7ff5f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT40_S" ref="ade7bdcbd333fe7c440c3322cd2e7ff5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT40_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02854">2854</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af036b7a8023692d618ff7fc8c15ff14a"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT41_S" ref="af036b7a8023692d618ff7fc8c15ff14a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT41_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02853">2853</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a0494dd5c35c410e5d813435f0073a0"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT42_S" ref="a8a0494dd5c35c410e5d813435f0073a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT42_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02852">2852</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70279393b256510b8c8beed7d209af64"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT43_M" ref="a70279393b256510b8c8beed7d209af64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT43_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02847">2847</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad24a8949ccaa0a2d23140d63e3ad1148"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI10_INT43_S" ref="ad24a8949ccaa0a2d23140d63e3ad1148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT43_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02851">2851</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3da0f0f48c82e89babc6ff61ea65fe3a"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT4_S" ref="a3da0f0f48c82e89babc6ff61ea65fe3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT4_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02728">2728</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2438af5ab5b9f37a53ea1d48b5778e2"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT5_S" ref="af2438af5ab5b9f37a53ea1d48b5778e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT5_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02727">2727</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d1cd02fd3f87c99f1317720d62d5699"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT6_S" ref="a0d1cd02fd3f87c99f1317720d62d5699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT6_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02726">2726</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa26a6ed061a9e2607d08089792517059"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT7_M" ref="aa26a6ed061a9e2607d08089792517059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT7_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02721">2721</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a689b2888a9fa6a14fb0cfe79f6f487f6"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI1_INT7_S" ref="a689b2888a9fa6a14fb0cfe79f6f487f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT7_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02725">2725</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70dac7f06886f479705b86c10542c8f2"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT10_S" ref="a70dac7f06886f479705b86c10542c8f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT10_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02740">2740</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3010874f18446972187cb1dd29f5b9b"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT11_M" ref="af3010874f18446972187cb1dd29f5b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT11_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02735">2735</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6251f82618d37a240fa75879eb8ef325"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT11_S" ref="a6251f82618d37a240fa75879eb8ef325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT11_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02739">2739</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fb137b8a31bcbec0d2b4ae0fd7a5822"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT8_S" ref="a8fb137b8a31bcbec0d2b4ae0fd7a5822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT8_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02742">2742</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a499c09d37c34ae949dfa1289d3efa722"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI2_INT9_S" ref="a499c09d37c34ae949dfa1289d3efa722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT9_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02741">2741</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba65741cbc30f8d6bc0be773ece9d3a4"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT12_S" ref="aba65741cbc30f8d6bc0be773ece9d3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT12_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02756">2756</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad163a9c5c190bc39399c8829f7114db1"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT13_S" ref="ad163a9c5c190bc39399c8829f7114db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT13_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02755">2755</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace8df69c60aa6634905c2ac7ec6aa6f9"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT14_S" ref="ace8df69c60aa6634905c2ac7ec6aa6f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT14_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02754">2754</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae103697609027349515ef1d9842f160"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT15_M" ref="aae103697609027349515ef1d9842f160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT15_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02749">2749</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6950fd8426b90d162f4931937b60ed60"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI3_INT15_S" ref="a6950fd8426b90d162f4931937b60ed60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT15_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02753">2753</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af820c9ffdb950781bcfb79dca3df2430"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT16_S" ref="af820c9ffdb950781bcfb79dca3df2430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT16_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02770">2770</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af52d01568aad6aab128b957343828e74"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT17_S" ref="af52d01568aad6aab128b957343828e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT17_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02769">2769</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa72c2b861b4d8a1dd03f2c9e33b1b119"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT18_S" ref="aa72c2b861b4d8a1dd03f2c9e33b1b119" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT18_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02768">2768</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a822572d7d360d613719f25a5f8edd3"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT19_M" ref="a1a822572d7d360d613719f25a5f8edd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT19_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02763">2763</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8693e825b53e319b7b3215bf10de7ec"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI4_INT19_S" ref="ab8693e825b53e319b7b3215bf10de7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT19_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02767">2767</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55aa271d719398a0d42fcff2cf68ceab"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT20_S" ref="a55aa271d719398a0d42fcff2cf68ceab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT20_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02784">2784</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ca7f3802f9f684987e6b1f6637a4269"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT21_S" ref="a9ca7f3802f9f684987e6b1f6637a4269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT21_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02783">2783</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cbb1134fb7df3ad88ed2440344cdd00"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT22_S" ref="a3cbb1134fb7df3ad88ed2440344cdd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT22_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02782">2782</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5d783e3732a43c9a861602273cee6e5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT23_M" ref="ad5d783e3732a43c9a861602273cee6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT23_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02777">2777</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69a738033b0ffb62b9925c6af6f5d8e0"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI5_INT23_S" ref="a69a738033b0ffb62b9925c6af6f5d8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT23_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02781">2781</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2dcbdcd865d09d36a25b01ea88d7371"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT24_S" ref="ae2dcbdcd865d09d36a25b01ea88d7371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT24_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02798">2798</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85b268747cde5af52175bd597b56ad24"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT25_S" ref="a85b268747cde5af52175bd597b56ad24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT25_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02797">2797</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9db1528737b961a94d841fc26f8bbe9e"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT26_S" ref="a9db1528737b961a94d841fc26f8bbe9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT26_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02796">2796</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1db9bf4834f5e2593a8aca5bb33bc10c"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT27_M" ref="a1db9bf4834f5e2593a8aca5bb33bc10c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT27_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02791">2791</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44b20008d368f9236ac7689e8d3eb5eb"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI6_INT27_S" ref="a44b20008d368f9236ac7689e8d3eb5eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT27_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02795">2795</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9809bb67d2e489e11272dffdb4a4e0db"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT28_S" ref="a9809bb67d2e489e11272dffdb4a4e0db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT28_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02812">2812</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a40aaba0fa456ab3192787e66e8a9af"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT29_S" ref="a2a40aaba0fa456ab3192787e66e8a9af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT29_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02811">2811</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4f22774f2d187efd3de0ae2365be962"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT30_S" ref="af4f22774f2d187efd3de0ae2365be962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT30_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02810">2810</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace80ea8eb44638a7a4a71b82c758785d"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT31_M" ref="ace80ea8eb44638a7a4a71b82c758785d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT31_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02805">2805</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3072a07f9934fe505c95a10b8cf2682"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI7_INT31_S" ref="ab3072a07f9934fe505c95a10b8cf2682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT31_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02809">2809</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa045100dc06bca9dc5ad8f038018fa8f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT32_S" ref="aa045100dc06bca9dc5ad8f038018fa8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02826">2826</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a772612a2cb406c0774cbd00a5b8629d5"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT33_S" ref="a772612a2cb406c0774cbd00a5b8629d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT33_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02825">2825</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21aaa94a1e46175bf67af7fa47d78102"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT34_S" ref="a21aaa94a1e46175bf67af7fa47d78102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT34_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02824">2824</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5b16f46cc8facf3e0818210a2fd54fb"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT35_M" ref="af5b16f46cc8facf3e0818210a2fd54fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT35_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02819">2819</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1605a37283cf69e19eb673caac04924d"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI8_INT35_S" ref="a1605a37283cf69e19eb673caac04924d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT35_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02823">2823</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab13e4613bf1aab9547b674ff022bb938"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT36_S" ref="ab13e4613bf1aab9547b674ff022bb938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT36_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02840">2840</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7cc59a0d4600c4e5a98fc72cb47e90de"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT37_S" ref="a7cc59a0d4600c4e5a98fc72cb47e90de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT37_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02839">2839</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa41eb929a7096ade583f5c3a9fd155fa"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT38_S" ref="aa41eb929a7096ade583f5c3a9fd155fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT38_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02838">2838</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf3bf0895ed6a29e5219f0bdbdaa6495"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT39_M" ref="adf3bf0895ed6a29e5219f0bdbdaa6495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT39_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02833">2833</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8fdd1eb98380214abb8385d6c13eb1f"></a><!-- doxytag: member="lm3s_com.h::NVIC_PRI9_INT39_S" ref="ab8fdd1eb98380214abb8385d6c13eb1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT39_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02837">2837</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac26764c333259ec44475d0252d231e85"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CAL_NOREF" ref="ac26764c333259ec44475d0252d231e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CAL_NOREF&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CAL register. </p>
<p>No reference clock </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02337">2337</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade3e95cc6cdcfebce18bc1d7814971a8"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CAL_ONEMS_S" ref="ade3e95cc6cdcfebce18bc1d7814971a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CAL_ONEMS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CAL register. </p>
<p>No reference clock </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02340">2340</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3046d95603d6bf78a76ebae31b9dc2d0"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CTRL_COUNT" ref="a3046d95603d6bf78a76ebae31b9dc2d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CTRL_COUNT&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CTRL register. </p>
<p>Count flag </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02310">2310</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfa787fd3be98c2f2142bfd58fc32e20"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CURRENT_M" ref="acfa787fd3be98c2f2142bfd58fc32e20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CURRENT_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CURRENT register. </p>
<p>Counter current value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02329">2329</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae84004a0580f5e245034804b9fc28795"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_CURRENT_S" ref="ae84004a0580f5e245034804b9fc28795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CURRENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CURRENT register. </p>
<p>Counter current value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02330">2330</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4be427c338d1f3929a136a2774c4d7e"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_RELOAD_M" ref="aa4be427c338d1f3929a136a2774c4d7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_RELOAD_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_RELOAD register. </p>
<p>Counter load value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02320">2320</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa38c0fe2abc113dcbc042dfa5bdffd8a"></a><!-- doxytag: member="lm3s_com.h::NVIC_ST_RELOAD_S" ref="aa38c0fe2abc113dcbc042dfa5bdffd8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_RELOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_RELOAD register. </p>
<p>Counter load value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02321">2321</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70d5b6689b24a1fa39bb2e42423f4976"></a><!-- doxytag: member="lm3s_com.h::NVIC_SW_TRIG_INTID_M" ref="a70d5b6689b24a1fa39bb2e42423f4976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SW_TRIG_INTID_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SW_TRIG register. </p>
<p>Interrupt to trigger </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03232">3232</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f102ef013275994a118fc7f99dd9637"></a><!-- doxytag: member="lm3s_com.h::NVIC_SW_TRIG_INTID_S" ref="a5f102ef013275994a118fc7f99dd9637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SW_TRIG_INTID_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SW_TRIG register. </p>
<p>Interrupt to trigger </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03233">3233</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca1d1e673029659b8321da49bc8cbe0"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_CTRL_SEVONPEND" ref="a6ca1d1e673029659b8321da49bc8cbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_CTRL_SEVONPEND&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_CTRL register. </p>
<p>Wakeup on pend </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02919">2919</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4404ef076d28cc5184330ff925aed0fe"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_HND_CTRL_USAGE" ref="a4404ef076d28cc5184330ff925aed0fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_HND_CTRL_USAGE&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_HND_CTRL register. </p>
<p>Usage fault enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02976">2976</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af16569882033ff712bca19d859f25631"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_BUS_S" ref="af16569882033ff712bca19d859f25631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_BUS_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02945">2945</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="acba61a2b03b4c8f5c0de3b83f87a2a52"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_MEM_S" ref="acba61a2b03b4c8f5c0de3b83f87a2a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_MEM_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02946">2946</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c9b87be09977815235986984792e336"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_RES_M" ref="a7c9b87be09977815235986984792e336" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_RES_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02940">2940</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa62e23f37d70b4a77b2536e511943b79"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI1_USAGE_S" ref="aa62e23f37d70b4a77b2536e511943b79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_USAGE_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02944">2944</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac701a8694bc2793f6bc5c5ab6a8955c5"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI2_SVC_M" ref="ac701a8694bc2793f6bc5c5ab6a8955c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI2_SVC_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI2 register. </p>
<p>Priority of SVCall handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02953">2953</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7453edee24350f9ab6f02fe8d3c51164"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI2_SVC_S" ref="a7453edee24350f9ab6f02fe8d3c51164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI2_SVC_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI2 register. </p>
<p>Priority of SVCall handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02955">2955</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe4a352626d64fe88f3e090d9081b76b"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_DEBUG_S" ref="afe4a352626d64fe88f3e090d9081b76b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_DEBUG_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02968">2968</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9068daf1d3e385906ec3619cd2b31c"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_PENDSV_S" ref="a1a9068daf1d3e385906ec3619cd2b31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_PENDSV_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02967">2967</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12b94f108194f3410a4c62920740085a"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_TICK_M" ref="a12b94f108194f3410a4c62920740085a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_TICK_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02962">2962</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae97b0ece905880f0faa4cd03b7e3341"></a><!-- doxytag: member="lm3s_com.h::NVIC_SYS_PRI3_TICK_S" ref="aae97b0ece905880f0faa4cd03b7e3341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_TICK_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02966">2966</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f550d84b8ac905d4537e18117ed1f23"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND0_INT31" ref="a0f550d84b8ac905d4537e18117ed1f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UNPEND0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_UNPEND0 register. </p>
<p>Interrupt 31 unpend </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02563">2563</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a054104294fb57ef55eb0e3660326d8fa"></a><!-- doxytag: member="lm3s_com.h::NVIC_UNPEND1_INT59" ref="a054104294fb57ef55eb0e3660326d8fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UNPEND1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_UNPEND1 register. </p>
<p>Interrupt 59 unpend </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02601">2601</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa78329126a57c3608f2ceef819b88971"></a><!-- doxytag: member="lm3s_com.h::NVIC_VTABLE_BASE" ref="aa78329126a57c3608f2ceef819b88971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_VTABLE_BASE&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_VTABLE register. </p>
<p>Vector table base </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02889">2889</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfced2f5369b0f99addb86cc423ec07a"></a><!-- doxytag: member="lm3s_com.h::NVIC_VTABLE_OFFSET_S" ref="abfced2f5369b0f99addb86cc423ec07a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_VTABLE_OFFSET_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_VTABLE register. </p>
<p>Vector table base </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l02891">2891</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd552489fa90d6d2a6c9bcd8c847657f"></a><!-- doxytag: member="lm3s_com.h::PWM_CTL_GLOBALSYNC2" ref="afd552489fa90d6d2a6c9bcd8c847657f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_CTL_GLOBALSYNC2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_CTL register. </p>
<p>Update PWM Generator 2 </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01327">1327</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6098cd10dc189827f88cb6a7aad9060"></a><!-- doxytag: member="lm3s_com.h::PWM_ENABLE_PWM5EN" ref="ab6098cd10dc189827f88cb6a7aad9060" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ENABLE_PWM5EN&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_ENABLE register. </p>
<p>PWM5 Output Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01345">1345</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a92ea4c7be5095e6e816d7021eb809787"></a><!-- doxytag: member="lm3s_com.h::PWM_FAULT_FAULT5" ref="a92ea4c7be5095e6e816d7021eb809787" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_FAULT_FAULT5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_FAULT register. </p>
<p>PWM5 Fault </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01369">1369</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80ef9abede81c1fdb4a74f13fba2f7ec"></a><!-- doxytag: member="lm3s_com.h::PWM_INTEN_INTFAULT" ref="a80ef9abede81c1fdb4a74f13fba2f7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INTEN_INTFAULT&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_INTEN register. </p>
<p>Fault Interrupt Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01381">1381</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a500e3ffcde1f0768d3780657878aa2ef"></a><!-- doxytag: member="lm3s_com.h::PWM_INVERT_PWM5INV" ref="a500e3ffcde1f0768d3780657878aa2ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_INVERT_PWM5INV&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_INVERT register. </p>
<p>Invert PWM5 <a class="el" href="structSignal.html" title="Signal structure.">Signal</a> </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01357">1357</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50344e696306b58690755e8d54ed4be5"></a><!-- doxytag: member="lm3s_com.h::PWM_ISC_INTFAULT" ref="a50344e696306b58690755e8d54ed4be5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_ISC_INTFAULT&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_ISC register. </p>
<p>Fault Interrupt Asserted </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01401">1401</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3f93fe157e9989bef14b7dc994f2c1b"></a><!-- doxytag: member="lm3s_com.h::PWM_RIS_INTFAULT" ref="ac3f93fe157e9989bef14b7dc994f2c1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_RIS_INTFAULT&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_RIS register. </p>
<p>Fault Interrupt Asserted </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01391">1391</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a508d792640b1ddf1fd18bc0c5e575cbb"></a><!-- doxytag: member="lm3s_com.h::PWM_STATUS_FAULT" ref="a508d792640b1ddf1fd18bc0c5e575cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_STATUS_FAULT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_STATUS register. </p>
<p>Fault Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01411">1411</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5dac600c989d7a3f2fb558697bd98aa3"></a><!-- doxytag: member="lm3s_com.h::PWM_SYNC_SYNC2" ref="a5dac600c989d7a3f2fb558697bd98aa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_SYNC_SYNC2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_SYNC register. </p>
<p>Reset Generator 2 Counter </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01336">1336</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc676b0e0e81f4119b29bee4f75ee1da"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CMPA_M" ref="afc676b0e0e81f4119b29bee4f75ee1da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_CMPA_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_CMPA register. </p>
<p>Comparator A Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01496">1496</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d244613a9f56f65117db0194a3ef6da"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CMPA_S" ref="a7d244613a9f56f65117db0194a3ef6da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_CMPA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_CMPA register. </p>
<p>Comparator A Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01497">1497</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c7c975c9e72a5bb8a04e63eccdd5073"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CMPB_M" ref="a3c7c975c9e72a5bb8a04e63eccdd5073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_CMPB_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_CMPB register. </p>
<p>Comparator B Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01504">1504</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5189cec560be9446999a5c5e0248219a"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CMPB_S" ref="a5189cec560be9446999a5c5e0248219a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_CMPB_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_CMPB register. </p>
<p>Comparator B Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01505">1505</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="adc60243d168f2bbdc9f7c30579291644"></a><!-- doxytag: member="lm3s_com.h::PWM_X_COUNT_M" ref="adc60243d168f2bbdc9f7c30579291644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_COUNT_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_COUNT register. </p>
<p>Counter Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01488">1488</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4be7b4259d32b7fa278b58274bdce682"></a><!-- doxytag: member="lm3s_com.h::PWM_X_COUNT_S" ref="a4be7b4259d32b7fa278b58274bdce682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_COUNT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_COUNT register. </p>
<p>Counter Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01489">1489</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e608213744e870d4efdd62385c70da4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_CTL_CMPBUPD" ref="a2e608213744e870d4efdd62385c70da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_CTL_CMPBUPD&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_CTL register. </p>
<p>Comparator B Update Mode </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01418">1418</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab163da9a3bbe119198faae71c507a08e"></a><!-- doxytag: member="lm3s_com.h::PWM_X_DBCTL_ENABLE" ref="ab163da9a3bbe119198faae71c507a08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_DBCTL_ENABLE&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_DBCTL register. </p>
<p>Dead-Band Generator Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01584">1584</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b898071d5b0068c59454d86b1fd706e"></a><!-- doxytag: member="lm3s_com.h::PWM_X_DBFALL_DELAY_M" ref="a7b898071d5b0068c59454d86b1fd706e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_DBFALL_DELAY_M&#160;&#160;&#160;0x00000FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_DBFALL register. </p>
<p>Dead-Band Fall Delay </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01599">1599</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5781c36c6a5cdfd098a0eee288779ba"></a><!-- doxytag: member="lm3s_com.h::PWM_X_DBFALL_DELAY_S" ref="ad5781c36c6a5cdfd098a0eee288779ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_DBFALL_DELAY_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_DBFALL register. </p>
<p>Dead-Band Fall Delay </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01600">1600</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d92bb558f8d4104bbdcf0ce9af444cb"></a><!-- doxytag: member="lm3s_com.h::PWM_X_DBRISE_DELAY_M" ref="a4d92bb558f8d4104bbdcf0ce9af444cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_DBRISE_DELAY_M&#160;&#160;&#160;0x00000FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_DBRISE register. </p>
<p>Dead-Band Rise Delay </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01591">1591</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99b0e5d546411d348467ec426cd6ffa4"></a><!-- doxytag: member="lm3s_com.h::PWM_X_DBRISE_DELAY_S" ref="a99b0e5d546411d348467ec426cd6ffa4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_DBRISE_DELAY_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_DBRISE register. </p>
<p>Dead-Band Rise Delay </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01592">1592</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c01a8b327f9c7f01bc73aa3cefceb5d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENA_ACTCMPBD_M" ref="a3c01a8b327f9c7f01bc73aa3cefceb5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_GENA_ACTCMPBD_M&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_GENA register. </p>
<p>Action for Comparator B Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01512">1512</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2daadcb1abcf2a67cb2637cce1f91048"></a><!-- doxytag: member="lm3s_com.h::PWM_X_GENB_ACTCMPBD_M" ref="a2daadcb1abcf2a67cb2637cce1f91048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_GENB_ACTCMPBD_M&#160;&#160;&#160;0x00000C00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_GENB register. </p>
<p>Action for Comparator B Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01548">1548</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6093a066657c3620a4133342cd1ee66c"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCMPAD" ref="a6093a066657c3620a4133342cd1ee66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_INTCMPAD&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt for Counter=PWMnCMPA. </p>
<p>Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01442">1442</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3fd39dfe157202c0631f63a1884cc27"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCMPAU" ref="aa3fd39dfe157202c0631f63a1884cc27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_INTCMPAU&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt for Counter=PWMnCMPA. </p>
<p>Up </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01444">1444</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7962b84290d28358f3c7b5ae3764cd15"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCMPBD" ref="a7962b84290d28358f3c7b5ae3764cd15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_INTCMPBD&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt for Counter=PWMnCMPB. </p>
<p>Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01438">1438</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96fdd1d350980572f157d1030d5f6b5a"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_INTCMPBU" ref="a96fdd1d350980572f157d1030d5f6b5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_INTCMPBU&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt for Counter=PWMnCMPB. </p>
<p>Up </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01440">1440</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb18c567388629ba4fe658233e4361df"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCMPAD" ref="aeb18c567388629ba4fe658233e4361df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_TRCMPAD&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Trigger for Counter=PWMnCMPA. </p>
<p>Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01433">1433</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4accda5b2d79656b55ca81082f612f4d"></a><!-- doxytag: member="lm3s_com.h::PWM_X_INTEN_TRCMPBD" ref="a4accda5b2d79656b55ca81082f612f4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_INTEN_TRCMPBD&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_INTEN register. </p>
<p>Trigger for Counter=PWMnCMPB Down </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01430">1430</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af597008a7deebfadeaf84811501e93e8"></a><!-- doxytag: member="lm3s_com.h::PWM_X_ISC_INTCMPBD" ref="af597008a7deebfadeaf84811501e93e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_ISC_INTCMPBD&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_ISC register. </p>
<p>Comparator B Down Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01468">1468</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c9910c6d687eeb7fecf7a415af5dd97"></a><!-- doxytag: member="lm3s_com.h::PWM_X_LOAD_M" ref="a9c9910c6d687eeb7fecf7a415af5dd97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_LOAD_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_LOAD register. </p>
<p>Counter Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01480">1480</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa91727ec64d2158420b5b44c8e95f980"></a><!-- doxytag: member="lm3s_com.h::PWM_X_LOAD_S" ref="aa91727ec64d2158420b5b44c8e95f980" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_LOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_LOAD register. </p>
<p>Counter Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01481">1481</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3836e9ef6c45e1c60a69d44a81b34d8"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCMPAD" ref="ab3836e9ef6c45e1c60a69d44a81b34d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_RIS_INTCMPAD&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Comparator A Down Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01457">1457</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a785f400cb8a89fedc7efba5bde43dd8e"></a><!-- doxytag: member="lm3s_com.h::PWM_X_RIS_INTCMPBD" ref="a785f400cb8a89fedc7efba5bde43dd8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM_X_RIS_INTCMPBD&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the PWM_O_X_RIS register. </p>
<p>Comparator B Down Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01454">1454</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5bdb95b83764415118ddeaf39a35ec63"></a><!-- doxytag: member="lm3s_com.h::QEI_COUNT_M" ref="a5bdb95b83764415118ddeaf39a35ec63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_COUNT_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_COUNT register. </p>
<p>Velocity Pulse Count </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01672">1672</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a59db8a4fca4b30056eb21276e8b4f2e3"></a><!-- doxytag: member="lm3s_com.h::QEI_COUNT_S" ref="a59db8a4fca4b30056eb21276e8b4f2e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_COUNT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_COUNT register. </p>
<p>Velocity Pulse Count </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01673">1673</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b5eaf02e946a059b60a1ce4f68b3394"></a><!-- doxytag: member="lm3s_com.h::QEI_CTL_STALLEN" ref="a5b5eaf02e946a059b60a1ce4f68b3394" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_CTL_STALLEN&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_CTL register. </p>
<p>Stall QEI </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01607">1607</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4e1bf371a740a4ff45d7f1af828d753"></a><!-- doxytag: member="lm3s_com.h::QEI_INTEN_DIR" ref="aa4e1bf371a740a4ff45d7f1af828d753" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_INTEN_DIR&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Direction Change Interrupt. </p>
<p>Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01689">1689</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="accc3b9aed008c6092bb05683099757cf"></a><!-- doxytag: member="lm3s_com.h::QEI_INTEN_ERROR" ref="accc3b9aed008c6092bb05683099757cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_INTEN_ERROR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_INTEN register. </p>
<p>Phase Error Interrupt Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01688">1688</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9d096c196a01908b0610d839d80964d8"></a><!-- doxytag: member="lm3s_com.h::QEI_INTEN_INDEX" ref="a9d096c196a01908b0610d839d80964d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_INTEN_INDEX&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Index Pulse Detected Interrupt. </p>
<p>Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01692">1692</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50561b18740d9a534c2a1e8469067b1a"></a><!-- doxytag: member="lm3s_com.h::QEI_ISC_ERROR" ref="a50561b18740d9a534c2a1e8469067b1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_ISC_ERROR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_ISC register. </p>
<p>Phase Error Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01710">1710</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae53db59284fcc4c3d4ac34859c8c563f"></a><!-- doxytag: member="lm3s_com.h::QEI_LOAD_M" ref="ae53db59284fcc4c3d4ac34859c8c563f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_LOAD_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_LOAD register. </p>
<p>Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01656">1656</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd72dcdae7d320d12a4e84b3dc3ffd39"></a><!-- doxytag: member="lm3s_com.h::QEI_LOAD_S" ref="acd72dcdae7d320d12a4e84b3dc3ffd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_LOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_LOAD register. </p>
<p>Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01657">1657</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a439a11c16bfda734854bec6362ef3a46"></a><!-- doxytag: member="lm3s_com.h::QEI_MAXPOS_M" ref="a439a11c16bfda734854bec6362ef3a46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_MAXPOS_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_MAXPOS register. </p>
<p>Maximum Position Integrator Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01648">1648</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b4be6c5d3f2159de8ca338b05359e75"></a><!-- doxytag: member="lm3s_com.h::QEI_MAXPOS_S" ref="a6b4be6c5d3f2159de8ca338b05359e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_MAXPOS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_MAXPOS register. </p>
<p>Maximum Position Integrator Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01649">1649</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85696e80dc66ed508ba18293584272be"></a><!-- doxytag: member="lm3s_com.h::QEI_POS_M" ref="a85696e80dc66ed508ba18293584272be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_POS_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_POS register. </p>
<p>Current Position Integrator Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01640">1640</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aadbc72c5793c63b65652fccdd0a79128"></a><!-- doxytag: member="lm3s_com.h::QEI_POS_S" ref="aadbc72c5793c63b65652fccdd0a79128" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_POS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_POS register. </p>
<p>Current Position Integrator Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01641">1641</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51d51b18f2fc0de7ed1be5e5a9158cbb"></a><!-- doxytag: member="lm3s_com.h::QEI_RIS_ERROR" ref="a51d51b18f2fc0de7ed1be5e5a9158cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_RIS_ERROR&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_RIS register. </p>
<p>Phase Error Detected </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01700">1700</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7c8d0434e985a40773c60ed1da84e78"></a><!-- doxytag: member="lm3s_com.h::QEI_SPEED_M" ref="ab7c8d0434e985a40773c60ed1da84e78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_SPEED_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_SPEED register. </p>
<p>Velocity </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01680">1680</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35fd106b9bc87d025513ef6d62e76b2d"></a><!-- doxytag: member="lm3s_com.h::QEI_SPEED_S" ref="a35fd106b9bc87d025513ef6d62e76b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_SPEED_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_SPEED register. </p>
<p>Velocity </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01681">1681</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="affecd88a69232ec1e3b335185fb0d618"></a><!-- doxytag: member="lm3s_com.h::QEI_STAT_DIRECTION" ref="affecd88a69232ec1e3b335185fb0d618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_STAT_DIRECTION&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_STAT register. </p>
<p>Direction of Rotation </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01632">1632</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8668df234532fbcf5dd89952495e0d84"></a><!-- doxytag: member="lm3s_com.h::QEI_TIME_M" ref="a8668df234532fbcf5dd89952495e0d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_TIME_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_TIME register. </p>
<p>Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Current Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01664">1664</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa94d4848acca2a1d545549829af988cc"></a><!-- doxytag: member="lm3s_com.h::QEI_TIME_S" ref="aa94d4848acca2a1d545549829af988cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI_TIME_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the QEI_O_TIME register. </p>
<p>Velocity <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> Current Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01665">1665</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1ccb03d587b0533504201b1224cb6710"></a><!-- doxytag: member="lm3s_com.h::SSI_CPSR_CPSDVSR_M" ref="a1ccb03d587b0533504201b1224cb6710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CPSR_CPSDVSR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_CPSR register. </p>
<p>SSI Clock Prescale Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00953">953</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab24c55bea4eb7168928b903681f0ceed"></a><!-- doxytag: member="lm3s_com.h::SSI_CPSR_CPSDVSR_S" ref="ab24c55bea4eb7168928b903681f0ceed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CPSR_CPSDVSR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_CPSR register. </p>
<p>SSI Clock Prescale Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00954">954</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a091d7d03efbe28af12064e586701a700"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_FRF_TI" ref="a091d7d03efbe28af12064e586701a700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_FRF_TI&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Texas Instruments Synchronous. </p>
<p><a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Frame Format </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00899">899</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc33c4b7b043f13d035f7d3d89f9a13d"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_SCR_M" ref="afc33c4b7b043f13d035f7d3d89f9a13d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_SCR_M&#160;&#160;&#160;0x0000FF00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_CR0 register. </p>
<p>SSI <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Clock Rate </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00894">894</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd0cd7047845f6a52ed9cb60b0796000"></a><!-- doxytag: member="lm3s_com.h::SSI_CR0_SCR_S" ref="abd0cd7047845f6a52ed9cb60b0796000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR0_SCR_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_CR0 register. </p>
<p>SSI <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Clock Rate </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00916">916</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf7015c8244a4d18bf28dd1f6d7d1e71"></a><!-- doxytag: member="lm3s_com.h::SSI_CR1_SOD" ref="aaf7015c8244a4d18bf28dd1f6d7d1e71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR1_SOD&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_CR1 register. </p>
<p>SSI Slave Mode Output Disable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00923">923</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afbe2b458f072bd35828e4cb1b5c3ceb1"></a><!-- doxytag: member="lm3s_com.h::SSI_CR1_SSE" ref="afbe2b458f072bd35828e4cb1b5c3ceb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR1_SSE&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Synchronous <a class="el" href="structSerial.html" title="Serial handle structure.">Serial</a> Port. </p>
<p>Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00925">925</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ddafae7777be33d5eecb99da1b8a05a"></a><!-- doxytag: member="lm3s_com.h::SSI_DR_DATA_M" ref="a5ddafae7777be33d5eecb99da1b8a05a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_DR_DATA_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_DR register. </p>
<p>SSI Receive/Transmit Data </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00934">934</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b1a44baadd6213589ee861721ac0a0c"></a><!-- doxytag: member="lm3s_com.h::SSI_DR_DATA_S" ref="a9b1a44baadd6213589ee861721ac0a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_DR_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_DR register. </p>
<p>SSI Receive/Transmit Data </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00935">935</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3e8a8e0bb173b6d757377c4c94379ad"></a><!-- doxytag: member="lm3s_com.h::SSI_ICR_RORIC" ref="ac3e8a8e0bb173b6d757377c4c94379ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_ICR_RORIC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Overrun Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01003">1003</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab08a821d41f3c5491b33d81e51389db2"></a><!-- doxytag: member="lm3s_com.h::SSI_ICR_RTIC" ref="ab08a821d41f3c5491b33d81e51389db2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_ICR_RTIC&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_ICR register. </p>
<p>SSI Receive Time-Out Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01001">1001</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ac5d6787a248fe1b2c0d4d70f72128b"></a><!-- doxytag: member="lm3s_com.h::SSI_IM_RORIM" ref="a0ac5d6787a248fe1b2c0d4d70f72128b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_RORIM&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Overrun Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00965">965</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afd3ac990370ed4a0100b719fc1c7da7f"></a><!-- doxytag: member="lm3s_com.h::SSI_IM_RTIM" ref="afd3ac990370ed4a0100b719fc1c7da7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_RTIM&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Time-Out Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00963">963</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a22cc1ee908ec15a4ae5cec1f77195b53"></a><!-- doxytag: member="lm3s_com.h::SSI_IM_TXIM" ref="a22cc1ee908ec15a4ae5cec1f77195b53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_TXIM&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_IM register. </p>
<p>SSI Transmit FIFO Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00961">961</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a169d9731c6f86b5eeb4cfadc9cdc6ad8"></a><!-- doxytag: member="lm3s_com.h::SSI_MIS_RORMIS" ref="a169d9731c6f86b5eeb4cfadc9cdc6ad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_MIS_RORMIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Overrun Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00993">993</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cc503e0fe07bef97ba821a1770c7682"></a><!-- doxytag: member="lm3s_com.h::SSI_MIS_RTMIS" ref="a3cc503e0fe07bef97ba821a1770c7682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_MIS_RTMIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Time-Out Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00991">991</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab28ba2d50a2c09a9cfcf89993a9386f9"></a><!-- doxytag: member="lm3s_com.h::SSI_MIS_RXMIS" ref="ab28ba2d50a2c09a9cfcf89993a9386f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_MIS_RXMIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive FIFO Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00989">989</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a5ce5ccfadeba575da88fe9ac2f9841"></a><!-- doxytag: member="lm3s_com.h::SSI_MIS_TXMIS" ref="a7a5ce5ccfadeba575da88fe9ac2f9841" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_MIS_TXMIS&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_MIS register. </p>
<p>SSI Transmit FIFO Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00987">987</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5608f1fe7bd658c0d9fd1e2b744abff5"></a><!-- doxytag: member="lm3s_com.h::SSI_RIS_RORRIS" ref="a5608f1fe7bd658c0d9fd1e2b744abff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RIS_RORRIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Overrun Raw. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00979">979</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa886afa014f07c99a181ab319dc28080"></a><!-- doxytag: member="lm3s_com.h::SSI_RIS_RTRIS" ref="aa886afa014f07c99a181ab319dc28080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RIS_RTRIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive Time-Out Raw. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00977">977</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8b1c5d9972afeda4f50dda2690835731"></a><!-- doxytag: member="lm3s_com.h::SSI_RIS_RXRIS" ref="a8b1c5d9972afeda4f50dda2690835731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RIS_RXRIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>SSI Receive FIFO Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00975">975</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2eadd9397b3638d5da48ccdbaea3185d"></a><!-- doxytag: member="lm3s_com.h::SSI_RIS_TXRIS" ref="a2eadd9397b3638d5da48ccdbaea3185d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RIS_TXRIS&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_RIS register. </p>
<p>SSI Transmit FIFO Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00973">973</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2001ab9e16bea9e0368913d175166305"></a><!-- doxytag: member="lm3s_com.h::SSI_SR_BSY" ref="a2001ab9e16bea9e0368913d175166305" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_SR_BSY&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the SSI_O_SR register. </p>
<p>SSI Busy Bit </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00942">942</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3aad9686306e285675ff36d8b0d26d4"></a><!-- doxytag: member="lm3s_com.h::SYSCTL_DID1_PKG_28SOIC" ref="af3aad9686306e285675ff36d8b0d26d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCTL_DID1_PKG_28SOIC&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Deprecated defines for the bit fields in the SYSCTL_DID1 register. </p>
<p>SOIC package </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03342">3342</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99af5fd9904cb9b60cc0721e1c83e2e4"></a><!-- doxytag: member="lm3s_com.h::TIMER_CFG_16_BIT" ref="a99af5fd9904cb9b60cc0721e1c83e2e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CFG_16_BIT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>16-bit timer configuration. </p>
<p>The function is controlled by bits 1:0 of GPTMTAMR and GPTMTBMR </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01724">1724</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afeed84359904530de4520a2ffe82ba54"></a><!-- doxytag: member="lm3s_com.h::TIMER_CFG_32_BIT_RTC" ref="afeed84359904530de4520a2ffe82ba54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CFG_32_BIT_RTC&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32-bit real-time clock (RTC) </p>
<p>counter configuration </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01722">1722</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="acafb3467df8c4cec90c50c9bbfb75227"></a><!-- doxytag: member="lm3s_com.h::TIMER_CFG_M" ref="acafb3467df8c4cec90c50c9bbfb75227" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CFG_M&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_CFG register. </p>
<p>GPTM Configuration </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01720">1720</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09685243304028f4b591578f8738eab7"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TAOTE" ref="a09685243304028f4b591578f8738eab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CTL_TAOTE&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Output Trigger. </p>
<p>Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01769">1769</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70bb6bcd2bf25553625dd4d08347b694"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBOTE" ref="a70bb6bcd2bf25553625dd4d08347b694" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CTL_TBOTE&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Output Trigger. </p>
<p>Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01760">1760</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a593ce4a2d3e79a8a844464520cb3bfca"></a><!-- doxytag: member="lm3s_com.h::TIMER_CTL_TBPWML" ref="a593ce4a2d3e79a8a844464520cb3bfca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CTL_TBPWML&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_CTL register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B PWM Output Level </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01759">1759</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa88f421af5d1ee92eecf94cd04f48003"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_CAECINT" ref="aa88f421af5d1ee92eecf94cd04f48003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_CAECINT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Event Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01848">1848</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f439d7a08d52a0d42a51d9ef19169ef"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_CAMCINT" ref="a7f439d7a08d52a0d42a51d9ef19169ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_CAMCINT&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Match Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01850">1850</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6136e970ff9fc68e22d65a08e6012860"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_CBECINT" ref="a6136e970ff9fc68e22d65a08e6012860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_CBECINT&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_ICR register. </p>
<p>GPTM Capture B Event Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01841">1841</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae2145135fa8145383d936a20e07b84b"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_CBMCINT" ref="aae2145135fa8145383d936a20e07b84b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_CBMCINT&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture B Match Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01843">1843</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac068c69e284d41f056651800a83ccf01"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_TATOCINT" ref="ac068c69e284d41f056651800a83ccf01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_TATOCINT&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01852">1852</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2f3516cb992069b4bb7476e8eac6237"></a><!-- doxytag: member="lm3s_com.h::TIMER_ICR_TBTOCINT" ref="ae2f3516cb992069b4bb7476e8eac6237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_ICR_TBTOCINT&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Interrupt. </p>
<p>Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01845">1845</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae79e4700fe8142df815d32dbf1ee6fd7"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_CAEIM" ref="ae79e4700fe8142df815d32dbf1ee6fd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_CAEIM&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Event Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01791">1791</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79a6c9a620f8237927f0c1ee7d59154e"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_CAMIM" ref="a79a6c9a620f8237927f0c1ee7d59154e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_CAMIM&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Match Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01793">1793</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa0991c1c682b63768020c92b08ebfdfa"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_CBEIM" ref="aa0991c1c682b63768020c92b08ebfdfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_CBEIM&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_IMR register. </p>
<p>GPTM Capture B Event Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01784">1784</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8299ca39d9a2915d826743a5444d103"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_CBMIM" ref="ad8299ca39d9a2915d826743a5444d103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_CBMIM&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture B Match Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01786">1786</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1875d9b69077db893db75f87ed620cf"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_TATOIM" ref="ab1875d9b69077db893db75f87ed620cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_TATOIM&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01795">1795</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa919648cd8f39255a831ab77cac502a7"></a><!-- doxytag: member="lm3s_com.h::TIMER_IMR_TBTOIM" ref="aa919648cd8f39255a831ab77cac502a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_IMR_TBTOIM&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01788">1788</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f007909bebf96a082877ccf3a870bdb"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_CAEMIS" ref="a8f007909bebf96a082877ccf3a870bdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_CAEMIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Event Masked. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01829">1829</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecfa9e5e8d208d6483c6dbb827baa83e"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_CAMMIS" ref="aecfa9e5e8d208d6483c6dbb827baa83e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_CAMMIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Match Masked. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01831">1831</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a778cb5235c3dfa4f5e2d7abe5770244a"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_CBEMIS" ref="a778cb5235c3dfa4f5e2d7abe5770244a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_CBEMIS&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_MIS register. </p>
<p>GPTM Capture B Event Masked Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01822">1822</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a66374388169a6cec5bea26d83da852f9"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_CBMMIS" ref="a66374388169a6cec5bea26d83da852f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_CBMMIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture B Match Masked. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01824">1824</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15d2280b5a2e3abd88411055faf8389b"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_TATOMIS" ref="a15d2280b5a2e3abd88411055faf8389b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_TATOMIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Masked. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01833">1833</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="add38253f3a073f011e96d189fd4f2776"></a><!-- doxytag: member="lm3s_com.h::TIMER_MIS_TBTOMIS" ref="add38253f3a073f011e96d189fd4f2776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_MIS_TBTOMIS&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Masked. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01826">1826</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa9bf3dcbb3821f86319c48d843a3517d"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_CAERIS" ref="aa9bf3dcbb3821f86319c48d843a3517d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_CAERIS&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Event Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01810">1810</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a20331393de7e546a9a6c9351385eee05"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_CAMRIS" ref="a20331393de7e546a9a6c9351385eee05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_CAMRIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture A Match Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01812">1812</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4165af49a3cecaaa1d4fb9c623ed2fe9"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_CBERIS" ref="a4165af49a3cecaaa1d4fb9c623ed2fe9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_CBERIS&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_RIS register. </p>
<p>GPTM Capture B Event Raw Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01803">1803</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d61df0a4f10c633214106ab45c31563"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_CBMRIS" ref="a6d61df0a4f10c633214106ab45c31563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_CBMRIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM Capture B Match Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01805">1805</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6d459d1908d93fb784568bae2eca6acd"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_TATORIS" ref="a6d459d1908d93fb784568bae2eca6acd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_TATORIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Time-Out Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01814">1814</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3e1472834b4ab9766f34ec108b6a97f"></a><!-- doxytag: member="lm3s_com.h::TIMER_RIS_TBTORIS" ref="ac3e1472834b4ab9766f34ec108b6a97f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_RIS_TBTORIS&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Time-Out Raw. </p>
<p>Interrupt </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01807">1807</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58bbb35d558c42a632a9ec9bc47b8b34"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAILR_TAILRH_M" ref="a58bbb35d558c42a632a9ec9bc47b8b34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAILR_TAILRH_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAILR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Interval Load Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01860">1860</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69638622d64bb4e56a713c3fc24132b9"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAILR_TAILRH_S" ref="a69638622d64bb4e56a713c3fc24132b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAILR_TAILRH_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAILR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Interval Load Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01864">1864</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad36cadb27977d07eb160b433133a7c86"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAILR_TAILRL_M" ref="ad36cadb27977d07eb160b433133a7c86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAILR_TAILRL_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Interval Load. </p>
<p>Register Low </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01862">1862</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a32e48a63553c5ebb00bb1ff4f14b1457"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAILR_TAILRL_S" ref="a32e48a63553c5ebb00bb1ff4f14b1457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAILR_TAILRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAILR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Interval Load Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01865">1865</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae31168a4a18d61bfd9e87eea25e203e6"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMATCHR_TAMRH_M" ref="ae31168a4a18d61bfd9e87eea25e203e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAMATCHR_TAMRH_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAMATCHR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Match Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01882">1882</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad738ea2150e54752593c4e0e8e566f94"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMATCHR_TAMRH_S" ref="ad738ea2150e54752593c4e0e8e566f94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAMATCHR_TAMRH_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAMATCHR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Match Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01884">1884</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7de4d6d311d30673ff54a6333796df"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMATCHR_TAMRL_S" ref="afe7de4d6d311d30673ff54a6333796df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAMATCHR_TAMRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAMATCHR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Match Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01885">1885</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c4ed4666edd56e4625fd843532158d1"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAMR_TAAMS" ref="a5c4ed4666edd56e4625fd843532158d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAMR_TAAMS&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAMR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Alternate Mode Select </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01733">1733</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a4127d38872793d9a45c35edfbe467c"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAPMR_TAPSMR_M" ref="a8a4127d38872793d9a45c35edfbe467c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAPMR_TAPSMR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAPMR register. </p>
<p>GPTM TimerA Prescale Match </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01917">1917</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2279acc9059c5451d18e364f77e6812a"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAPMR_TAPSMR_S" ref="a2279acc9059c5451d18e364f77e6812a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAPMR_TAPSMR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAPMR register. </p>
<p>GPTM TimerA Prescale Match </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01918">1918</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fbc1d948f00a01286f3ba29e8ce35c6"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAPR_TAPSR_M" ref="a0fbc1d948f00a01286f3ba29e8ce35c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAPR_TAPSR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAPR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Prescale </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01901">1901</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a221c0bc1c1f80abaebbe2fd9f0e0f169"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAPR_TAPSR_S" ref="a221c0bc1c1f80abaebbe2fd9f0e0f169" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAPR_TAPSR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAPR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Prescale </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01902">1902</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad93caea3c7418cf6a1c2050c5c5b6cb1"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAR_TARH_M" ref="ad93caea3c7418cf6a1c2050c5c5b6cb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAR_TARH_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01933">1933</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf4df62db98ecae2c9264b5940178aef"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAR_TARH_S" ref="aaf4df62db98ecae2c9264b5940178aef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAR_TARH_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01935">1935</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abcd4830382ee3106f1fb71f993d9c785"></a><!-- doxytag: member="lm3s_com.h::TIMER_TAR_TARL_S" ref="abcd4830382ee3106f1fb71f993d9c785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TAR_TARL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TAR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> A Register High </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01936">1936</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae07d0475136e3c820ff0624f1032e071"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBILR_TBILRL_M" ref="ae07d0475136e3c820ff0624f1032e071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBILR_TBILRL_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBILR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Interval Load Register </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01872">1872</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e3e116d6003193e638941b089da96c"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBILR_TBILRL_S" ref="a95e3e116d6003193e638941b089da96c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBILR_TBILRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBILR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Interval Load Register </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01874">1874</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95a7b1b7e31651e9933718d262972bd1"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMATCHR_TBMRL_M" ref="a95a7b1b7e31651e9933718d262972bd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBMATCHR_TBMRL_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBMATCHR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Match Register Low </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01893">1893</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aec2792690d817b4cfff5461800c73610"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMATCHR_TBMRL_S" ref="aec2792690d817b4cfff5461800c73610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBMATCHR_TBMRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBMATCHR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Match Register Low </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01894">1894</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab68d0a253c71e3d419c6902be5e30dfe"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBMR_TBAMS" ref="ab68d0a253c71e3d419c6902be5e30dfe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBMR_TBAMS&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBMR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Alternate Mode Select </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01746">1746</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f4dd33d3fa991baebbccb4d843d91a1"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBPMR_TBPSMR_M" ref="a5f4dd33d3fa991baebbccb4d843d91a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBPMR_TBPSMR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBPMR register. </p>
<p>GPTM TimerB Prescale Match </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01925">1925</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1ae13ae71b05e358e7c3aab2c80950c"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBPMR_TBPSMR_S" ref="ac1ae13ae71b05e358e7c3aab2c80950c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBPMR_TBPSMR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBPMR register. </p>
<p>GPTM TimerB Prescale Match </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01926">1926</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7159a0e52bb18297254d72e49e665eac"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBPR_TBPSR_M" ref="a7159a0e52bb18297254d72e49e665eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBPR_TBPSR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBPR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Prescale </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01909">1909</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa92ce5a871f30e05613fcda22e21eec0"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBPR_TBPSR_S" ref="aa92ce5a871f30e05613fcda22e21eec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBPR_TBPSR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBPR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B Prescale </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01910">1910</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9836c5da53fde01920bf9ba392705bf1"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBR_TBRL_M" ref="a9836c5da53fde01920bf9ba392705bf1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBR_TBRL_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01943">1943</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb52738be0a978accf5b6957b4884af8"></a><!-- doxytag: member="lm3s_com.h::TIMER_TBR_TBRL_S" ref="aeb52738be0a978accf5b6957b4884af8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_TBR_TBRL_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the TIMER_O_TBR register. </p>
<p>GPTM <a class="el" href="structTimer.html" title="The timer driver supports multiple synchronous timers that can trigger an event when they expire...">Timer</a> B </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01944">1944</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d522022557e403572e518db25b3cf5c"></a><!-- doxytag: member="lm3s_com.h::UART_CTL_RXE" ref="a4d522022557e403572e518db25b3cf5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CTL_RXE&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_CTL register. </p>
<p>UART Receive Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01093">1093</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1238f002497a06f1f8b9647e02d905f8"></a><!-- doxytag: member="lm3s_com.h::UART_DR_DATA_S" ref="a1238f002497a06f1f8b9647e02d905f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_DR register. </p>
<p>UART Overrun Error </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01016">1016</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="addc33d9ca903b5498498845fedcc2406"></a><!-- doxytag: member="lm3s_com.h::UART_DR_OE" ref="addc33d9ca903b5498498845fedcc2406" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_DR_OE&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_DR register. </p>
<p>UART Overrun Error </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01011">1011</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0e2fd728c428647e0dd5e4d89b45f28c"></a><!-- doxytag: member="lm3s_com.h::UART_ECR_DATA_M" ref="a0e2fd728c428647e0dd5e4d89b45f28c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ECR_DATA_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_ECR register. </p>
<p>Error Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01033">1033</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15305879106cb8097452efa867da3361"></a><!-- doxytag: member="lm3s_com.h::UART_ECR_DATA_S" ref="a15305879106cb8097452efa867da3361" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ECR_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_ECR register. </p>
<p>Error Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01034">1034</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada8c12af23a427c4e085543c1f06a6cb"></a><!-- doxytag: member="lm3s_com.h::UART_FBRD_DIVFRAC_M" ref="ada8c12af23a427c4e085543c1f06a6cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FBRD_DIVFRAC_M&#160;&#160;&#160;0x0000003F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_FBRD register. </p>
<p>Fractional Baud-Rate Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01068">1068</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7084e060e2194b060761767eacfdf7ca"></a><!-- doxytag: member="lm3s_com.h::UART_FBRD_DIVFRAC_S" ref="a7084e060e2194b060761767eacfdf7ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FBRD_DIVFRAC_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_FBRD register. </p>
<p>Fractional Baud-Rate Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01069">1069</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08ea2055746abf83b7336ae08dd1c92d"></a><!-- doxytag: member="lm3s_com.h::UART_FR_TXFE" ref="a08ea2055746abf83b7336ae08dd1c92d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_FR_TXFE&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_FR register. </p>
<p>UART Transmit FIFO Empty </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01041">1041</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5ace3260bf95c7829602c4912aa6eda9"></a><!-- doxytag: member="lm3s_com.h::UART_IBRD_DIVINT_M" ref="a5ace3260bf95c7829602c4912aa6eda9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IBRD_DIVINT_M&#160;&#160;&#160;0x0000FFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_IBRD register. </p>
<p>Integer Baud-Rate Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01060">1060</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae448b4ac43adabad43d706c24ff963cc"></a><!-- doxytag: member="lm3s_com.h::UART_IBRD_DIVINT_S" ref="ae448b4ac43adabad43d706c24ff963cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IBRD_DIVINT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_IBRD register. </p>
<p>Integer Baud-Rate Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01061">1061</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2702ef112b66762428860496a17d5ac7"></a><!-- doxytag: member="lm3s_com.h::UART_ICR_OEIC" ref="a2702ef112b66762428860496a17d5ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ICR_OEIC&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_ICR register. </p>
<p>Overrun Error Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01181">1181</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab59634e01aae08d0f8e4dfc07d3e4f2a"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_RX_M" ref="ab59634e01aae08d0f8e4dfc07d3e4f2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFLS_RX_M&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_IFLS register. </p>
<p>UART Receive Interrupt FIFO Level Select </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01105">1105</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34d7f62cc93dc2490604bcf4e6afcb1f"></a><!-- doxytag: member="lm3s_com.h::UART_IFLS_TX_M" ref="a34d7f62cc93dc2490604bcf4e6afcb1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IFLS_TX_M&#160;&#160;&#160;0x00000007</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Transmit Interrupt FIFO. </p>
<p>Level Select </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01112">1112</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b31bca37f095f00620628f598a53e7b"></a><!-- doxytag: member="lm3s_com.h::UART_ILPR_ILPDVSR_M" ref="a7b31bca37f095f00620628f598a53e7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ILPR_ILPDVSR_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_ILPR register. </p>
<p>IrDA Low-Power Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01052">1052</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a366b9600de152cf525a34e1a53af0116"></a><!-- doxytag: member="lm3s_com.h::UART_ILPR_ILPDVSR_S" ref="a366b9600de152cf525a34e1a53af0116" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_ILPR_ILPDVSR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_ILPR register. </p>
<p>IrDA Low-Power Divisor </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01053">1053</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1bc63532f94fa71e77b820c211642e9"></a><!-- doxytag: member="lm3s_com.h::UART_IM_FEIM" ref="aa1bc63532f94fa71e77b820c211642e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_FEIM&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Framing Error Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01129">1129</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31eb54dcaa6a8b8f0cfa9b2546ecf90a"></a><!-- doxytag: member="lm3s_com.h::UART_IM_OEIM" ref="a31eb54dcaa6a8b8f0cfa9b2546ecf90a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_OEIM&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_IM register. </p>
<p>UART Overrun Error Interrupt Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01125">1125</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a527c259858bfb707366288c0469c38e2"></a><!-- doxytag: member="lm3s_com.h::UART_IM_RTIM" ref="a527c259858bfb707366288c0469c38e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_IM_RTIM&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Receive Time-Out Interrupt. </p>
<p>Mask </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01131">1131</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44c6291aea20dfcb8d75fc9d47c1ee10"></a><!-- doxytag: member="lm3s_com.h::UART_LCRH_SPS" ref="a44c6291aea20dfcb8d75fc9d47c1ee10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LCRH_SPS&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_LCRH register. </p>
<p>UART Stick Parity Select </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01076">1076</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa556f30b086326cae5664fcd21828f89"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_BEMIS" ref="aa556f30b086326cae5664fcd21828f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_BEMIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Break Error Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01163">1163</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78e27e0733dcfe5b63508668d8f16003"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_FEMIS" ref="a78e27e0733dcfe5b63508668d8f16003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_FEMIS&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Framing Error Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01167">1167</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedbd4da61074ef1d9dca18fab28e759a"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_OEMIS" ref="aedbd4da61074ef1d9dca18fab28e759a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_OEMIS&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_MIS register. </p>
<p>UART Overrun Error Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01161">1161</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a673bd27ed474a3a027a064f7e085c3"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_PEMIS" ref="a7a673bd27ed474a3a027a064f7e085c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_PEMIS&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Parity Error Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01165">1165</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a204c9da24bd07516220e8d42604e0fbc"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_RTMIS" ref="a204c9da24bd07516220e8d42604e0fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_RTMIS&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Receive Time-Out Masked. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01169">1169</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a51ffb88d9f19dcc1852cdd09cae56a49"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_RXMIS" ref="a51ffb88d9f19dcc1852cdd09cae56a49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_RXMIS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Receive Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01173">1173</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60d34063d4ba4c39b7068b4211a5fb65"></a><!-- doxytag: member="lm3s_com.h::UART_MIS_TXMIS" ref="a60d34063d4ba4c39b7068b4211a5fb65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_MIS_TXMIS&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Transmit Masked Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01171">1171</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a303312aa60ec145d3c5d780a75a05f40"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_BERIS" ref="a303312aa60ec145d3c5d780a75a05f40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_BERIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Break Error Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01143">1143</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe6a00b730c17b146b148fdc5013a786"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_FERIS" ref="afe6a00b730c17b146b148fdc5013a786" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_FERIS&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Framing Error Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01147">1147</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11d8e1b1aba3ace167d233a5d09b7fca"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_OERIS" ref="a11d8e1b1aba3ace167d233a5d09b7fca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_OERIS&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_RIS register. </p>
<p>UART Overrun Error Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01141">1141</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2246a028ff7429bcddfdc9735a9a7481"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_PERIS" ref="a2246a028ff7429bcddfdc9735a9a7481" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_PERIS&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Parity Error Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01145">1145</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6b0800b96f3dba1a382944049fe752de"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_RTRIS" ref="a6b0800b96f3dba1a382944049fe752de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_RTRIS&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Receive Time-Out Raw. </p>
<p>Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01149">1149</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5316f24cbc5dfe26fdb08fb554d36e4c"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_RXRIS" ref="a5316f24cbc5dfe26fdb08fb554d36e4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_RXRIS&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Receive Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01153">1153</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a015712c3da86b67df5d3476b916c7d5a"></a><!-- doxytag: member="lm3s_com.h::UART_RIS_TXRIS" ref="a015712c3da86b67df5d3476b916c7d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RIS_TXRIS&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>UART Transmit Raw Interrupt. </p>
<p>Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01151">1151</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d66e764b50faba0d5327e912b6d85a3"></a><!-- doxytag: member="lm3s_com.h::UART_RSR_OE" ref="a7d66e764b50faba0d5327e912b6d85a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_RSR_OE&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the UART_O_RSR register. </p>
<p>UART Overrun Error </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l01023">1023</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a867d26d68e4e3974a9f2d61daf3373d4"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_CTL_R" ref="a867d26d68e4e3974a9f2d61daf3373d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_CTL_R&#160;&#160;&#160;(*((reg32_t *)0x40000008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03247">3247</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a458742a7e2973c11e8067065ea51e773"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_ICR_R" ref="a458742a7e2973c11e8067065ea51e773" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_ICR_R&#160;&#160;&#160;(*((reg32_t *)0x4000000C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03248">3248</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5aac890da4a6eae726524196af667ad8"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_LOAD_R" ref="a5aac890da4a6eae726524196af667ad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_LOAD_R&#160;&#160;&#160;(*((reg32_t *)0x40000000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03245">3245</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a769b744a9ad4ee15b42bf24a30a441b3"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_LOCK_R" ref="a769b744a9ad4ee15b42bf24a30a441b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_LOCK_R&#160;&#160;&#160;(*((reg32_t *)0x40000C00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03252">3252</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6fa30f11baedfc5a0c5ecb17d565001f"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_MIS_R" ref="a6fa30f11baedfc5a0c5ecb17d565001f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_MIS_R&#160;&#160;&#160;(*((reg32_t *)0x40000014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03250">3250</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb6daf025b5cc77a7948e8248623e315"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_RIS_R" ref="abb6daf025b5cc77a7948e8248623e315" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_RIS_R&#160;&#160;&#160;(*((reg32_t *)0x40000010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03249">3249</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54f7f1a613ba8793385860945298e8d3"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_TEST_R" ref="a54f7f1a613ba8793385860945298e8d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_TEST_R&#160;&#160;&#160;(*((reg32_t *)0x40000418))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03251">3251</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c2488c566d164c0b48e07143716dcdd"></a><!-- doxytag: member="lm3s_com.h::WATCHDOG_VALUE_R" ref="a7c2488c566d164c0b48e07143716dcdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WATCHDOG_VALUE_R&#160;&#160;&#160;(*((reg32_t *)0x40000004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following definitions are deprecated. </p>
<p>Deprecated defines for the Watchdog </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l03246">3246</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cc49bca545408c53137df9d043c4759"></a><!-- doxytag: member="lm3s_com.h::WDT_CTL_RESEN" ref="a1cc49bca545408c53137df9d043c4759" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_CTL_RESEN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_CTL register. </p>
<p>Watchdog Reset Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00835">835</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71ffdbe0c786d30cb92d1d5e5df38588"></a><!-- doxytag: member="lm3s_com.h::WDT_ICR_M" ref="a71ffdbe0c786d30cb92d1d5e5df38588" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ICR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_ICR register. </p>
<p>Watchdog Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00843">843</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d761708c13db41bedfcdcfbb072e48c"></a><!-- doxytag: member="lm3s_com.h::WDT_ICR_S" ref="a4d761708c13db41bedfcdcfbb072e48c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_ICR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_ICR register. </p>
<p>Watchdog Interrupt Clear </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00844">844</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a36870327cbc00023c449b77376ad9147"></a><!-- doxytag: member="lm3s_com.h::WDT_LOAD_M" ref="a36870327cbc00023c449b77376ad9147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_LOAD_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_LOAD register. </p>
<p>Watchdog Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00819">819</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a494bf9e725101b13c43ee610cb8e0def"></a><!-- doxytag: member="lm3s_com.h::WDT_LOAD_S" ref="a494bf9e725101b13c43ee610cb8e0def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_LOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_LOAD register. </p>
<p>Watchdog Load Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00820">820</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a640952890765a773b1c9f635c08b1d65"></a><!-- doxytag: member="lm3s_com.h::WDT_LOCK_M" ref="a640952890765a773b1c9f635c08b1d65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_LOCK_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_LOCK register. </p>
<p>Watchdog Lock </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00872">872</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e469a35d0d99cf0c6b627e7d9c85875"></a><!-- doxytag: member="lm3s_com.h::WDT_MIS_WDTMIS" ref="a7e469a35d0d99cf0c6b627e7d9c85875" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MIS_WDTMIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_MIS register. </p>
<p>Watchdog Masked Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00858">858</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae770bc6b3f3266e16e08e9b9c3d42b62"></a><!-- doxytag: member="lm3s_com.h::WDT_RIS_WDTRIS" ref="ae770bc6b3f3266e16e08e9b9c3d42b62" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_RIS_WDTRIS&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_RIS register. </p>
<p>Watchdog Raw Interrupt Status </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00851">851</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a436ba073644f866b24f6a91dba03075d"></a><!-- doxytag: member="lm3s_com.h::WDT_TEST_STALL" ref="a436ba073644f866b24f6a91dba03075d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_TEST_STALL&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_TEST register. </p>
<p>Watchdog Stall Enable </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00865">865</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a655326a44272faf478d0bf7717131714"></a><!-- doxytag: member="lm3s_com.h::WDT_VALUE_M" ref="a655326a44272faf478d0bf7717131714" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_VALUE_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_VALUE register. </p>
<p>Watchdog Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00827">827</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
<a class="anchor" id="a62ff83ae1381c3cb5f460a07e8db0007"></a><!-- doxytag: member="lm3s_com.h::WDT_VALUE_S" ref="a62ff83ae1381c3cb5f460a07e8db0007" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_VALUE_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the WDT_O_VALUE register. </p>
<p>Watchdog Value </p>

<p>Definition at line <a class="el" href="lm3s__com_8h_source.html#l00828">828</a> of file <a class="el" href="lm3s__com_8h_source.html">lm3s_com.h</a>.</p>

</div>
</div>
</div>


