// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _monte_sim_dev_pow_32_16_s_HH_
#define _monte_sim_dev_pow_32_16_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "monte_sim_dev_log_67_17_s.h"
#include "monte_sim_dev_exp_core_32_16_50_s.h"
#include "monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1.h"

namespace ap_rtl {

struct monte_sim_dev_pow_32_16_s : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > x_V;
    sc_in< sc_lv<19> > y_V;
    sc_out< sc_lv<32> > ap_return;
    sc_out< sc_logic > ap_ext_blocking_n;
    sc_out< sc_logic > ap_str_blocking_n;
    sc_out< sc_logic > ap_int_blocking_n;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    monte_sim_dev_pow_32_16_s(sc_module_name name);
    SC_HAS_PROCESS(monte_sim_dev_pow_32_16_s);

    ~monte_sim_dev_pow_32_16_s();

    sc_trace_file* mVcdFile;

    monte_sim_dev_log_67_17_s* grp_log_67_17_s_fu_144;
    monte_sim_dev_exp_core_32_16_50_s* grp_exp_core_32_16_50_s_fu_161;
    monte_sim_dev_monte_sim_dev_mul_56s_19ns_74_4_1<1,4,56,19,74>* monte_sim_dev_mul_56s_19ns_74_4_1_U31;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter54;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter35_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter36_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter37_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter38_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter39_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter40_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter41_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter42_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter43_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter44_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter45_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter46_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter47_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter48_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter49_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter50_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter51_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter52_reg;
    sc_signal< sc_lv<1> > r_is_neg_1_reg_98_pp0_iter53_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter1_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter2_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter3_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter4_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter5_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter6_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter7_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter8_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter9_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter10_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter11_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter12_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter13_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter14_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter15_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter16_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter17_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter18_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter19_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter20_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter21_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter22_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter23_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter24_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter25_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter26_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter27_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter28_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter29_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter30_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter31_reg;
    sc_signal< sc_lv<19> > y_V_read_reg_449_pp0_iter32_reg;
    sc_signal< sc_lv<32> > x_V_read_reg_456;
    sc_signal< sc_lv<1> > icmp_ln63_fu_178_p2;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln63_reg_461_pp0_iter53_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_fu_184_p2;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln1498_reg_465_pp0_iter53_reg;
    sc_signal< sc_lv<1> > p_Result_7_fu_190_p3;
    sc_signal< sc_lv<1> > p_Result_7_reg_469;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter18_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter19_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter20_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter21_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter22_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter23_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter24_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter25_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter26_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter27_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter28_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter29_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter30_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter31_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter32_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter33_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter34_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter35_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter36_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter37_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter38_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter39_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter40_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter41_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter42_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter43_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter44_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter45_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter46_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter47_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter48_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter49_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter50_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter51_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter52_reg;
    sc_signal< sc_lv<1> > p_Result_7_reg_469_pp0_iter53_reg;
    sc_signal< sc_lv<56> > ln_x_s_V_fu_233_p1;
    sc_signal< sc_lv<56> > ln_x_s_V_reg_474;
    sc_signal< sc_lv<1> > and_ln84_fu_253_p2;
    sc_signal< sc_lv<74> > grp_fu_265_p2;
    sc_signal< sc_lv<74> > r_V_1_reg_494;
    sc_signal< sc_lv<1> > tmp_reg_501;
    sc_signal< sc_lv<1> > or_ln135_4_fu_384_p2;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter38_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter39_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter40_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter41_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter42_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter43_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter44_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter45_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter46_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter47_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter48_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter49_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter50_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter51_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter52_reg;
    sc_signal< sc_lv<1> > or_ln135_4_reg_511_pp0_iter53_reg;
    sc_signal< sc_lv<42> > trunc_ln4_reg_515;
    sc_signal< sc_lv<1> > and_ln155_fu_412_p2;
    sc_signal< sc_lv<1> > and_ln155_reg_520;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter38_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter39_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter40_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter41_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter42_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter43_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter44_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter45_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter46_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter47_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter48_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter49_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter50_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter51_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter52_reg;
    sc_signal< sc_lv<1> > and_ln155_reg_520_pp0_iter53_reg;
    sc_signal< sc_lv<32> > grp_exp_core_32_16_50_s_fu_161_ap_return;
    sc_signal< sc_lv<32> > exp_r_V_reg_525;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_start;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_done;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_idle;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_ready;
    sc_signal< sc_lv<67> > grp_log_67_17_s_fu_144_x_V;
    sc_signal< sc_lv<67> > grp_log_67_17_s_fu_144_ap_return;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_ext_blocking_n;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_str_blocking_n;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_int_blocking_n;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_start;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_done;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_idle;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_ready;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_ext_blocking_n;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_str_blocking_n;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_int_blocking_n;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter1_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter2_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter3_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter4_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter5_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter6_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter7_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter8_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter9_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter10_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter11_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter12_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter13_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter14_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter15_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter16_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter17_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter18_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter19_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter20_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter21_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter22_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter23_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter24_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter25_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter26_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter27_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter28_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter29_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter30_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter31_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter32_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter33_r_is_neg_1_reg_98;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter34_r_is_neg_1_reg_98;
    sc_signal< sc_lv<32> > ap_phi_mux_r_V_2_phi_fu_114_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter54_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter30_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter31_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter32_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter33_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter34_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter35_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter36_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter37_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter38_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter39_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter40_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter41_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter42_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter43_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter44_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter45_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter46_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter47_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter48_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter49_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter50_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter51_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter52_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter53_r_V_2_reg_110;
    sc_signal< sc_lv<32> > ap_phi_mux_UnifiedRetVal_phi_fu_126_p12;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter19_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter20_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter23_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter24_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter25_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter26_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter27_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter28_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter29_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter30_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter31_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter32_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter33_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter34_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter35_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter36_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter37_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter38_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter39_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter40_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter41_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter42_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter43_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter44_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter45_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter46_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter47_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter48_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter49_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter50_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter51_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter52_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter53_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter54_UnifiedRetVal_reg_121;
    sc_signal< sc_lv<32> > p_Result_10_fu_438_p4;
    sc_signal< sc_lv<1> > icmp_ln1499_fu_426_p2;
    sc_signal< sc_lv<32> > select_ln174_fu_418_p3;
    sc_signal< sc_logic > grp_log_67_17_s_fu_144_ap_start_reg;
    sc_signal< bool > ap_predicate_op70_call_state2_state1;
    sc_signal< sc_logic > grp_exp_core_32_16_50_s_fu_161_ap_start_reg;
    sc_signal< bool > ap_predicate_op140_call_state39_state38;
    sc_signal< sc_lv<16> > trunc_ln612_fu_174_p1;
    sc_signal< sc_lv<32> > icmp_ln1498_fu_184_p0;
    sc_signal< sc_lv<32> > p_Result_7_fu_190_p1;
    sc_signal< sc_lv<33> > x_e_1_V_fu_198_p1;
    sc_signal< sc_lv<33> > xs_V_1_fu_201_p2;
    sc_signal< sc_lv<33> > p_Result_9_fu_207_p4;
    sc_signal< sc_lv<33> > select_ln178_fu_217_p3;
    sc_signal< sc_lv<18> > trunc_ln84_fu_237_p1;
    sc_signal< sc_lv<1> > tmp_57_fu_246_p3;
    sc_signal< sc_lv<1> > icmp_ln84_fu_240_p2;
    sc_signal< sc_lv<19> > grp_fu_265_p1;
    sc_signal< sc_lv<88> > sext_ln1118_fu_279_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_282_p3;
    sc_signal< sc_lv<1> > p_Result_1_fu_295_p3;
    sc_signal< sc_lv<1> > p_Result_2_fu_308_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_321_p3;
    sc_signal< sc_lv<1> > p_Result_4_fu_334_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_347_p3;
    sc_signal< sc_lv<1> > xor_ln135_4_fu_342_p2;
    sc_signal< sc_lv<1> > xor_ln135_2_fu_316_p2;
    sc_signal< sc_lv<1> > or_ln135_fu_360_p2;
    sc_signal< sc_lv<1> > xor_ln135_3_fu_329_p2;
    sc_signal< sc_lv<1> > xor_ln135_fu_290_p2;
    sc_signal< sc_lv<1> > xor_ln135_5_fu_355_p2;
    sc_signal< sc_lv<1> > or_ln135_2_fu_372_p2;
    sc_signal< sc_lv<1> > xor_ln135_1_fu_303_p2;
    sc_signal< sc_lv<1> > or_ln135_3_fu_378_p2;
    sc_signal< sc_lv<1> > or_ln135_1_fu_366_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_399_p3;
    sc_signal< sc_lv<1> > xor_ln155_fu_406_p2;
    sc_signal< sc_lv<32> > r_V_3_fu_432_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to53;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<74> > grp_fu_265_p10;
    sc_signal< bool > ap_condition_632;
    sc_signal< bool > ap_condition_509;
    sc_signal< bool > ap_condition_845;
    sc_signal< bool > ap_condition_933;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<34> ap_const_lv34_0;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_56;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_and_ln155_fu_412_p2();
    void thread_and_ln84_fu_253_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state29_pp0_stage0_iter28();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state30_pp0_stage0_iter29();
    void thread_ap_block_state31_pp0_stage0_iter30();
    void thread_ap_block_state32_pp0_stage0_iter31();
    void thread_ap_block_state33_pp0_stage0_iter32();
    void thread_ap_block_state34_pp0_stage0_iter33();
    void thread_ap_block_state35_pp0_stage0_iter34();
    void thread_ap_block_state36_pp0_stage0_iter35();
    void thread_ap_block_state37_pp0_stage0_iter36();
    void thread_ap_block_state38_pp0_stage0_iter37();
    void thread_ap_block_state39_pp0_stage0_iter38();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state40_pp0_stage0_iter39();
    void thread_ap_block_state41_pp0_stage0_iter40();
    void thread_ap_block_state42_pp0_stage0_iter41();
    void thread_ap_block_state43_pp0_stage0_iter42();
    void thread_ap_block_state44_pp0_stage0_iter43();
    void thread_ap_block_state45_pp0_stage0_iter44();
    void thread_ap_block_state46_pp0_stage0_iter45();
    void thread_ap_block_state47_pp0_stage0_iter46();
    void thread_ap_block_state48_pp0_stage0_iter47();
    void thread_ap_block_state49_pp0_stage0_iter48();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state50_pp0_stage0_iter49();
    void thread_ap_block_state51_pp0_stage0_iter50();
    void thread_ap_block_state52_pp0_stage0_iter51();
    void thread_ap_block_state53_pp0_stage0_iter52();
    void thread_ap_block_state54_pp0_stage0_iter53();
    void thread_ap_block_state55_pp0_stage0_iter54();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_509();
    void thread_ap_condition_632();
    void thread_ap_condition_845();
    void thread_ap_condition_933();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_ext_blocking_n();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to53();
    void thread_ap_int_blocking_n();
    void thread_ap_phi_mux_UnifiedRetVal_phi_fu_126_p12();
    void thread_ap_phi_mux_r_V_2_phi_fu_114_p4();
    void thread_ap_phi_reg_pp0_iter0_UnifiedRetVal_reg_121();
    void thread_ap_phi_reg_pp0_iter0_r_V_2_reg_110();
    void thread_ap_phi_reg_pp0_iter0_r_is_neg_1_reg_98();
    void thread_ap_predicate_op140_call_state39_state38();
    void thread_ap_predicate_op70_call_state2_state1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_ap_str_blocking_n();
    void thread_grp_exp_core_32_16_50_s_fu_161_ap_start();
    void thread_grp_fu_265_p1();
    void thread_grp_fu_265_p10();
    void thread_grp_log_67_17_s_fu_144_ap_start();
    void thread_grp_log_67_17_s_fu_144_x_V();
    void thread_icmp_ln1498_fu_184_p0();
    void thread_icmp_ln1498_fu_184_p2();
    void thread_icmp_ln1499_fu_426_p2();
    void thread_icmp_ln63_fu_178_p2();
    void thread_icmp_ln84_fu_240_p2();
    void thread_ln_x_s_V_fu_233_p1();
    void thread_or_ln135_1_fu_366_p2();
    void thread_or_ln135_2_fu_372_p2();
    void thread_or_ln135_3_fu_378_p2();
    void thread_or_ln135_4_fu_384_p2();
    void thread_or_ln135_fu_360_p2();
    void thread_p_Result_10_fu_438_p4();
    void thread_p_Result_1_fu_295_p3();
    void thread_p_Result_2_fu_308_p3();
    void thread_p_Result_3_fu_321_p3();
    void thread_p_Result_4_fu_334_p3();
    void thread_p_Result_5_fu_347_p3();
    void thread_p_Result_7_fu_190_p1();
    void thread_p_Result_7_fu_190_p3();
    void thread_p_Result_9_fu_207_p4();
    void thread_p_Result_s_fu_282_p3();
    void thread_r_V_3_fu_432_p2();
    void thread_select_ln174_fu_418_p3();
    void thread_select_ln178_fu_217_p3();
    void thread_sext_ln1118_fu_279_p1();
    void thread_tmp_57_fu_246_p3();
    void thread_tmp_59_fu_399_p3();
    void thread_trunc_ln612_fu_174_p1();
    void thread_trunc_ln84_fu_237_p1();
    void thread_x_e_1_V_fu_198_p1();
    void thread_xor_ln135_1_fu_303_p2();
    void thread_xor_ln135_2_fu_316_p2();
    void thread_xor_ln135_3_fu_329_p2();
    void thread_xor_ln135_4_fu_342_p2();
    void thread_xor_ln135_5_fu_355_p2();
    void thread_xor_ln135_fu_290_p2();
    void thread_xor_ln155_fu_406_p2();
    void thread_xs_V_1_fu_201_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
