[connectivity]
sp=cp4_1_opt_dis_accel_1.cp4_1_update_0_sm118_0161_write_pipe0:DDR[0]
sp=cp4_1_opt_dis_accel_1.raw_update_0_sm108_0135_read_pipe0:DDR[1]
