<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPI module: /home/abdu/Study/Reusable-Firmware-Development/2_GeneralPurbose_SPI/SPI_HAL/SPI_registers.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SPI module
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_413387dcea0e03be8351db21be5c5302.html">SPI_HAL</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">SPI_registers.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file contains all the register of SPI in TIVA-C (TM4C123GH6PM)  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="SPI__datatypes_8h_source.html">SPI_datatypes.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SPI_registers.h:</div>
<div class="dyncontent">
<div class="center"><img src="SPI__registers_8h__incl.png" border="0" usemap="#a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8h" alt=""/></div>
<map name="a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8h" id="a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8h">
<area shape="rect" title="This file contains all the register of SPI in TIVA&#45;C (TM4C123GH6PM)" alt="" coords="5,5,209,75"/>
<area shape="rect" href="SPI__datatypes_8h.html" title="This file contains all the dataTypes that is used in that module." alt="" coords="44,123,171,148"/>
<area shape="poly" title=" " alt="" coords="110,75,110,109,105,109,105,75"/>
<area shape="rect" title=" " alt="" coords="58,196,157,221"/>
<area shape="poly" title=" " alt="" coords="110,148,110,182,105,182,105,148"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="SPI__registers_8h__dep__incl.png" border="0" usemap="#a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8hdep" alt=""/></div>
<map name="a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8hdep" id="a_2home_2abdu_2Study_2Reusable-Firmware-Development_22__GeneralPurbose__SPI_2SPI__HAL_2SPI__registers_8hdep">
<area shape="rect" title="This file contains all the register of SPI in TIVA&#45;C (TM4C123GH6PM)" alt="" coords="5,5,209,75"/>
<area shape="rect" href="SPI_8c.html" title="This file contains all imlpementation of APIs of SPI module." alt="" coords="5,123,209,192"/>
<area shape="poly" title=" " alt="" coords="110,89,110,122,105,122,105,89"/>
</map>
</div>
</div>
<p><a href="SPI__registers_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Module__regs.html">SPI_Module_regs</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">a typedef for all the register in SPI module <b>Example:</b>  <a href="structSPI__Module__regs.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab4ed6a53c80dd4697102fc4976c271eb" id="r_ab4ed6a53c80dd4697102fc4976c271eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#ab4ed6a53c80dd4697102fc4976c271eb">SSI0_BASE_ADDERSS</a>&#160;&#160;&#160;0x40008000</td></tr>
<tr class="separator:ab4ed6a53c80dd4697102fc4976c271eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a7a8f9f536c8e31082253959507395" id="r_a51a7a8f9f536c8e31082253959507395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a51a7a8f9f536c8e31082253959507395">SSI1_BASE_ADDERSS</a>&#160;&#160;&#160;0x40009000</td></tr>
<tr class="separator:a51a7a8f9f536c8e31082253959507395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8dfe2d4c75de09eb9af7e7f4c5fc80" id="r_aed8dfe2d4c75de09eb9af7e7f4c5fc80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#aed8dfe2d4c75de09eb9af7e7f4c5fc80">SSI2_BASE_ADDERSS</a>&#160;&#160;&#160;0x4000A000</td></tr>
<tr class="separator:aed8dfe2d4c75de09eb9af7e7f4c5fc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b562d9d75652ec9ca4bb6fe43607b26" id="r_a1b562d9d75652ec9ca4bb6fe43607b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a1b562d9d75652ec9ca4bb6fe43607b26">SSI3_BASE_ADDERSS</a>&#160;&#160;&#160;0x4000B000</td></tr>
<tr class="separator:a1b562d9d75652ec9ca4bb6fe43607b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959469a88ba0d266ad1d77804f25da1d" id="r_a959469a88ba0d266ad1d77804f25da1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a959469a88ba0d266ad1d77804f25da1d">SSI_IM_TX</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a87f8b2d4d2c15de379486f075e50e229">Tx_IM</a>)</td></tr>
<tr class="separator:a959469a88ba0d266ad1d77804f25da1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3ba14cdcd6d64fd3e880fc6cecf467" id="r_a3f3ba14cdcd6d64fd3e880fc6cecf467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a3f3ba14cdcd6d64fd3e880fc6cecf467">SSI_IM_RX</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9afaa528859bd00af15872596b1eafd0ca">Rx_IM</a>)</td></tr>
<tr class="separator:a3f3ba14cdcd6d64fd3e880fc6cecf467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fbc708ec778935ecdbb59d43a3b3af5" id="r_a2fbc708ec778935ecdbb59d43a3b3af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a2fbc708ec778935ecdbb59d43a3b3af5">SSI_IM_RT</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a60790201539948cf106347459b37712a">Rx_TimeOut</a>)</td></tr>
<tr class="separator:a2fbc708ec778935ecdbb59d43a3b3af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aabd6f0c4cd7d733e0acdbf15c6626a" id="r_a0aabd6f0c4cd7d733e0acdbf15c6626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a0aabd6f0c4cd7d733e0acdbf15c6626a">SSI_IM_POR</a>&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a8ded3d73d87e235b3e69396da6be68a3">Rx_OverRun</a>)</td></tr>
<tr class="separator:a0aabd6f0c4cd7d733e0acdbf15c6626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78ad6b0a9a36daaea7ba516b1d0fbc2" id="r_ae78ad6b0a9a36daaea7ba516b1d0fbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#ae78ad6b0a9a36daaea7ba516b1d0fbc2">SSI_BSY_FLAGG</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ae78ad6b0a9a36daaea7ba516b1d0fbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fbc1625acda6c38d35875cbb2f198fa" id="r_a5fbc1625acda6c38d35875cbb2f198fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a5fbc1625acda6c38d35875cbb2f198fa">SSI_RFF_FLAGG</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a5fbc1625acda6c38d35875cbb2f198fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d73eb114d32e4d91fa444614a80f73" id="r_ae8d73eb114d32e4d91fa444614a80f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#ae8d73eb114d32e4d91fa444614a80f73">SSI_RNE_FLAGG</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ae8d73eb114d32e4d91fa444614a80f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203c4402f0a70066ccb3a56eb2c3ad35" id="r_a203c4402f0a70066ccb3a56eb2c3ad35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a203c4402f0a70066ccb3a56eb2c3ad35">SSI_TNF_FLAGG</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a203c4402f0a70066ccb3a56eb2c3ad35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c82f4ffa78bce4ea60cc617011dcda7" id="r_a2c82f4ffa78bce4ea60cc617011dcda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a2c82f4ffa78bce4ea60cc617011dcda7">SSI_TFE_FLAGG</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a2c82f4ffa78bce4ea60cc617011dcda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b4bf27c4807c267a70d7db213fa7cf" id="r_a24b4bf27c4807c267a70d7db213fa7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a24b4bf27c4807c267a70d7db213fa7cf">SSI_CR1_SSE_bitOFFSET</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:a24b4bf27c4807c267a70d7db213fa7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a7ca7a0d964c74d1e350c44053efbb" id="r_a97a7ca7a0d964c74d1e350c44053efbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a97a7ca7a0d964c74d1e350c44053efbb">SSI_SerialClockPolarity_Offset</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:a97a7ca7a0d964c74d1e350c44053efbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea241a3b6cb3d549ae2e921f7f809f8" id="r_aeea241a3b6cb3d549ae2e921f7f809f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#aeea241a3b6cb3d549ae2e921f7f809f8">SSI_ProtocolMode_Offset</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:aeea241a3b6cb3d549ae2e921f7f809f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7239064c0a02d251ff0be5b90614e075" id="r_a7239064c0a02d251ff0be5b90614e075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#a7239064c0a02d251ff0be5b90614e075">SSI_DataSize_Offset</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a7239064c0a02d251ff0be5b90614e075"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aca88edc64f746f64616f6a6a2b1cc89e" id="r_aca88edc64f746f64616f6a6a2b1cc89e"><td class="memItemLeft" align="right" valign="top">volatile uint32 *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SPI__registers_8h.html#aca88edc64f746f64616f6a6a2b1cc89e">SPI_bases_ptr</a></td></tr>
<tr class="memdesc:aca88edc64f746f64616f6a6a2b1cc89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">a typedef for all the base addresses of SPI module channels <b>Example:</b>  <br /></td></tr>
<tr class="separator:aca88edc64f746f64616f6a6a2b1cc89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains all the register of SPI in TIVA-C (TM4C123GH6PM) </p>
<p>The registers here represented as a struct of registers. which is the most reusable way to represent your registers in your code. This file contains all the registers that TIVA-C SPI module have. porting this module to another SoC will need to check the arrengement of the registers to fit your Soc.</p>
<dl class="section author"><dt>Author</dt><dd>Abdulrahman Yasser </dd></dl>
<dl class="section date"><dt>Date</dt><dd>12/10/2023 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.0.0 </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>GNU Public License </dd></dl>
<h2><a class="anchor" id="Step1"></a>
Cmake</h2>
<h2><a class="anchor" id="Step2"></a>
make</h2>
<p>@ </p><dl class="section note"><dt>Note</dt><dd>THIS SOFTWARE IS PROVIDED BY Abdulrahman Yasser : COMPANY "AS IS" AND ANY EXPRESSED OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL BENINGO ENGINEERING OR ITS CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. Compiler GCC Target TM4C123GH6PM </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab4ed6a53c80dd4697102fc4976c271eb" name="ab4ed6a53c80dd4697102fc4976c271eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ed6a53c80dd4697102fc4976c271eb">&#9670;&#160;</a></span>SSI0_BASE_ADDERSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI0_BASE_ADDERSS&#160;&#160;&#160;0x40008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Base address of SPI channel 0 </p>

</div>
</div>
<a id="a51a7a8f9f536c8e31082253959507395" name="a51a7a8f9f536c8e31082253959507395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a7a8f9f536c8e31082253959507395">&#9670;&#160;</a></span>SSI1_BASE_ADDERSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI1_BASE_ADDERSS&#160;&#160;&#160;0x40009000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Base address of SPI channel 1 </p>

</div>
</div>
<a id="aed8dfe2d4c75de09eb9af7e7f4c5fc80" name="aed8dfe2d4c75de09eb9af7e7f4c5fc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8dfe2d4c75de09eb9af7e7f4c5fc80">&#9670;&#160;</a></span>SSI2_BASE_ADDERSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI2_BASE_ADDERSS&#160;&#160;&#160;0x4000A000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Base address of SPI channel 2 </p>

</div>
</div>
<a id="a1b562d9d75652ec9ca4bb6fe43607b26" name="a1b562d9d75652ec9ca4bb6fe43607b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b562d9d75652ec9ca4bb6fe43607b26">&#9670;&#160;</a></span>SSI3_BASE_ADDERSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI3_BASE_ADDERSS&#160;&#160;&#160;0x4000B000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Base address of SPI channel 3 </p>

</div>
</div>
<a id="ae78ad6b0a9a36daaea7ba516b1d0fbc2" name="ae78ad6b0a9a36daaea7ba516b1d0fbc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78ad6b0a9a36daaea7ba516b1d0fbc2">&#9670;&#160;</a></span>SSI_BSY_FLAGG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_BSY_FLAGG&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Busy Bit. </p>

</div>
</div>
<a id="a24b4bf27c4807c267a70d7db213fa7cf" name="a24b4bf27c4807c267a70d7db213fa7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b4bf27c4807c267a70d7db213fa7cf">&#9670;&#160;</a></span>SSI_CR1_SSE_bitOFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_CR1_SSE_bitOFFSET&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Synchronous Serial Port Enable bit for disabling and enabling SPI channel. </p>

</div>
</div>
<a id="a7239064c0a02d251ff0be5b90614e075" name="a7239064c0a02d251ff0be5b90614e075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7239064c0a02d251ff0be5b90614e075">&#9670;&#160;</a></span>SSI_DataSize_Offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_DataSize_Offset&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Data Size Select offset in SSI Control 0 register. </p>

</div>
</div>
<a id="a0aabd6f0c4cd7d733e0acdbf15c6626a" name="a0aabd6f0c4cd7d733e0acdbf15c6626a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aabd6f0c4cd7d733e0acdbf15c6626a">&#9670;&#160;</a></span>SSI_IM_POR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_POR&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a8ded3d73d87e235b3e69396da6be68a3">Rx_OverRun</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>representing 1 in place of Rx_OverRun flag. </p>

</div>
</div>
<a id="a2fbc708ec778935ecdbb59d43a3b3af5" name="a2fbc708ec778935ecdbb59d43a3b3af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fbc708ec778935ecdbb59d43a3b3af5">&#9670;&#160;</a></span>SSI_IM_RT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_RT&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a60790201539948cf106347459b37712a">Rx_TimeOut</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>representing 1 in place of Rx_TimeOut flag. </p>

</div>
</div>
<a id="a3f3ba14cdcd6d64fd3e880fc6cecf467" name="a3f3ba14cdcd6d64fd3e880fc6cecf467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f3ba14cdcd6d64fd3e880fc6cecf467">&#9670;&#160;</a></span>SSI_IM_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_RX&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9afaa528859bd00af15872596b1eafd0ca">Rx_IM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>representing 1 in place of Rx_IM flag. </p>

</div>
</div>
<a id="a959469a88ba0d266ad1d77804f25da1d" name="a959469a88ba0d266ad1d77804f25da1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959469a88ba0d266ad1d77804f25da1d">&#9670;&#160;</a></span>SSI_IM_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_IM_TX&#160;&#160;&#160;(1 &lt;&lt; <a class="el" href="SPI__datatypes_8h.html#a8fda463d0150a8e30616655227b28fa9a87f8b2d4d2c15de379486f075e50e229">Tx_IM</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>representing 1 in place of Tx flag. </p>

</div>
</div>
<a id="aeea241a3b6cb3d549ae2e921f7f809f8" name="aeea241a3b6cb3d549ae2e921f7f809f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea241a3b6cb3d549ae2e921f7f809f8">&#9670;&#160;</a></span>SSI_ProtocolMode_Offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_ProtocolMode_Offset&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Frame Format Select offset in SSI Control 0 register. </p>

</div>
</div>
<a id="a5fbc1625acda6c38d35875cbb2f198fa" name="a5fbc1625acda6c38d35875cbb2f198fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fbc1625acda6c38d35875cbb2f198fa">&#9670;&#160;</a></span>SSI_RFF_FLAGG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RFF_FLAGG&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Receive FIFO Full. </p>

</div>
</div>
<a id="ae8d73eb114d32e4d91fa444614a80f73" name="ae8d73eb114d32e4d91fa444614a80f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d73eb114d32e4d91fa444614a80f73">&#9670;&#160;</a></span>SSI_RNE_FLAGG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_RNE_FLAGG&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Receive FIFO Not Empty. </p>

</div>
</div>
<a id="a97a7ca7a0d964c74d1e350c44053efbb" name="a97a7ca7a0d964c74d1e350c44053efbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a7ca7a0d964c74d1e350c44053efbb">&#9670;&#160;</a></span>SSI_SerialClockPolarity_Offset</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_SerialClockPolarity_Offset&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Serial Clock Polarity offset in SSI Control 0 register. </p>

</div>
</div>
<a id="a2c82f4ffa78bce4ea60cc617011dcda7" name="a2c82f4ffa78bce4ea60cc617011dcda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c82f4ffa78bce4ea60cc617011dcda7">&#9670;&#160;</a></span>SSI_TFE_FLAGG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_TFE_FLAGG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Transmit FIFO Empty. </p>

</div>
</div>
<a id="a203c4402f0a70066ccb3a56eb2c3ad35" name="a203c4402f0a70066ccb3a56eb2c3ad35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203c4402f0a70066ccb3a56eb2c3ad35">&#9670;&#160;</a></span>SSI_TNF_FLAGG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI_TNF_FLAGG&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SSI Transmit FIFO Not Full. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aca88edc64f746f64616f6a6a2b1cc89e" name="aca88edc64f746f64616f6a6a2b1cc89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca88edc64f746f64616f6a6a2b1cc89e">&#9670;&#160;</a></span>SPI_bases_ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">volatile uint32 * SPI_bases_ptr</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    (uint32*)0x40008000,        </div>
<div class="line">    (uint32*)0x40009000,        </div>
<div class="line">    (uint32*)0x4000A000,        </div>
<div class="line">    (uint32*)0x4000B000         </div>
<div class="line">}</div>
</div><!-- fragment -->
<p>a typedef for all the base addresses of SPI module channels <b>Example:</b> </p>
<div class="fragment"><div class="line"><span class="keyword">volatile</span> <a class="code hl_struct" href="structSPI__Module__regs.html">SPI_Module_regs</a>* mySPI = (<a class="code hl_struct" href="structSPI__Module__regs.html">SPI_Module_regs</a>*) <a class="code hl_variable" href="SPI__registers_8h.html#aca88edc64f746f64616f6a6a2b1cc89e">SPI_bases_ptr</a>[ ssi_channel ];</div>
<div class="line">mySPI-&gt;<a class="code hl_variable" href="structSPI__Module__regs.html#abce55a686420e1611009d47600889220">SSICR0</a> |= (CPSDVSR - 1) &lt;&lt; 8;</div>
<div class="line">mySPI-&gt;<a class="code hl_variable" href="structSPI__Module__regs.html#aedac340a9e8207b674ceef16ebd86b15">SSICPSR</a> |= SCR_Value;</div>
<div class="ttc" id="aSPI__registers_8h_html_aca88edc64f746f64616f6a6a2b1cc89e"><div class="ttname"><a href="SPI__registers_8h.html#aca88edc64f746f64616f6a6a2b1cc89e">SPI_bases_ptr</a></div><div class="ttdeci">volatile uint32 * SPI_bases_ptr</div><div class="ttdoc">a typedef for all the base addresses of SPI module channels Example:</div><div class="ttdef"><b>Definition</b> SPI_registers.h:97</div></div>
<div class="ttc" id="astructSPI__Module__regs_html"><div class="ttname"><a href="structSPI__Module__regs.html">SPI_Module_regs</a></div><div class="ttdoc">a typedef for all the register in SPI module Example:</div><div class="ttdef"><b>Definition</b> SPI_registers.h:71</div></div>
<div class="ttc" id="astructSPI__Module__regs_html_abce55a686420e1611009d47600889220"><div class="ttname"><a href="structSPI__Module__regs.html#abce55a686420e1611009d47600889220">SPI_Module_regs::SSICR0</a></div><div class="ttdeci">uint32 SSICR0</div><div class="ttdef"><b>Definition</b> SPI_registers.h:72</div></div>
<div class="ttc" id="astructSPI__Module__regs_html_aedac340a9e8207b674ceef16ebd86b15"><div class="ttname"><a href="structSPI__Module__regs.html#aedac340a9e8207b674ceef16ebd86b15">SPI_Module_regs::SSICPSR</a></div><div class="ttdeci">uint32 SSICPSR</div><div class="ttdef"><b>Definition</b> SPI_registers.h:76</div></div>
</div><!-- fragment --><dl class="section see"><dt>See also</dt><dd><a class="el" href="structSPI__Module__regs.html" title="a typedef for all the register in SPI module Example:">SPI_Module_regs</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
