
Ignition_system_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c3c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08008dd0  08008dd0  00009dd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800920c  0800920c  0000b1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800920c  0800920c  0000a20c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009214  08009214  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009214  08009214  0000a214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009218  08009218  0000a218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800921c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d8  2**0
                  CONTENTS
 10 .bss          000004b8  200001d8  200001d8  0000b1d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000690  20000690  0000b1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011a20  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028d1  00000000  00000000  0001cc28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f00  00000000  00000000  0001f500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bac  00000000  00000000  00020400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023d04  00000000  00000000  00020fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012436  00000000  00000000  00044cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da4cb  00000000  00000000  000570e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001315b1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004dc0  00000000  00000000  001315f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001363b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008db4 	.word	0x08008db4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008db4 	.word	0x08008db4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <CylinderScheduler_GetCurrent>:
//    { 660,  9 },
//    { 720, 12 }
//};

// Returns current cylinder to be fired based on encoder position (crankshaft angle)
uint8_t CylinderScheduler_GetCurrent(uint32_t encoder_pos) {
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

    //uint16_t angle = (encoder_pos * CRANK_CYCLE_DEG) / PULSES_PER_CYCLE;
	uint16_t angle = (encoder_pos * CRANK_CYCLE_DEG) / ENCODER_TIMER_ENGINE_FULL_CYCLE_PULSES;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000f82:	fb02 f303 	mul.w	r3, r2, r3
 8000f86:	4a11      	ldr	r2, [pc, #68]	@ (8000fcc <CylinderScheduler_GetCurrent+0x58>)
 8000f88:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	817b      	strh	r3, [r7, #10]

    for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e00f      	b.n	8000fb6 <CylinderScheduler_GetCurrent+0x42>
        if (angle < ignition_table[i].angle_deg) {
 8000f96:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd0 <CylinderScheduler_GetCurrent+0x5c>)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000f9e:	897a      	ldrh	r2, [r7, #10]
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d205      	bcs.n	8000fb0 <CylinderScheduler_GetCurrent+0x3c>
            return ignition_table[i].cylinder;
 8000fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd0 <CylinderScheduler_GetCurrent+0x5c>)
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	4413      	add	r3, r2
 8000fac:	789b      	ldrb	r3, [r3, #2]
 8000fae:	e006      	b.n	8000fbe <CylinderScheduler_GetCurrent+0x4a>
    for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	2b07      	cmp	r3, #7
 8000fba:	ddec      	ble.n	8000f96 <CylinderScheduler_GetCurrent+0x22>
        }
    }
    return ignition_table[0].cylinder; // fallback to first if not matched
 8000fbc:	2301      	movs	r3, #1
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	891ac73b 	.word	0x891ac73b
 8000fd0:	08008e1c 	.word	0x08008e1c

08000fd4 <CylinderScheduler_GetIgnitionAngle>:

// Returns ignition angle for given cylinder (in degrees)
int CylinderScheduler_GetIgnitionAngle(uint8_t cylinder) {
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	e00f      	b.n	8001004 <CylinderScheduler_GetIgnitionAngle+0x30>
        if (ignition_table[i].cylinder == cylinder) {
 8000fe4:	4a0c      	ldr	r2, [pc, #48]	@ (8001018 <CylinderScheduler_GetIgnitionAngle+0x44>)
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	009b      	lsls	r3, r3, #2
 8000fea:	4413      	add	r3, r2
 8000fec:	789b      	ldrb	r3, [r3, #2]
 8000fee:	79fa      	ldrb	r2, [r7, #7]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d104      	bne.n	8000ffe <CylinderScheduler_GetIgnitionAngle+0x2a>
            return ignition_table[i].angle_deg;
 8000ff4:	4a08      	ldr	r2, [pc, #32]	@ (8001018 <CylinderScheduler_GetIgnitionAngle+0x44>)
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8000ffc:	e006      	b.n	800100c <CylinderScheduler_GetIgnitionAngle+0x38>
    for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	3301      	adds	r3, #1
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	2b07      	cmp	r3, #7
 8001008:	ddec      	ble.n	8000fe4 <CylinderScheduler_GetIgnitionAngle+0x10>
        }
    }
    return ignition_table[0].angle_deg; // fallback
 800100a:	235a      	movs	r3, #90	@ 0x5a
}
 800100c:	4618      	mov	r0, r3
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	08008e1c 	.word	0x08008e1c

0800101c <ISM_Init>:
 * --------------------------------------------------------------------------*/

#include "ignition_state_machine.h"
#include "cylinder_scheduler.h"
// Initialize the state machine
void ISM_Init(IgnitionStateMachine *sm) {
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
    sm->current_state = ISM_IDLE;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
    sm->index_detected = 0;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2200      	movs	r2, #0
 800102e:	705a      	strb	r2, [r3, #1]
    sm->encoder_position = 0;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	605a      	str	r2, [r3, #4]
    sm->ignition_angle = 237;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	22ed      	movs	r2, #237	@ 0xed
 800103a:	609a      	str	r2, [r3, #8]
    sm->dwell_pulses = 0;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
    sm->pulse_counter = 0;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	825a      	strh	r2, [r3, #18]
    sm->fired_count = 0;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2200      	movs	r2, #0
 800104c:	829a      	strh	r2, [r3, #20]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <ISM_Update>:
void ISM_Update(IgnitionStateMachine *sm,
                uint32_t            encoder_pos,
                uint32_t            dwell_pulses,
                int                 angle_deg,
                uint8_t             cylinder)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	@ 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
 8001068:	603b      	str	r3, [r7, #0]
    // 1) Compute positions in encoder ticks

	sm->encoder_position = encoder_pos;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	68ba      	ldr	r2, [r7, #8]
 800106e:	605a      	str	r2, [r3, #4]
	sm->dwell_pulses = dwell_pulses;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	60da      	str	r2, [r3, #12]
	sm->ignition_angle = angle_deg;
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	609a      	str	r2, [r3, #8]

    uint32_t fire_pos   = (angle_deg * ENCODER_TIMER_ENGINE_FULL_CYCLE_PULSES) / CRANK_CYCLE_DEG;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	f44f 72ef 	mov.w	r2, #478	@ 0x1de
 8001082:	fb02 f303 	mul.w	r3, r2, r3
 8001086:	4a51      	ldr	r2, [pc, #324]	@ (80011cc <ISM_Update+0x170>)
 8001088:	fb82 1203 	smull	r1, r2, r2, r3
 800108c:	441a      	add	r2, r3
 800108e:	1252      	asrs	r2, r2, #9
 8001090:	17db      	asrs	r3, r3, #31
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	61fb      	str	r3, [r7, #28]
    uint32_t charge_pos = (fire_pos + ENCODER_TIMER_ENGINE_FULL_CYCLE_PULSES - dwell_pulses)
 8001096:	69fa      	ldr	r2, [r7, #28]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	f503 73ef 	add.w	r3, r3, #478	@ 0x1de
 80010a0:	4a4b      	ldr	r2, [pc, #300]	@ (80011d0 <ISM_Update+0x174>)
 80010a2:	fba2 1203 	umull	r1, r2, r2, r3
 80010a6:	0a12      	lsrs	r2, r2, #8
 80010a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80010ac:	fb01 f202 	mul.w	r2, r1, r2
 80010b0:	1a9b      	subs	r3, r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
                            % ENCODER_TIMER_ENGINE_FULL_CYCLE_PULSES;

    // 2) Detect new cylinder event (scheduler moved us to a new cylinder)
    if (cylinder != sm->current_cylinder) {
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	7c1b      	ldrb	r3, [r3, #16]
 80010b8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80010bc:	429a      	cmp	r2, r3
 80010be:	d00c      	beq.n	80010da <ISM_Update+0x7e>
        sm->current_cylinder = cylinder;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80010c6:	741a      	strb	r2, [r3, #16]
        sm->coil_on          = false;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	2200      	movs	r2, #0
 80010cc:	745a      	strb	r2, [r3, #17]
        sm->pulse_counter    = 0;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	2200      	movs	r2, #0
 80010d2:	825a      	strh	r2, [r3, #18]
        sm->current_state    = ISM_COIL_CHARGING;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2201      	movs	r2, #1
 80010d8:	701a      	strb	r2, [r3, #0]
    }

    // 3) FSM
    switch (sm->current_state)
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d002      	beq.n	80010e8 <ISM_Update+0x8c>
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d05d      	beq.n	80011a2 <ISM_Update+0x146>
 80010e6:	e063      	b.n	80011b0 <ISM_Update+0x154>
      {
        // entered the charge window?
        bool in_window =
           ((charge_pos <= fire_pos)
             ? (encoder_pos >= charge_pos && encoder_pos < fire_pos)
             : (encoder_pos >= charge_pos || encoder_pos < fire_pos));
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	69fb      	ldr	r3, [r7, #28]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d80e      	bhi.n	800110e <ISM_Update+0xb2>
             ? (encoder_pos >= charge_pos && encoder_pos < fire_pos)
 80010f0:	68ba      	ldr	r2, [r7, #8]
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d305      	bcc.n	8001104 <ISM_Update+0xa8>
 80010f8:	68ba      	ldr	r2, [r7, #8]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d201      	bcs.n	8001104 <ISM_Update+0xa8>
 8001100:	2301      	movs	r3, #1
 8001102:	e000      	b.n	8001106 <ISM_Update+0xaa>
 8001104:	2300      	movs	r3, #0
             : (encoder_pos >= charge_pos || encoder_pos < fire_pos));
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	b2db      	uxtb	r3, r3
 800110c:	e00d      	b.n	800112a <ISM_Update+0xce>
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	429a      	cmp	r2, r3
 8001114:	d203      	bcs.n	800111e <ISM_Update+0xc2>
 8001116:	68ba      	ldr	r2, [r7, #8]
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	429a      	cmp	r2, r3
 800111c:	d201      	bcs.n	8001122 <ISM_Update+0xc6>
 800111e:	2301      	movs	r3, #1
 8001120:	e000      	b.n	8001124 <ISM_Update+0xc8>
 8001122:	2300      	movs	r3, #0
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	b2db      	uxtb	r3, r3
        bool in_window =
 800112a:	75fb      	strb	r3, [r7, #23]

        // start charging once
        if (in_window && !sm->coil_on) {
 800112c:	7dfb      	ldrb	r3, [r7, #23]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d00c      	beq.n	800114c <ISM_Update+0xf0>
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	7c5b      	ldrb	r3, [r3, #17]
 8001136:	f083 0301 	eor.w	r3, r3, #1
 800113a:	b2db      	uxtb	r3, r3
 800113c:	2b00      	cmp	r3, #0
 800113e:	d005      	beq.n	800114c <ISM_Update+0xf0>
            sm->coil_on       = true;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2201      	movs	r2, #1
 8001144:	745a      	strb	r2, [r3, #17]
            sm->pulse_counter = 0;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	825a      	strh	r2, [r3, #18]
        }

        // if charging, count ticks
        if (sm->coil_on) {
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	7c5b      	ldrb	r3, [r3, #17]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d034      	beq.n	80011be <ISM_Update+0x162>
            sm->pulse_counter++;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	8a5b      	ldrh	r3, [r3, #18]
 8001158:	3301      	adds	r3, #1
 800115a:	b29a      	uxth	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	825a      	strh	r2, [r3, #18]

            // either enough dwell ticks or we've passed the fire angle
            bool passed_fire =
                   sm->pulse_counter >= dwell_pulses
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	8a5b      	ldrh	r3, [r3, #18]
 8001164:	461a      	mov	r2, r3
                || encoder_pos == fire_pos
                || (encoder_pos >  fire_pos && fire_pos < charge_pos);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4293      	cmp	r3, r2
 800116a:	d90b      	bls.n	8001184 <ISM_Update+0x128>
                || encoder_pos == fire_pos
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	429a      	cmp	r2, r3
 8001172:	d007      	beq.n	8001184 <ISM_Update+0x128>
                || (encoder_pos >  fire_pos && fire_pos < charge_pos);
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	429a      	cmp	r2, r3
 800117a:	d905      	bls.n	8001188 <ISM_Update+0x12c>
 800117c:	69fa      	ldr	r2, [r7, #28]
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	429a      	cmp	r2, r3
 8001182:	d201      	bcs.n	8001188 <ISM_Update+0x12c>
 8001184:	2301      	movs	r3, #1
 8001186:	e000      	b.n	800118a <ISM_Update+0x12e>
 8001188:	2300      	movs	r3, #0
            bool passed_fire =
 800118a:	75bb      	strb	r3, [r7, #22]
 800118c:	7dbb      	ldrb	r3, [r7, #22]
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	75bb      	strb	r3, [r7, #22]

            if (passed_fire) {
 8001194:	7dbb      	ldrb	r3, [r7, #22]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d011      	beq.n	80011be <ISM_Update+0x162>
                sm->current_state = ISM_IGNITION;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2202      	movs	r2, #2
 800119e:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 80011a0:	e00d      	b.n	80011be <ISM_Update+0x162>
      }

      case ISM_IGNITION:
      {
        // spark: clear coil_on and move to DONE
        sm->coil_on       = false;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	2200      	movs	r2, #0
 80011a6:	745a      	strb	r2, [r3, #17]
        sm->current_state = ISM_IDLE;  // or define ISM_DONE if clearer
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2200      	movs	r2, #0
 80011ac:	701a      	strb	r2, [r3, #0]
        break;
 80011ae:	e007      	b.n	80011c0 <ISM_Update+0x164>
      }

      default:
        // stay idle until next cylinder change
        sm->coil_on       = false;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2200      	movs	r2, #0
 80011b4:	745a      	strb	r2, [r3, #17]
        sm->current_state = ISM_IDLE;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2200      	movs	r2, #0
 80011ba:	701a      	strb	r2, [r3, #0]
        break;
 80011bc:	e000      	b.n	80011c0 <ISM_Update+0x164>
        break;
 80011be:	bf00      	nop
    }
}
 80011c0:	bf00      	nop
 80011c2:	3724      	adds	r7, #36	@ 0x24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	b60b60b7 	.word	0xb60b60b7
 80011d0:	891ac73b 	.word	0x891ac73b

080011d4 <ISM_IndexDetected>:

void ISM_IndexDetected(IgnitionStateMachine *sm) {
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    sm->index_detected = 1;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2201      	movs	r2, #1
 80011e0:	705a      	strb	r2, [r3, #1]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <IS_Init>:


/**
 * @brief Initializes the ignition system and timers
 */
IS_Status IS_Init(IgnitionSystem *sys, IS_Config *cfg) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
    if (!sys || !cfg) return IS_ERROR_NULL_PTR;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d002      	beq.n	8001206 <IS_Init+0x16>
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <IS_Init+0x1a>
 8001206:	2301      	movs	r3, #1
 8001208:	e02a      	b.n	8001260 <IS_Init+0x70>
    memcpy((void*)&sys->cfg, cfg, sizeof(IS_Config));
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	224c      	movs	r2, #76	@ 0x4c
 800120e:	6839      	ldr	r1, [r7, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f005 ff2a 	bl	800706a <memcpy>

    memset(&sys->state, 0, sizeof(IS_State)); //zero init
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3350      	adds	r3, #80	@ 0x50
 800121a:	2298      	movs	r2, #152	@ 0x98
 800121c:	2100      	movs	r1, #0
 800121e:	4618      	mov	r0, r3
 8001220:	f005 fea3 	bl	8006f6a <memset>
    sys->state.engine_state = ENGINE_STOPPED;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    ISM_Init(&fsm);
 800122c:	480e      	ldr	r0, [pc, #56]	@ (8001268 <IS_Init+0x78>)
 800122e:	f7ff fef5 	bl	800101c <ISM_Init>

    // Start encoder and timers
    HAL_TIM_Encoder_Start_IT(sys->cfg.encoder_timer, TIM_CHANNEL_ALL);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	213c      	movs	r1, #60	@ 0x3c
 8001238:	4618      	mov	r0, r3
 800123a:	f003 fb2b 	bl	8004894 <HAL_TIM_Encoder_Start_IT>
    HAL_TIM_Base_Start_IT(sys->cfg.input_capture_timer);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	4618      	mov	r0, r3
 8001244:	f003 f836 	bl	80042b4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_IC_Start_IT(sys->cfg.input_capture_timer, TIM_CHANNEL_1);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	2100      	movs	r1, #0
 800124e:	4618      	mov	r0, r3
 8001250:	f003 f952 	bl	80044f8 <HAL_TIM_IC_Start_IT>
    HAL_TIM_Base_Start(sys->cfg.time_base_timer);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	4618      	mov	r0, r3
 800125a:	f002 ffc3 	bl	80041e4 <HAL_TIM_Base_Start>

    return IS_OK;
 800125e:	2300      	movs	r3, #0
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	200001f4 	.word	0x200001f4

0800126c <IS_UpdateRPM>:

/**
 * @brief Updates engine RPM based on encoder position change over time
 */

IS_Status IS_UpdateRPM(IgnitionSystem *sys) {
 800126c:	b480      	push	{r7}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
    if (!sys) return IS_ERROR_NULL_PTR;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <IS_UpdateRPM+0x12>
 800127a:	2301      	movs	r3, #1
 800127c:	e05d      	b.n	800133a <IS_UpdateRPM+0xce>
    unsigned int current_time = __HAL_TIM_GET_COUNTER(sys->cfg.time_base_timer);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001286:	617b      	str	r3, [r7, #20]
    unsigned int current_position = __HAL_TIM_GET_COUNTER(sys->cfg.encoder_timer);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001290:	613b      	str	r3, [r7, #16]

    if ((current_time - sys->state.timestamp_last_position >= RPM_SAMPLE_INTERVAL) ||
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001298:	697a      	ldr	r2, [r7, #20]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	f241 3287 	movw	r2, #4999	@ 0x1387
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d80f      	bhi.n	80012c4 <IS_UpdateRPM+0x58>
        (current_time < sys->state.timestamp_last_position && (UINT32_MAX - sys->state.timestamp_last_position + current_time) >= RPM_SAMPLE_INTERVAL)) {
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
    if ((current_time - sys->state.timestamp_last_position >= RPM_SAMPLE_INTERVAL) ||
 80012aa:	697a      	ldr	r2, [r7, #20]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d243      	bcs.n	8001338 <IS_UpdateRPM+0xcc>
        (current_time < sys->state.timestamp_last_position && (UINT32_MAX - sys->state.timestamp_last_position + current_time) >= RPM_SAMPLE_INTERVAL)) {
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80012b6:	697a      	ldr	r2, [r7, #20]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	3b01      	subs	r3, #1
 80012bc:	f241 3287 	movw	r2, #4999	@ 0x1387
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d939      	bls.n	8001338 <IS_UpdateRPM+0xcc>

        unsigned int delta_pos = (current_position >= sys->state.encoder_last_position)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
            ? current_position - sys->state.encoder_last_position
            : (0xFFFF - sys->state.encoder_last_position + current_position);
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d305      	bcc.n	80012dc <IS_UpdateRPM+0x70>
            ? current_position - sys->state.encoder_last_position
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
            : (0xFFFF - sys->state.encoder_last_position + current_position);
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	e007      	b.n	80012ec <IS_UpdateRPM+0x80>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80012e2:	693a      	ldr	r2, [r7, #16]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80012ea:	33ff      	adds	r3, #255	@ 0xff
        unsigned int delta_pos = (current_position >= sys->state.encoder_last_position)
 80012ec:	60fb      	str	r3, [r7, #12]

        if (delta_pos < ENCODER_MIN_DELTA) {
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10a      	bne.n	800130a <IS_UpdateRPM+0x9e>
            sys->state.engine_state = ENGINE_STOPPED;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
            sys->state.frequency = 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	665a      	str	r2, [r3, #100]	@ 0x64
            sys->state.rpm = 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	661a      	str	r2, [r3, #96]	@ 0x60
 8001308:	e00e      	b.n	8001328 <IS_UpdateRPM+0xbc>
        } else {
            sys->state.engine_state = ENGINE_RUNNING;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
            sys->state.frequency = sys->state.tim4_frequency;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	665a      	str	r2, [r3, #100]	@ 0x64
            sys->state.rpm = sys->state.tim4_frequency * 2; // Half camshaft encoder
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001322:	005a      	lsls	r2, r3, #1
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        sys->state.encoder_last_position = current_position;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	693a      	ldr	r2, [r7, #16]
 800132c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        sys->state.timestamp_last_position = current_time;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	697a      	ldr	r2, [r7, #20]
 8001334:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }
    return IS_OK;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	371c      	adds	r7, #28
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
	...

08001348 <IS_CalculatePulseTime>:
/**
 * @brief Calculates how many encoder pulses are needed to charge the coil
 *        for a given RPM and battery voltage
 */
float batt_voltage = -1.f;
IS_Status IS_CalculatePulseTime(IgnitionSystem *sys) {
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
    if (!sys) return IS_ERROR_NULL_PTR;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <IS_CalculatePulseTime+0x12>
 8001356:	2301      	movs	r3, #1
 8001358:	e094      	b.n	8001484 <IS_CalculatePulseTime+0x13c>
    if (sys->state.rpm == 0) return IS_ERROR_INVALID_STATE;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <IS_CalculatePulseTime+0x1e>
 8001362:	2302      	movs	r3, #2
 8001364:	e08e      	b.n	8001484 <IS_CalculatePulseTime+0x13c>

    batt_voltage = Read_BatteryVoltage(sys->cfg.battery_adc)* (V_MAX - V_MIN) / VREF + V_MIN;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	4618      	mov	r0, r3
 800136c:	f001 fad8 	bl	8002920 <Read_BatteryVoltage>
 8001370:	ee10 3a10 	vmov	r3, s0
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff f8e7 	bl	8000548 <__aeabi_f2d>
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	4b48      	ldr	r3, [pc, #288]	@ (80014a0 <IS_CalculatePulseTime+0x158>)
 8001380:	f7ff f93a 	bl	80005f8 <__aeabi_dmul>
 8001384:	4602      	mov	r2, r0
 8001386:	460b      	mov	r3, r1
 8001388:	4610      	mov	r0, r2
 800138a:	4619      	mov	r1, r3
 800138c:	a340      	add	r3, pc, #256	@ (adr r3, 8001490 <IS_CalculatePulseTime+0x148>)
 800138e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001392:	f7ff fa5b 	bl	800084c <__aeabi_ddiv>
 8001396:	4602      	mov	r2, r0
 8001398:	460b      	mov	r3, r1
 800139a:	4610      	mov	r0, r2
 800139c:	4619      	mov	r1, r3
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	4b40      	ldr	r3, [pc, #256]	@ (80014a4 <IS_CalculatePulseTime+0x15c>)
 80013a4:	f7fe ff72 	bl	800028c <__adddf3>
 80013a8:	4602      	mov	r2, r0
 80013aa:	460b      	mov	r3, r1
 80013ac:	4610      	mov	r0, r2
 80013ae:	4619      	mov	r1, r3
 80013b0:	f7ff fbfa 	bl	8000ba8 <__aeabi_d2f>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a3c      	ldr	r2, [pc, #240]	@ (80014a8 <IS_CalculatePulseTime+0x160>)
 80013b8:	6013      	str	r3, [r2, #0]

    //float batt_voltage = 15;
    if (batt_voltage < 0.0f) return IS_ERROR_INVALID_STATE;
 80013ba:	4b3b      	ldr	r3, [pc, #236]	@ (80014a8 <IS_CalculatePulseTime+0x160>)
 80013bc:	edd3 7a00 	vldr	s15, [r3]
 80013c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c8:	d501      	bpl.n	80013ce <IS_CalculatePulseTime+0x86>
 80013ca:	2302      	movs	r3, #2
 80013cc:	e05a      	b.n	8001484 <IS_CalculatePulseTime+0x13c>

    float dwell_time = Lookup_DwellTime(batt_voltage);
 80013ce:	4b36      	ldr	r3, [pc, #216]	@ (80014a8 <IS_CalculatePulseTime+0x160>)
 80013d0:	edd3 7a00 	vldr	s15, [r3]
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	f001 fa1a 	bl	8002810 <Lookup_DwellTime>
 80013dc:	ee07 0a90 	vmov	s15, r0
 80013e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013e4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    double timePerRev = 60.0 / sys->state.rpm; // calcs in seconds and 60 seconds per minute
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f889 	bl	8000504 <__aeabi_ui2d>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	f04f 0000 	mov.w	r0, #0
 80013fa:	492c      	ldr	r1, [pc, #176]	@ (80014ac <IS_CalculatePulseTime+0x164>)
 80013fc:	f7ff fa26 	bl	800084c <__aeabi_ddiv>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double timePerPulse = timePerRev * 1000.0 / ENCODER_TIMER_PPR;//in ms //120;//ENCODER_TIMER_PPR;
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	4b28      	ldr	r3, [pc, #160]	@ (80014b0 <IS_CalculatePulseTime+0x168>)
 800140e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001412:	f7ff f8f1 	bl	80005f8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	a31e      	add	r3, pc, #120	@ (adr r3, 8001498 <IS_CalculatePulseTime+0x150>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff fa12 	bl	800084c <__aeabi_ddiv>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double pulsesNeeded = dwell_time / timePerPulse; // required pulses
 8001430:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001432:	f7ff f889 	bl	8000548 <__aeabi_f2d>
 8001436:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800143a:	f7ff fa07 	bl	800084c <__aeabi_ddiv>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	e9c7 2302 	strd	r2, r3, [r7, #8]

    sys->state.pulses = (int)(pulsesNeeded + 0.5);
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <IS_CalculatePulseTime+0x16c>)
 800144c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001450:	f7fe ff1c 	bl	800028c <__adddf3>
 8001454:	4602      	mov	r2, r0
 8001456:	460b      	mov	r3, r1
 8001458:	4610      	mov	r0, r2
 800145a:	4619      	mov	r1, r3
 800145c:	f7ff fb7c 	bl	8000b58 <__aeabi_d2iz>
 8001460:	4602      	mov	r2, r0
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	651a      	str	r2, [r3, #80]	@ 0x50
    sys->state.totalTimeMs = sys->state.pulses * timePerPulse;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff f85a 	bl	8000524 <__aeabi_i2d>
 8001470:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001474:	f7ff f8c0 	bl	80005f8 <__aeabi_dmul>
 8001478:	4602      	mov	r2, r0
 800147a:	460b      	mov	r3, r1
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
    return IS_OK;
 8001482:	2300      	movs	r3, #0
}
 8001484:	4618      	mov	r0, r3
 8001486:	3728      	adds	r7, #40	@ 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	f3af 8000 	nop.w
 8001490:	60000000 	.word	0x60000000
 8001494:	400a6666 	.word	0x400a6666
 8001498:	00000000 	.word	0x00000000
 800149c:	406de000 	.word	0x406de000
 80014a0:	402c0000 	.word	0x402c0000
 80014a4:	40180000 	.word	0x40180000
 80014a8:	20000000 	.word	0x20000000
 80014ac:	404e0000 	.word	0x404e0000
 80014b0:	408f4000 	.word	0x408f4000
 80014b4:	3fe00000 	.word	0x3fe00000

080014b8 <IS_ControlCoil>:
/**
 * @brief Controls coil ON/OFF based on state machine and current cylinder
 */


IS_Status IS_ControlCoil(IgnitionSystem *sys) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b088      	sub	sp, #32
 80014bc:	af02      	add	r7, sp, #8
 80014be:	6078      	str	r0, [r7, #4]
    if (!sys)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <IS_ControlCoil+0x12>
        return IS_ERROR_NULL_PTR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e0db      	b.n	8001682 <IS_ControlCoil+0x1ca>

    if (sys->state.engine_state == ENGINE_STOPPED || sys->state.rpm < CONF_MIN_RPM) {
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <IS_ControlCoil+0x24>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014d8:	2bc7      	cmp	r3, #199	@ 0xc7
 80014da:	d820      	bhi.n	800151e <IS_ControlCoil+0x66>
        for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	e018      	b.n	8001514 <IS_ControlCoil+0x5c>
            HAL_GPIO_WritePin(sys->cfg.coil_ports[i], sys->cfg.coil_pins[i], GPIO_PIN_RESET);
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3304      	adds	r3, #4
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	6858      	ldr	r0, [r3, #4]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3318      	adds	r3, #24
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	889b      	ldrh	r3, [r3, #4]
 80014fa:	2200      	movs	r2, #0
 80014fc:	4619      	mov	r1, r3
 80014fe:	f002 f957 	bl	80037b0 <HAL_GPIO_WritePin>
            sys->state.coil_state[i] = COIL_OFF;
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	4413      	add	r3, r2
 8001508:	3379      	adds	r3, #121	@ 0x79
 800150a:	2200      	movs	r2, #0
 800150c:	701a      	strb	r2, [r3, #0]
        for (int i = 0; i < TOTAL_CYLINDERS; ++i) {
 800150e:	697b      	ldr	r3, [r7, #20]
 8001510:	3301      	adds	r3, #1
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	2b07      	cmp	r3, #7
 8001518:	dde3      	ble.n	80014e2 <IS_ControlCoil+0x2a>
        }
        return IS_OK; // Skip further processing
 800151a:	2300      	movs	r3, #0
 800151c:	e0b1      	b.n	8001682 <IS_ControlCoil+0x1ca>
    }
    uint32_t encoder_pos = __HAL_TIM_GET_COUNTER(sys->cfg.encoder_timer);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	613b      	str	r3, [r7, #16]
    if (sys->state.isCrossed)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800152e:	2b00      	cmp	r3, #0
 8001530:	d006      	beq.n	8001540 <IS_ControlCoil+0x88>
        sys->state.encoder_wrapped_position = ENCODER_TIMER_ENGINE_HALF_CYCLE_PULSES + encoder_pos;
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	f103 02ef 	add.w	r2, r3, #239	@ 0xef
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800153e:	e003      	b.n	8001548 <IS_ControlCoil+0x90>
    else
        sys->state.encoder_wrapped_position = encoder_pos;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    if (sys->state.encoder_wrapped_position >= ENCODER_TIMER_ENGINE_FULL_CYCLE_PULSES) {
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800154e:	f5b3 7fef 	cmp.w	r3, #478	@ 0x1de
 8001552:	d303      	bcc.n	800155c <IS_ControlCoil+0xa4>
        sys->state.encoder_wrapped_position = 0;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2200      	movs	r2, #0
 8001558:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        //sys->state.isCrossed = false;
    }
    sys->state.cyl_no = CylinderScheduler_GetCurrent(sys->state.encoder_wrapped_position);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fd06 	bl	8000f74 <CylinderScheduler_GetCurrent>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    //sys->state.cyl_no = CylinderScheduler_GetCurrent(encoder_pos);

    if (sys->state.cyl_no < 1 || sys->state.cyl_no > TOTAL_CYLINDERS)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d004      	beq.n	8001586 <IS_ControlCoil+0xce>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8001582:	2b08      	cmp	r3, #8
 8001584:	d901      	bls.n	800158a <IS_ControlCoil+0xd2>
        return IS_ERROR_INVALID_STATE;
 8001586:	2302      	movs	r3, #2
 8001588:	e07b      	b.n	8001682 <IS_ControlCoil+0x1ca>

    sys->state.angle = CylinderScheduler_GetIgnitionAngle(sys->state.cyl_no);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fd1f 	bl	8000fd4 <CylinderScheduler_GetIgnitionAngle>
 8001596:	4602      	mov	r2, r0
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    // update FSM
    ISM_Update(&fsm, sys->state.encoder_wrapped_position, sys->state.pulses, sys->state.angle, sys->state.cyl_no);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015a8:	4618      	mov	r0, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	4613      	mov	r3, r2
 80015ba:	4602      	mov	r2, r0
 80015bc:	4833      	ldr	r0, [pc, #204]	@ (800168c <IS_ControlCoil+0x1d4>)
 80015be:	f7ff fd4d 	bl	800105c <ISM_Update>

    int idx = fsm.current_cylinder - 1;
 80015c2:	4b32      	ldr	r3, [pc, #200]	@ (800168c <IS_ControlCoil+0x1d4>)
 80015c4:	7c1b      	ldrb	r3, [r3, #16]
 80015c6:	3b01      	subs	r3, #1
 80015c8:	60fb      	str	r3, [r7, #12]

    if (fsm.coil_on) { //fsm says to turn the coil on
 80015ca:	4b30      	ldr	r3, [pc, #192]	@ (800168c <IS_ControlCoil+0x1d4>)
 80015cc:	7c5b      	ldrb	r3, [r3, #17]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d025      	beq.n	800161e <IS_ControlCoil+0x166>
        if (sys->state.coil_state[idx] == COIL_OFF) // if coil is off
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	4413      	add	r3, r2
 80015d8:	3379      	adds	r3, #121	@ 0x79
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d107      	bne.n	80015f0 <IS_ControlCoil+0x138>
            sys->state.coil_on_start[idx] = HAL_GetTick(); // tracks time just before turning it on
 80015e0:	f001 fa60 	bl	8002aa4 <HAL_GetTick>
 80015e4:	4601      	mov	r1, r0
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	322a      	adds	r2, #42	@ 0x2a
 80015ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        HAL_GPIO_WritePin(sys->cfg.coil_ports[idx], sys->cfg.coil_pins[idx], GPIO_PIN_SET); // turns on the coil
 80015f0:	687a      	ldr	r2, [r7, #4]
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	3304      	adds	r3, #4
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	6858      	ldr	r0, [r3, #4]
 80015fc:	687a      	ldr	r2, [r7, #4]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3318      	adds	r3, #24
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4413      	add	r3, r2
 8001606:	889b      	ldrh	r3, [r3, #4]
 8001608:	2201      	movs	r2, #1
 800160a:	4619      	mov	r1, r3
 800160c:	f002 f8d0 	bl	80037b0 <HAL_GPIO_WritePin>
        sys->state.coil_state[idx] = COIL_ON; //sets the state to on
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	4413      	add	r3, r2
 8001616:	3379      	adds	r3, #121	@ 0x79
 8001618:	2201      	movs	r2, #1
 800161a:	701a      	strb	r2, [r3, #0]
 800161c:	e030      	b.n	8001680 <IS_ControlCoil+0x1c8>
    } else {
        if (sys->state.coil_state[idx] == COIL_ON)
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	3379      	adds	r3, #121	@ 0x79
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d113      	bne.n	8001654 <IS_ControlCoil+0x19c>
            sys->state.coil_durations[idx] = HAL_GetTick() - sys->state.coil_on_start[idx]; // if it is on then checks how much time have passed
 800162c:	f001 fa3a 	bl	8002aa4 <HAL_GetTick>
 8001630:	4601      	mov	r1, r0
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	322a      	adds	r2, #42	@ 0x2a
 8001638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800163c:	1acb      	subs	r3, r1, r3
 800163e:	ee07 3a90 	vmov	s15, r3
 8001642:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	3332      	adds	r3, #50	@ 0x32
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	edc3 7a00 	vstr	s15, [r3]

        HAL_GPIO_WritePin(sys->cfg.coil_ports[idx], sys->cfg.coil_pins[idx], GPIO_PIN_RESET);
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	3304      	adds	r3, #4
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	6858      	ldr	r0, [r3, #4]
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	3318      	adds	r3, #24
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	4413      	add	r3, r2
 800166a:	889b      	ldrh	r3, [r3, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	4619      	mov	r1, r3
 8001670:	f002 f89e 	bl	80037b0 <HAL_GPIO_WritePin>
        sys->state.coil_state[idx] = COIL_OFF;
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	4413      	add	r3, r2
 800167a:	3379      	adds	r3, #121	@ 0x79
 800167c:	2200      	movs	r2, #0
 800167e:	701a      	strb	r2, [r3, #0]
    }

    return IS_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200001f4 	.word	0x200001f4

08001690 <IS_TIM_IC_CaptureCallback>:
}

/**
 * @brief Input Capture callback to measure frequency between encoder pulses
 */
void IS_TIM_IC_CaptureCallback(IgnitionSystem *sys) {
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    if (!sys) return;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d037      	beq.n	800170e <IS_TIM_IC_CaptureCallback+0x7e>

    if (sys->state.frequency_status == 0) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10e      	bne.n	80016c6 <IS_TIM_IC_CaptureCallback+0x36>
        sys->state.pulse_time1 = sys->cfg.input_capture_timer->Instance->CCR1;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	66da      	str	r2, [r3, #108]	@ 0x6c
        sys->state.count_overflow = 0;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
        sys->state.frequency_status = 1;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2201      	movs	r2, #1
 80016c0:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
 80016c4:	e024      	b.n	8001710 <IS_TIM_IC_CaptureCallback+0x80>
    } else if (sys->state.frequency_status == 1) {
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d11f      	bne.n	8001710 <IS_TIM_IC_CaptureCallback+0x80>
        sys->state.pulse_time2 = sys->cfg.input_capture_timer->Instance->CCR1;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	671a      	str	r2, [r3, #112]	@ 0x70
        sys->state.ticks = (sys->state.pulse_time2 + (sys->state.count_overflow * 65536)) - sys->state.pulse_time1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016e0:	687a      	ldr	r2, [r7, #4]
 80016e2:	f8b2 2074 	ldrh.w	r2, [r2, #116]	@ 0x74
 80016e6:	0412      	lsls	r2, r2, #16
 80016e8:	441a      	add	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80016ee:	1ad2      	subs	r2, r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	669a      	str	r2, [r3, #104]	@ 0x68
        sys->state.tim4_frequency = (uint32_t)(84000000UL / sys->state.ticks);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016f8:	4a08      	ldr	r2, [pc, #32]	@ (800171c <IS_TIM_IC_CaptureCallback+0x8c>)
 80016fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        sys->state.frequency_status = 0;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
 800170c:	e000      	b.n	8001710 <IS_TIM_IC_CaptureCallback+0x80>
    if (!sys) return;
 800170e:	bf00      	nop
    }
}
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	0501bd00 	.word	0x0501bd00

08001720 <IS_TIM_PeriodElapsedCallback>:

/**
 * @brief Period elapsed callback to count overflows between input captures
 */
void IS_TIM_PeriodElapsedCallback(IgnitionSystem *sys) { //overflow to detect errors
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
    if (!sys) return;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d008      	beq.n	8001740 <IS_TIM_PeriodElapsedCallback+0x20>
    sys->state.count_overflow++;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 8001734:	3301      	adds	r3, #1
 8001736:	b29a      	uxth	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 800173e:	e000      	b.n	8001742 <IS_TIM_PeriodElapsedCallback+0x22>
    if (!sys) return;
 8001740:	bf00      	nop
}
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <IS_EXTI_Callback>:

/**
 * @brief External interrupt callback (e.g. encoder index pulse)
 */
void IS_EXTI_Callback(IgnitionSystem *sys, uint16_t GPIO_Pin, uint16_t expected_pin) {
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	460b      	mov	r3, r1
 8001756:	807b      	strh	r3, [r7, #2]
 8001758:	4613      	mov	r3, r2
 800175a:	803b      	strh	r3, [r7, #0]
    if (!sys) return;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d037      	beq.n	80017d2 <IS_EXTI_Callback+0x86>
    static uint8_t index_counter = 0;  // counts number of rising edges (index pulses)

    if (GPIO_Pin == expected_pin) {
 8001762:	887a      	ldrh	r2, [r7, #2]
 8001764:	883b      	ldrh	r3, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d134      	bne.n	80017d4 <IS_EXTI_Callback+0x88>
    	sys->state.isCrossed ^= 1;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8001770:	f083 0301 	eor.w	r3, r3, #1
 8001774:	b2db      	uxtb	r3, r3
 8001776:	2b00      	cmp	r3, #0
 8001778:	bf14      	ite	ne
 800177a:	2301      	movne	r3, #1
 800177c:	2300      	moveq	r3, #0
 800177e:	b2da      	uxtb	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        index_counter++;
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <IS_EXTI_Callback+0x90>)
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	3301      	adds	r3, #1
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <IS_EXTI_Callback+0x90>)
 8001790:	701a      	strb	r2, [r3, #0]
        HAL_TIM_Encoder_Stop_IT(sys->cfg.encoder_timer, TIM_CHANNEL_ALL);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	213c      	movs	r1, #60	@ 0x3c
 8001798:	4618      	mov	r0, r3
 800179a:	f003 f929 	bl	80049f0 <HAL_TIM_Encoder_Stop_IT>
        __HAL_TIM_SET_COUNTER(sys->cfg.encoder_timer, 0);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2200      	movs	r2, #0
 80017a6:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_TIM_Encoder_Start_IT(sys->cfg.encoder_timer, TIM_CHANNEL_ALL);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	213c      	movs	r1, #60	@ 0x3c
 80017ae:	4618      	mov	r0, r3
 80017b0:	f003 f870 	bl	8004894 <HAL_TIM_Encoder_Start_IT>

        if (index_counter >= (CRANK_CYCLE_DEG/360)) {  // 2 pulses = 720 (full crank cycle)
 80017b4:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <IS_EXTI_Callback+0x90>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d90b      	bls.n	80017d4 <IS_EXTI_Callback+0x88>
        	index_counter = 0;
 80017bc:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <IS_EXTI_Callback+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	701a      	strb	r2, [r3, #0]
               sys->state.index_detected = 1;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2201      	movs	r2, #1
 80017c6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
               ISM_IndexDetected(&fsm);
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <IS_EXTI_Callback+0x94>)
 80017cc:	f7ff fd02 	bl	80011d4 <ISM_IndexDetected>
 80017d0:	e000      	b.n	80017d4 <IS_EXTI_Callback+0x88>
    if (!sys) return;
 80017d2:	bf00      	nop
           }
    }
}
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	2000020c 	.word	0x2000020c
 80017e0:	200001f4 	.word	0x200001f4

080017e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e8:	f001 f8f6 	bl	80029d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ec:	f000 f818 	bl	8001820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017f0:	f000 fb36 	bl	8001e60 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80017f4:	f000 fb0a 	bl	8001e0c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80017f8:	f000 f924 	bl	8001a44 <MX_TIM2_Init>
  MX_TIM1_Init();
 80017fc:	f000 f8cc 	bl	8001998 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001800:	f000 f9f6 	bl	8001bf0 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001804:	f000 f972 	bl	8001aec <MX_TIM3_Init>
  MX_TIM5_Init();
 8001808:	f000 fa62 	bl	8001cd0 <MX_TIM5_Init>
  MX_TIM8_Init();
 800180c:	f000 faae 	bl	8001d6c <MX_TIM8_Init>
  MX_ADC1_Init();
 8001810:	f000 f870 	bl	80018f4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  init();
 8001814:	f000 feac 	bl	8002570 <init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 8001818:	f000 fec6 	bl	80025a8 <loop>
 800181c:	e7fc      	b.n	8001818 <main+0x34>
	...

08001820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b094      	sub	sp, #80	@ 0x50
 8001824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	f107 0320 	add.w	r3, r7, #32
 800182a:	2230      	movs	r2, #48	@ 0x30
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f005 fb9b 	bl	8006f6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001834:	f107 030c 	add.w	r3, r7, #12
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001844:	2300      	movs	r3, #0
 8001846:	60bb      	str	r3, [r7, #8]
 8001848:	4b28      	ldr	r3, [pc, #160]	@ (80018ec <SystemClock_Config+0xcc>)
 800184a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800184c:	4a27      	ldr	r2, [pc, #156]	@ (80018ec <SystemClock_Config+0xcc>)
 800184e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001852:	6413      	str	r3, [r2, #64]	@ 0x40
 8001854:	4b25      	ldr	r3, [pc, #148]	@ (80018ec <SystemClock_Config+0xcc>)
 8001856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001858:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800185c:	60bb      	str	r3, [r7, #8]
 800185e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001860:	2300      	movs	r3, #0
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	4b22      	ldr	r3, [pc, #136]	@ (80018f0 <SystemClock_Config+0xd0>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a21      	ldr	r2, [pc, #132]	@ (80018f0 <SystemClock_Config+0xd0>)
 800186a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	4b1f      	ldr	r3, [pc, #124]	@ (80018f0 <SystemClock_Config+0xd0>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001878:	607b      	str	r3, [r7, #4]
 800187a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800187c:	2301      	movs	r3, #1
 800187e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001880:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001884:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001886:	2302      	movs	r3, #2
 8001888:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800188a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800188e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001890:	2304      	movs	r3, #4
 8001892:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001894:	23a8      	movs	r3, #168	@ 0xa8
 8001896:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001898:	2302      	movs	r3, #2
 800189a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800189c:	2304      	movs	r3, #4
 800189e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a0:	f107 0320 	add.w	r3, r7, #32
 80018a4:	4618      	mov	r0, r3
 80018a6:	f001 ffb5 	bl	8003814 <HAL_RCC_OscConfig>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018b0:	f000 fbca 	bl	8002048 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018b4:	230f      	movs	r3, #15
 80018b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b8:	2302      	movs	r3, #2
 80018ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018c0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018cc:	f107 030c 	add.w	r3, r7, #12
 80018d0:	2105      	movs	r1, #5
 80018d2:	4618      	mov	r0, r3
 80018d4:	f002 fa16 	bl	8003d04 <HAL_RCC_ClockConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018de:	f000 fbb3 	bl	8002048 <Error_Handler>
  }
}
 80018e2:	bf00      	nop
 80018e4:	3750      	adds	r7, #80	@ 0x50
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40007000 	.word	0x40007000

080018f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018fa:	463b      	mov	r3, r7
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001906:	4b21      	ldr	r3, [pc, #132]	@ (800198c <MX_ADC1_Init+0x98>)
 8001908:	4a21      	ldr	r2, [pc, #132]	@ (8001990 <MX_ADC1_Init+0x9c>)
 800190a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800190c:	4b1f      	ldr	r3, [pc, #124]	@ (800198c <MX_ADC1_Init+0x98>)
 800190e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001912:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001914:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <MX_ADC1_Init+0x98>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800191a:	4b1c      	ldr	r3, [pc, #112]	@ (800198c <MX_ADC1_Init+0x98>)
 800191c:	2200      	movs	r2, #0
 800191e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001920:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <MX_ADC1_Init+0x98>)
 8001922:	2200      	movs	r2, #0
 8001924:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001926:	4b19      	ldr	r3, [pc, #100]	@ (800198c <MX_ADC1_Init+0x98>)
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800192e:	4b17      	ldr	r3, [pc, #92]	@ (800198c <MX_ADC1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001934:	4b15      	ldr	r3, [pc, #84]	@ (800198c <MX_ADC1_Init+0x98>)
 8001936:	4a17      	ldr	r2, [pc, #92]	@ (8001994 <MX_ADC1_Init+0xa0>)
 8001938:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800193a:	4b14      	ldr	r3, [pc, #80]	@ (800198c <MX_ADC1_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001940:	4b12      	ldr	r3, [pc, #72]	@ (800198c <MX_ADC1_Init+0x98>)
 8001942:	2201      	movs	r2, #1
 8001944:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001946:	4b11      	ldr	r3, [pc, #68]	@ (800198c <MX_ADC1_Init+0x98>)
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <MX_ADC1_Init+0x98>)
 8001950:	2201      	movs	r2, #1
 8001952:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001954:	480d      	ldr	r0, [pc, #52]	@ (800198c <MX_ADC1_Init+0x98>)
 8001956:	f001 f8b1 	bl	8002abc <HAL_ADC_Init>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001960:	f000 fb72 	bl	8002048 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001964:	2304      	movs	r3, #4
 8001966:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800196c:	2300      	movs	r3, #0
 800196e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001970:	463b      	mov	r3, r7
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	@ (800198c <MX_ADC1_Init+0x98>)
 8001976:	f001 fa4f 	bl	8002e18 <HAL_ADC_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001980:	f000 fb62 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000210 	.word	0x20000210
 8001990:	40012000 	.word	0x40012000
 8001994:	0f000001 	.word	0x0f000001

08001998 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b08c      	sub	sp, #48	@ 0x30
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800199e:	f107 030c 	add.w	r3, r7, #12
 80019a2:	2224      	movs	r2, #36	@ 0x24
 80019a4:	2100      	movs	r1, #0
 80019a6:	4618      	mov	r0, r3
 80019a8:	f005 fadf 	bl	8006f6a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019b4:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019b6:	4a22      	ldr	r2, [pc, #136]	@ (8001a40 <MX_TIM1_Init+0xa8>)
 80019b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019ba:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019c0:	4b1e      	ldr	r3, [pc, #120]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 240-1;
 80019c6:	4b1d      	ldr	r3, [pc, #116]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019c8:	22ef      	movs	r2, #239	@ 0xef
 80019ca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019cc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019d2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d8:	4b18      	ldr	r3, [pc, #96]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80019de:	2303      	movs	r3, #3
 80019e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 80019e2:	2302      	movs	r3, #2
 80019e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019e6:	2301      	movs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80019f2:	2302      	movs	r3, #2
 80019f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019f6:	2301      	movs	r3, #1
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019fe:	2300      	movs	r3, #0
 8001a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a02:	f107 030c 	add.w	r3, r7, #12
 8001a06:	4619      	mov	r1, r3
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 8001a0a:	f002 fe9d 	bl	8004748 <HAL_TIM_Encoder_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8001a14:	f000 fb18 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	4619      	mov	r1, r3
 8001a24:	4805      	ldr	r0, [pc, #20]	@ (8001a3c <MX_TIM1_Init+0xa4>)
 8001a26:	f004 f813 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8001a30:	f000 fb0a 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a34:	bf00      	nop
 8001a36:	3730      	adds	r7, #48	@ 0x30
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	20000258 	.word	0x20000258
 8001a40:	40010000 	.word	0x40010000

08001a44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a4a:	f107 030c 	add.w	r3, r7, #12
 8001a4e:	2224      	movs	r2, #36	@ 0x24
 8001a50:	2100      	movs	r1, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f005 fa89 	bl	8006f6a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a58:	1d3b      	adds	r3, r7, #4
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a60:	4b21      	ldr	r3, [pc, #132]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a62:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a66:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a68:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a74:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a76:	f04f 32ff 	mov.w	r2, #4294967295
 8001a7a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a82:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a90:	2301      	movs	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001ab4:	f002 fe48 	bl	8004748 <HAL_TIM_Encoder_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001abe:	f000 fac3 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <MX_TIM2_Init+0xa4>)
 8001ad0:	f003 ffbe 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001ada:	f000 fab5 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ade:	bf00      	nop
 8001ae0:	3730      	adds	r7, #48	@ 0x30
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200002a0 	.word	0x200002a0

08001aec <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08e      	sub	sp, #56	@ 0x38
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001af2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b00:	f107 0320 	add.w	r3, r7, #32
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b0a:	1d3b      	adds	r3, r7, #4
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
 8001b12:	609a      	str	r2, [r3, #8]
 8001b14:	60da      	str	r2, [r3, #12]
 8001b16:	611a      	str	r2, [r3, #16]
 8001b18:	615a      	str	r2, [r3, #20]
 8001b1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b1c:	4b32      	ldr	r3, [pc, #200]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b1e:	4a33      	ldr	r2, [pc, #204]	@ (8001bec <MX_TIM3_Init+0x100>)
 8001b20:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 840-1;
 8001b22:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b24:	f240 3247 	movw	r2, #839	@ 0x347
 8001b28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 8001b30:	4b2d      	ldr	r3, [pc, #180]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b32:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001b36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b38:	4b2b      	ldr	r3, [pc, #172]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b40:	2280      	movs	r2, #128	@ 0x80
 8001b42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b44:	4828      	ldr	r0, [pc, #160]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b46:	f002 fafd 	bl	8004144 <HAL_TIM_Base_Init>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b50:	f000 fa7a 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4821      	ldr	r0, [pc, #132]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b62:	f003 fa49 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b6c:	f000 fa6c 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b70:	481d      	ldr	r0, [pc, #116]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b72:	f002 fc0f 	bl	8004394 <HAL_TIM_PWM_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b7c:	f000 fa64 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b80:	2300      	movs	r3, #0
 8001b82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b88:	f107 0320 	add.w	r3, r7, #32
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4816      	ldr	r0, [pc, #88]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001b90:	f003 ff5e 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001b9a:	f000 fa55 	bl	8002048 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b9e:	2360      	movs	r3, #96	@ 0x60
 8001ba0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	480c      	ldr	r0, [pc, #48]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001bb6:	f003 f95d 	bl	8004e74 <HAL_TIM_PWM_ConfigChannel>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d001      	beq.n	8001bc4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bc0:	f000 fa42 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	2204      	movs	r2, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4807      	ldr	r0, [pc, #28]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001bcc:	f003 f952 	bl	8004e74 <HAL_TIM_PWM_ConfigChannel>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bd6:	f000 fa37 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bda:	4803      	ldr	r0, [pc, #12]	@ (8001be8 <MX_TIM3_Init+0xfc>)
 8001bdc:	f000 fbf4 	bl	80023c8 <HAL_TIM_MspPostInit>

}
 8001be0:	bf00      	nop
 8001be2:	3738      	adds	r7, #56	@ 0x38
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	200002e8 	.word	0x200002e8
 8001bec:	40000400 	.word	0x40000400

08001bf0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b08a      	sub	sp, #40	@ 0x28
 8001bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bf6:	f107 0318 	add.w	r3, r7, #24
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]
 8001c02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001c0e:	463b      	mov	r3, r7
 8001c10:	2200      	movs	r2, #0
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	605a      	str	r2, [r3, #4]
 8001c16:	609a      	str	r2, [r3, #8]
 8001c18:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c1c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ccc <MX_TIM4_Init+0xdc>)
 8001c1e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c20:	4b29      	ldr	r3, [pc, #164]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c26:	4b28      	ldr	r3, [pc, #160]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c2c:	4b26      	ldr	r3, [pc, #152]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c32:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c34:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c3a:	4b23      	ldr	r3, [pc, #140]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c40:	4821      	ldr	r0, [pc, #132]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c42:	f002 fa7f 	bl	8004144 <HAL_TIM_Base_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001c4c:	f000 f9fc 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c54:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c56:	f107 0318 	add.w	r3, r7, #24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	481a      	ldr	r0, [pc, #104]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c5e:	f003 f9cb 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001c68:	f000 f9ee 	bl	8002048 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001c6c:	4816      	ldr	r0, [pc, #88]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c6e:	f002 fbea 	bl	8004446 <HAL_TIM_IC_Init>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c78:	f000 f9e6 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c84:	f107 0310 	add.w	r3, r7, #16
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480f      	ldr	r0, [pc, #60]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001c8c:	f003 fee0 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001c96:	f000 f9d7 	bl	8002048 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001caa:	463b      	mov	r3, r7
 8001cac:	2200      	movs	r2, #0
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <MX_TIM4_Init+0xd8>)
 8001cb2:	f003 f842 	bl	8004d3a <HAL_TIM_IC_ConfigChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d001      	beq.n	8001cc0 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001cbc:	f000 f9c4 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cc0:	bf00      	nop
 8001cc2:	3728      	adds	r7, #40	@ 0x28
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	20000330 	.word	0x20000330
 8001ccc:	40000800 	.word	0x40000800

08001cd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ce4:	463b      	mov	r3, r7
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	601a      	str	r2, [r3, #0]
 8001cea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001cee:	4a1e      	ldr	r2, [pc, #120]	@ (8001d68 <MX_TIM5_Init+0x98>)
 8001cf0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 84-1;
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001cf4:	2253      	movs	r2, #83	@ 0x53
 8001cf6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001cfe:	4b19      	ldr	r3, [pc, #100]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d00:	f04f 32ff 	mov.w	r2, #4294967295
 8001d04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d06:	4b17      	ldr	r3, [pc, #92]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0c:	4b15      	ldr	r3, [pc, #84]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d12:	4814      	ldr	r0, [pc, #80]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d14:	f002 fa16 	bl	8004144 <HAL_TIM_Base_Init>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d001      	beq.n	8001d22 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001d1e:	f000 f993 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d28:	f107 0308 	add.w	r3, r7, #8
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	480d      	ldr	r0, [pc, #52]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d30:	f003 f962 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d001      	beq.n	8001d3e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001d3a:	f000 f985 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d46:	463b      	mov	r3, r7
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4806      	ldr	r0, [pc, #24]	@ (8001d64 <MX_TIM5_Init+0x94>)
 8001d4c:	f003 fe80 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001d56:	f000 f977 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d5a:	bf00      	nop
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000378 	.word	0x20000378
 8001d68:	40000c00 	.word	0x40000c00

08001d6c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d80:	463b      	mov	r3, r7
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d88:	4b1e      	ldr	r3, [pc, #120]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001d8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001e08 <MX_TIM8_Init+0x9c>)
 8001d8c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d94:	4b1b      	ldr	r3, [pc, #108]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001d9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001da0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da2:	4b18      	ldr	r3, [pc, #96]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001da4:	2200      	movs	r2, #0
 8001da6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001da8:	4b16      	ldr	r3, [pc, #88]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dae:	4b15      	ldr	r3, [pc, #84]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001db4:	4813      	ldr	r0, [pc, #76]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001db6:	f002 f9c5 	bl	8004144 <HAL_TIM_Base_Init>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001dc0:	f000 f942 	bl	8002048 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	4619      	mov	r1, r3
 8001dd0:	480c      	ldr	r0, [pc, #48]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001dd2:	f003 f911 	bl	8004ff8 <HAL_TIM_ConfigClockSource>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d001      	beq.n	8001de0 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8001ddc:	f000 f934 	bl	8002048 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001de0:	2300      	movs	r3, #0
 8001de2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001de8:	463b      	mov	r3, r7
 8001dea:	4619      	mov	r1, r3
 8001dec:	4805      	ldr	r0, [pc, #20]	@ (8001e04 <MX_TIM8_Init+0x98>)
 8001dee:	f003 fe2f 	bl	8005a50 <HAL_TIMEx_MasterConfigSynchronization>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001df8:	f000 f926 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001dfc:	bf00      	nop
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200003c0 	.word	0x200003c0
 8001e08:	40010400 	.word	0x40010400

08001e0c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <MX_USART1_UART_Init+0x50>)
 8001e14:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e1c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e30:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e32:	220c      	movs	r2, #12
 8001e34:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e36:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e42:	4805      	ldr	r0, [pc, #20]	@ (8001e58 <MX_USART1_UART_Init+0x4c>)
 8001e44:	f003 fe94 	bl	8005b70 <HAL_UART_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e4e:	f000 f8fb 	bl	8002048 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000408 	.word	0x20000408
 8001e5c:	40011000 	.word	0x40011000

08001e60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b08c      	sub	sp, #48	@ 0x30
 8001e64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e66:	f107 031c 	add.w	r3, r7, #28
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
 8001e74:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	61bb      	str	r3, [r7, #24]
 8001e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	4a6c      	ldr	r2, [pc, #432]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001e80:	f043 0304 	orr.w	r3, r3, #4
 8001e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e86:	4b6a      	ldr	r3, [pc, #424]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	61bb      	str	r3, [r7, #24]
 8001e90:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	4b66      	ldr	r3, [pc, #408]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	4a65      	ldr	r2, [pc, #404]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001e9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea2:	4b63      	ldr	r3, [pc, #396]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eaa:	617b      	str	r3, [r7, #20]
 8001eac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b5f      	ldr	r3, [pc, #380]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	4a5e      	ldr	r2, [pc, #376]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ebe:	4b5c      	ldr	r3, [pc, #368]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b58      	ldr	r3, [pc, #352]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	4a57      	ldr	r2, [pc, #348]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ed4:	f043 0310 	orr.w	r3, r3, #16
 8001ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eda:	4b55      	ldr	r3, [pc, #340]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f003 0310 	and.w	r3, r3, #16
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	4b51      	ldr	r3, [pc, #324]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	4a50      	ldr	r2, [pc, #320]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef6:	4b4e      	ldr	r3, [pc, #312]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	60bb      	str	r3, [r7, #8]
 8001f00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	4b4a      	ldr	r3, [pc, #296]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a49      	ldr	r2, [pc, #292]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001f0c:	f043 0308 	orr.w	r3, r3, #8
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b47      	ldr	r3, [pc, #284]	@ (8002030 <MX_GPIO_Init+0x1d0>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0308 	and.w	r3, r3, #8
 8001f1a:	607b      	str	r3, [r7, #4]
 8001f1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_RESET);
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f24:	4843      	ldr	r0, [pc, #268]	@ (8002034 <MX_GPIO_Init+0x1d4>)
 8001f26:	f001 fc43 	bl	80037b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CYL11_Pin|CYL12_Pin, GPIO_PIN_RESET);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001f30:	4841      	ldr	r0, [pc, #260]	@ (8002038 <MX_GPIO_Init+0x1d8>)
 8001f32:	f001 fc3d 	bl	80037b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CYL_1_Pin|CYL_2_Pin|CYL_5_Pin, GPIO_PIN_RESET);
 8001f36:	2200      	movs	r2, #0
 8001f38:	f44f 4118 	mov.w	r1, #38912	@ 0x9800
 8001f3c:	483f      	ldr	r0, [pc, #252]	@ (800203c <MX_GPIO_Init+0x1dc>)
 8001f3e:	f001 fc37 	bl	80037b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CYL_3_Pin|CYL_7_Pin|CYL_6_Pin, GPIO_PIN_RESET);
 8001f42:	2200      	movs	r2, #0
 8001f44:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8001f48:	483d      	ldr	r0, [pc, #244]	@ (8002040 <MX_GPIO_Init+0x1e0>)
 8001f4a:	f001 fc31 	bl	80037b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CYL_8_Pin|CYL_9_Pin|CYL_10_Pin|CYL_4_Pin
 8001f4e:	2200      	movs	r2, #0
 8001f50:	213f      	movs	r1, #63	@ 0x3f
 8001f52:	483c      	ldr	r0, [pc, #240]	@ (8002044 <MX_GPIO_Init+0x1e4>)
 8001f54:	f001 fc2c 	bl	80037b0 <HAL_GPIO_WritePin>
                          |CYL_12_Pin|CYL_11_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ENCODER_Z_IDX_Pin PA3 */
  GPIO_InitStruct.Pin = ENCODER_Z_IDX_Pin|GPIO_PIN_3;
 8001f58:	230c      	movs	r3, #12
 8001f5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f5c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f62:	2300      	movs	r3, #0
 8001f64:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f66:	f107 031c 	add.w	r3, r7, #28
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4833      	ldr	r0, [pc, #204]	@ (800203c <MX_GPIO_Init+0x1dc>)
 8001f6e:	f001 fa83 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001f72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f84:	f107 031c 	add.w	r3, r7, #28
 8001f88:	4619      	mov	r1, r3
 8001f8a:	482a      	ldr	r0, [pc, #168]	@ (8002034 <MX_GPIO_Init+0x1d4>)
 8001f8c:	f001 fa74 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : CYL11_Pin CYL12_Pin */
  GPIO_InitStruct.Pin = CYL11_Pin|CYL12_Pin;
 8001f90:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f96:	2301      	movs	r3, #1
 8001f98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa2:	f107 031c 	add.w	r3, r7, #28
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4823      	ldr	r0, [pc, #140]	@ (8002038 <MX_GPIO_Init+0x1d8>)
 8001faa:	f001 fa65 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : CYL_1_Pin CYL_2_Pin CYL_5_Pin */
  GPIO_InitStruct.Pin = CYL_1_Pin|CYL_2_Pin|CYL_5_Pin;
 8001fae:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 8001fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb4:	2301      	movs	r3, #1
 8001fb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc0:	f107 031c 	add.w	r3, r7, #28
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	481d      	ldr	r0, [pc, #116]	@ (800203c <MX_GPIO_Init+0x1dc>)
 8001fc8:	f001 fa56 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : CYL_3_Pin CYL_7_Pin CYL_6_Pin */
  GPIO_InitStruct.Pin = CYL_3_Pin|CYL_7_Pin|CYL_6_Pin;
 8001fcc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fde:	f107 031c 	add.w	r3, r7, #28
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4816      	ldr	r0, [pc, #88]	@ (8002040 <MX_GPIO_Init+0x1e0>)
 8001fe6:	f001 fa47 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pins : CYL_8_Pin CYL_9_Pin CYL_10_Pin CYL_4_Pin
                           CYL_12_Pin CYL_11_Pin */
  GPIO_InitStruct.Pin = CYL_8_Pin|CYL_9_Pin|CYL_10_Pin|CYL_4_Pin
 8001fea:	233f      	movs	r3, #63	@ 0x3f
 8001fec:	61fb      	str	r3, [r7, #28]
                          |CYL_12_Pin|CYL_11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffa:	f107 031c 	add.w	r3, r7, #28
 8001ffe:	4619      	mov	r1, r3
 8002000:	4810      	ldr	r0, [pc, #64]	@ (8002044 <MX_GPIO_Init+0x1e4>)
 8002002:	f001 fa39 	bl	8003478 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2100      	movs	r1, #0
 800200a:	2008      	movs	r0, #8
 800200c:	f001 f9fd 	bl	800340a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002010:	2008      	movs	r0, #8
 8002012:	f001 fa16 	bl	8003442 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002016:	2200      	movs	r2, #0
 8002018:	2100      	movs	r1, #0
 800201a:	2009      	movs	r0, #9
 800201c:	f001 f9f5 	bl	800340a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002020:	2009      	movs	r0, #9
 8002022:	f001 fa0e 	bl	8003442 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002026:	bf00      	nop
 8002028:	3730      	adds	r7, #48	@ 0x30
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	40023800 	.word	0x40023800
 8002034:	40021000 	.word	0x40021000
 8002038:	40020400 	.word	0x40020400
 800203c:	40020000 	.word	0x40020000
 8002040:	40020800 	.word	0x40020800
 8002044:	40020c00 	.word	0x40020c00

08002048 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800204c:	b672      	cpsid	i
}
 800204e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002050:	bf00      	nop
 8002052:	e7fd      	b.n	8002050 <Error_Handler+0x8>

08002054 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800205c:	1d39      	adds	r1, r7, #4
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	2201      	movs	r2, #1
 8002064:	4803      	ldr	r0, [pc, #12]	@ (8002074 <__io_putchar+0x20>)
 8002066:	f003 fdd3 	bl	8005c10 <HAL_UART_Transmit>
  return ch;
 800206a:	687b      	ldr	r3, [r7, #4]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000408 	.word	0x20000408

08002078 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart1);
 8002082:	2300      	movs	r3, #0
 8002084:	603b      	str	r3, [r7, #0]
 8002086:	4b0e      	ldr	r3, [pc, #56]	@ (80020c0 <__io_getchar+0x48>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	603b      	str	r3, [r7, #0]
 800208e:	4b0c      	ldr	r3, [pc, #48]	@ (80020c0 <__io_getchar+0x48>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	683b      	ldr	r3, [r7, #0]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002098:	1df9      	adds	r1, r7, #7
 800209a:	f04f 33ff 	mov.w	r3, #4294967295
 800209e:	2201      	movs	r2, #1
 80020a0:	4807      	ldr	r0, [pc, #28]	@ (80020c0 <__io_getchar+0x48>)
 80020a2:	f003 fe40 	bl	8005d26 <HAL_UART_Receive>
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80020a6:	1df9      	adds	r1, r7, #7
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295
 80020ac:	2201      	movs	r2, #1
 80020ae:	4804      	ldr	r0, [pc, #16]	@ (80020c0 <__io_getchar+0x48>)
 80020b0:	f003 fdae 	bl	8005c10 <HAL_UART_Transmit>
  return ch;
 80020b4:	79fb      	ldrb	r3, [r7, #7]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000408 	.word	0x20000408

080020c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
 80020ce:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <HAL_MspInit+0x4c>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002110 <HAL_MspInit+0x4c>)
 80020d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020da:	4b0d      	ldr	r3, [pc, #52]	@ (8002110 <HAL_MspInit+0x4c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020e2:	607b      	str	r3, [r7, #4]
 80020e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_MspInit+0x4c>)
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	4a08      	ldr	r2, [pc, #32]	@ (8002110 <HAL_MspInit+0x4c>)
 80020f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f6:	4b06      	ldr	r3, [pc, #24]	@ (8002110 <HAL_MspInit+0x4c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020fe:	603b      	str	r3, [r7, #0]
 8002100:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002102:	bf00      	nop
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	40023800 	.word	0x40023800

08002114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	@ 0x28
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 0314 	add.w	r3, r7, #20
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a17      	ldr	r2, [pc, #92]	@ (8002190 <HAL_ADC_MspInit+0x7c>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d127      	bne.n	8002186 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
 800213a:	4b16      	ldr	r3, [pc, #88]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 800213c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213e:	4a15      	ldr	r2, [pc, #84]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 8002140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002144:	6453      	str	r3, [r2, #68]	@ 0x44
 8002146:	4b13      	ldr	r3, [pc, #76]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 8002148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800214e:	613b      	str	r3, [r7, #16]
 8002150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60fb      	str	r3, [r7, #12]
 8002156:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a0e      	ldr	r2, [pc, #56]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <HAL_ADC_MspInit+0x80>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800216e:	2310      	movs	r3, #16
 8002170:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002172:	2303      	movs	r3, #3
 8002174:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800217a:	f107 0314 	add.w	r3, r7, #20
 800217e:	4619      	mov	r1, r3
 8002180:	4805      	ldr	r0, [pc, #20]	@ (8002198 <HAL_ADC_MspInit+0x84>)
 8002182:	f001 f979 	bl	8003478 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002186:	bf00      	nop
 8002188:	3728      	adds	r7, #40	@ 0x28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40012000 	.word	0x40012000
 8002194:	40023800 	.word	0x40023800
 8002198:	40020000 	.word	0x40020000

0800219c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08c      	sub	sp, #48	@ 0x30
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	f107 031c 	add.w	r3, r7, #28
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a36      	ldr	r2, [pc, #216]	@ (8002294 <HAL_TIM_Encoder_MspInit+0xf8>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d135      	bne.n	800222a <HAL_TIM_Encoder_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	61bb      	str	r3, [r7, #24]
 80021c2:	4b35      	ldr	r3, [pc, #212]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a34      	ldr	r2, [pc, #208]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b32      	ldr	r3, [pc, #200]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
 80021de:	4b2e      	ldr	r3, [pc, #184]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021e4:	f043 0310 	orr.w	r3, r3, #16
 80021e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 80021ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80021f6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80021fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fc:	2302      	movs	r3, #2
 80021fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	2300      	movs	r3, #0
 8002206:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002208:	2301      	movs	r3, #1
 800220a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	4619      	mov	r1, r3
 8002212:	4822      	ldr	r0, [pc, #136]	@ (800229c <HAL_TIM_Encoder_MspInit+0x100>)
 8002214:	f001 f930 	bl	8003478 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002218:	2200      	movs	r2, #0
 800221a:	2100      	movs	r1, #0
 800221c:	2019      	movs	r0, #25
 800221e:	f001 f8f4 	bl	800340a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002222:	2019      	movs	r0, #25
 8002224:	f001 f90d 	bl	8003442 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002228:	e030      	b.n	800228c <HAL_TIM_Encoder_MspInit+0xf0>
  else if(htim_encoder->Instance==TIM2)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002232:	d12b      	bne.n	800228c <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002234:	2300      	movs	r3, #0
 8002236:	613b      	str	r3, [r7, #16]
 8002238:	4b17      	ldr	r3, [pc, #92]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223c:	4a16      	ldr	r2, [pc, #88]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 800223e:	f043 0301 	orr.w	r3, r3, #1
 8002242:	6413      	str	r3, [r2, #64]	@ 0x40
 8002244:	4b14      	ldr	r3, [pc, #80]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	4b10      	ldr	r3, [pc, #64]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002258:	4a0f      	ldr	r2, [pc, #60]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002260:	4b0d      	ldr	r3, [pc, #52]	@ (8002298 <HAL_TIM_Encoder_MspInit+0xfc>)
 8002262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800226c:	2303      	movs	r3, #3
 800226e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800227c:	2301      	movs	r3, #1
 800227e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002280:	f107 031c 	add.w	r3, r7, #28
 8002284:	4619      	mov	r1, r3
 8002286:	4806      	ldr	r0, [pc, #24]	@ (80022a0 <HAL_TIM_Encoder_MspInit+0x104>)
 8002288:	f001 f8f6 	bl	8003478 <HAL_GPIO_Init>
}
 800228c:	bf00      	nop
 800228e:	3730      	adds	r7, #48	@ 0x30
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40010000 	.word	0x40010000
 8002298:	40023800 	.word	0x40023800
 800229c:	40021000 	.word	0x40021000
 80022a0:	40020000 	.word	0x40020000

080022a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08c      	sub	sp, #48	@ 0x30
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a3b      	ldr	r2, [pc, #236]	@ (80023b0 <HAL_TIM_Base_MspInit+0x10c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d10e      	bne.n	80022e4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	4b3a      	ldr	r3, [pc, #232]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	4a39      	ldr	r2, [pc, #228]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 80022d0:	f043 0302 	orr.w	r3, r3, #2
 80022d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d6:	4b37      	ldr	r3, [pc, #220]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	61bb      	str	r3, [r7, #24]
 80022e0:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80022e2:	e061      	b.n	80023a8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM4)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a33      	ldr	r2, [pc, #204]	@ (80023b8 <HAL_TIM_Base_MspInit+0x114>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d135      	bne.n	800235a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022ee:	2300      	movs	r3, #0
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	4b30      	ldr	r3, [pc, #192]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f6:	4a2f      	ldr	r2, [pc, #188]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80022fe:	4b2d      	ldr	r3, [pc, #180]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	617b      	str	r3, [r7, #20]
 8002308:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	4b29      	ldr	r3, [pc, #164]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	4a28      	ldr	r2, [pc, #160]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002314:	f043 0308 	orr.w	r3, r3, #8
 8002318:	6313      	str	r3, [r2, #48]	@ 0x30
 800231a:	4b26      	ldr	r3, [pc, #152]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 800231c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002326:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800232a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002334:	2300      	movs	r3, #0
 8002336:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002338:	2302      	movs	r3, #2
 800233a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	4619      	mov	r1, r3
 8002342:	481e      	ldr	r0, [pc, #120]	@ (80023bc <HAL_TIM_Base_MspInit+0x118>)
 8002344:	f001 f898 	bl	8003478 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2100      	movs	r1, #0
 800234c:	201e      	movs	r0, #30
 800234e:	f001 f85c 	bl	800340a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002352:	201e      	movs	r0, #30
 8002354:	f001 f875 	bl	8003442 <HAL_NVIC_EnableIRQ>
}
 8002358:	e026      	b.n	80023a8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM5)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <HAL_TIM_Base_MspInit+0x11c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d10e      	bne.n	8002382 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	4b12      	ldr	r3, [pc, #72]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 800236a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236c:	4a11      	ldr	r2, [pc, #68]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 800236e:	f043 0308 	orr.w	r3, r3, #8
 8002372:	6413      	str	r3, [r2, #64]	@ 0x40
 8002374:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f003 0308 	and.w	r3, r3, #8
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
}
 8002380:	e012      	b.n	80023a8 <HAL_TIM_Base_MspInit+0x104>
  else if(htim_base->Instance==TIM8)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a0f      	ldr	r2, [pc, #60]	@ (80023c4 <HAL_TIM_Base_MspInit+0x120>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d10d      	bne.n	80023a8 <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002394:	4a07      	ldr	r2, [pc, #28]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 8002396:	f043 0302 	orr.w	r3, r3, #2
 800239a:	6453      	str	r3, [r2, #68]	@ 0x44
 800239c:	4b05      	ldr	r3, [pc, #20]	@ (80023b4 <HAL_TIM_Base_MspInit+0x110>)
 800239e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	60bb      	str	r3, [r7, #8]
 80023a6:	68bb      	ldr	r3, [r7, #8]
}
 80023a8:	bf00      	nop
 80023aa:	3730      	adds	r7, #48	@ 0x30
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40000400 	.word	0x40000400
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40000800 	.word	0x40000800
 80023bc:	40020c00 	.word	0x40020c00
 80023c0:	40000c00 	.word	0x40000c00
 80023c4:	40010400 	.word	0x40010400

080023c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b088      	sub	sp, #32
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d0:	f107 030c 	add.w	r3, r7, #12
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	605a      	str	r2, [r3, #4]
 80023da:	609a      	str	r2, [r3, #8]
 80023dc:	60da      	str	r2, [r3, #12]
 80023de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a12      	ldr	r2, [pc, #72]	@ (8002430 <HAL_TIM_MspPostInit+0x68>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d11d      	bne.n	8002426 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	4b11      	ldr	r3, [pc, #68]	@ (8002434 <HAL_TIM_MspPostInit+0x6c>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	4a10      	ldr	r2, [pc, #64]	@ (8002434 <HAL_TIM_MspPostInit+0x6c>)
 80023f4:	f043 0301 	orr.w	r3, r3, #1
 80023f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002434 <HAL_TIM_MspPostInit+0x6c>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002406:	23c0      	movs	r3, #192	@ 0xc0
 8002408:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240a:	2302      	movs	r3, #2
 800240c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002416:	2302      	movs	r3, #2
 8002418:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800241a:	f107 030c 	add.w	r3, r7, #12
 800241e:	4619      	mov	r1, r3
 8002420:	4805      	ldr	r0, [pc, #20]	@ (8002438 <HAL_TIM_MspPostInit+0x70>)
 8002422:	f001 f829 	bl	8003478 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002426:	bf00      	nop
 8002428:	3720      	adds	r7, #32
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	40000400 	.word	0x40000400
 8002434:	40023800 	.word	0x40023800
 8002438:	40020000 	.word	0x40020000

0800243c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b08a      	sub	sp, #40	@ 0x28
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002444:	f107 0314 	add.w	r3, r7, #20
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	60da      	str	r2, [r3, #12]
 8002452:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a19      	ldr	r2, [pc, #100]	@ (80024c0 <HAL_UART_MspInit+0x84>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d12c      	bne.n	80024b8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 8002464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002466:	4a17      	ldr	r2, [pc, #92]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 8002468:	f043 0310 	orr.w	r3, r3, #16
 800246c:	6453      	str	r3, [r2, #68]	@ 0x44
 800246e:	4b15      	ldr	r3, [pc, #84]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 8002470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002472:	f003 0310 	and.w	r3, r3, #16
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60fb      	str	r3, [r7, #12]
 800247e:	4b11      	ldr	r3, [pc, #68]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a10      	ldr	r2, [pc, #64]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 8002484:	f043 0301 	orr.w	r3, r3, #1
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b0e      	ldr	r3, [pc, #56]	@ (80024c4 <HAL_UART_MspInit+0x88>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002496:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800249a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249c:	2302      	movs	r3, #2
 800249e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a4:	2303      	movs	r3, #3
 80024a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024a8:	2307      	movs	r3, #7
 80024aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ac:	f107 0314 	add.w	r3, r7, #20
 80024b0:	4619      	mov	r1, r3
 80024b2:	4805      	ldr	r0, [pc, #20]	@ (80024c8 <HAL_UART_MspInit+0x8c>)
 80024b4:	f000 ffe0 	bl	8003478 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80024b8:	bf00      	nop
 80024ba:	3728      	adds	r7, #40	@ 0x28
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	40011000 	.word	0x40011000
 80024c4:	40023800 	.word	0x40023800
 80024c8:	40020000 	.word	0x40020000

080024cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <NMI_Handler+0x4>

080024d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <HardFault_Handler+0x4>

080024dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <MemManage_Handler+0x4>

080024e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024e8:	bf00      	nop
 80024ea:	e7fd      	b.n	80024e8 <BusFault_Handler+0x4>

080024ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <UsageFault_Handler+0x4>

080024f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002502:	b480      	push	{r7}
 8002504:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	46bd      	mov	sp, r7
 800250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250e:	4770      	bx	lr

08002510 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002514:	bf00      	nop
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800251e:	b580      	push	{r7, lr}
 8002520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002522:	f000 faab 	bl	8002a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}

0800252a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800252a:	b580      	push	{r7, lr}
 800252c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_Z_IDX_Pin);
 800252e:	2004      	movs	r0, #4
 8002530:	f001 f958 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}

08002538 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800253c:	2008      	movs	r0, #8
 800253e:	f001 f951 	bl	80037e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800254c:	4802      	ldr	r0, [pc, #8]	@ (8002558 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800254e:	f002 fb04 	bl	8004b5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000258 	.word	0x20000258

0800255c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002560:	4802      	ldr	r0, [pc, #8]	@ (800256c <TIM4_IRQHandler+0x10>)
 8002562:	f002 fafa 	bl	8004b5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000330 	.word	0x20000330

08002570 <init>:
#include "config.h"

// Ignition system instance
IgnitionSystem ignition;

void init(void) {
 8002570:	b580      	push	{r7, lr}
 8002572:	b094      	sub	sp, #80	@ 0x50
 8002574:	af00      	add	r7, sp, #0

	//   Initialize ignition system config
	IS_Config config = { .encoder_timer = &htim1, .input_capture_timer = &htim4,
 8002576:	4a0a      	ldr	r2, [pc, #40]	@ (80025a0 <init+0x30>)
 8002578:	1d3b      	adds	r3, r7, #4
 800257a:	4611      	mov	r1, r2
 800257c:	224c      	movs	r2, #76	@ 0x4c
 800257e:	4618      	mov	r0, r3
 8002580:	f004 fd73 	bl	800706a <memcpy>

			.ignition_angle = 237,//717,//237, // 240 - 3 advance// Ignition timing of cylinder 1(9 degree top death corner, 3 degree per pulse)

			.coil_dwell = 5 };
	// Initialize ignition system and start timers
	if (IS_Init(&ignition, &config) != IS_OK) {
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	4619      	mov	r1, r3
 8002588:	4806      	ldr	r0, [pc, #24]	@ (80025a4 <init+0x34>)
 800258a:	f7fe fe31 	bl	80011f0 <IS_Init>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <init+0x28>
		Error_Handler();
 8002594:	f7ff fd58 	bl	8002048 <Error_Handler>
	}

}
 8002598:	bf00      	nop
 800259a:	3750      	adds	r7, #80	@ 0x50
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	08008dd0 	.word	0x08008dd0
 80025a4:	20000450 	.word	0x20000450

080025a8 <loop>:
//
//}
IS_Status status1;
IS_Status status2;
IS_Status status3;
void loop(void) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	af00      	add	r7, sp, #0

	status1 = IS_UpdateRPM(&ignition);
 80025ac:	480b      	ldr	r0, [pc, #44]	@ (80025dc <loop+0x34>)
 80025ae:	f7fe fe5d 	bl	800126c <IS_UpdateRPM>
 80025b2:	4603      	mov	r3, r0
 80025b4:	461a      	mov	r2, r3
 80025b6:	4b0a      	ldr	r3, [pc, #40]	@ (80025e0 <loop+0x38>)
 80025b8:	701a      	strb	r2, [r3, #0]
	status2 = IS_CalculatePulseTime(&ignition);
 80025ba:	4808      	ldr	r0, [pc, #32]	@ (80025dc <loop+0x34>)
 80025bc:	f7fe fec4 	bl	8001348 <IS_CalculatePulseTime>
 80025c0:	4603      	mov	r3, r0
 80025c2:	461a      	mov	r2, r3
 80025c4:	4b07      	ldr	r3, [pc, #28]	@ (80025e4 <loop+0x3c>)
 80025c6:	701a      	strb	r2, [r3, #0]
	status3 = IS_ControlCoil(&ignition);
 80025c8:	4804      	ldr	r0, [pc, #16]	@ (80025dc <loop+0x34>)
 80025ca:	f7fe ff75 	bl	80014b8 <IS_ControlCoil>
 80025ce:	4603      	mov	r3, r0
 80025d0:	461a      	mov	r2, r3
 80025d2:	4b05      	ldr	r3, [pc, #20]	@ (80025e8 <loop+0x40>)
 80025d4:	701a      	strb	r2, [r3, #0]
//	update_coil_delay();
//	IS_UART_Debug(&ignition); // Optional debug output
//	printf("hellooo \n");
//	HAL_Delay(100);

}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000450 	.word	0x20000450
 80025e0:	20000538 	.word	0x20000538
 80025e4:	20000539 	.word	0x20000539
 80025e8:	2000053a 	.word	0x2000053a

080025ec <HAL_GPIO_EXTI_Callback>:


//uint8_t intcount=0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	80fb      	strh	r3, [r7, #6]
	//intcount++;
    IS_EXTI_Callback(&ignition, GPIO_Pin, GPIO_PIN_2); // Assuming EXTI on pin 2
 80025f6:	88fb      	ldrh	r3, [r7, #6]
 80025f8:	2204      	movs	r2, #4
 80025fa:	4619      	mov	r1, r3
 80025fc:	4803      	ldr	r0, [pc, #12]	@ (800260c <HAL_GPIO_EXTI_Callback+0x20>)
 80025fe:	f7ff f8a5 	bl	800174c <IS_EXTI_Callback>

}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	20000450 	.word	0x20000450

08002610 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <HAL_TIM_IC_CaptureCallback+0x20>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d102      	bne.n	8002628 <HAL_TIM_IC_CaptureCallback+0x18>
    {
        IS_TIM_IC_CaptureCallback(&ignition);
 8002622:	4804      	ldr	r0, [pc, #16]	@ (8002634 <HAL_TIM_IC_CaptureCallback+0x24>)
 8002624:	f7ff f834 	bl	8001690 <IS_TIM_IC_CaptureCallback>
    }
}
 8002628:	bf00      	nop
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40000800 	.word	0x40000800
 8002634:	20000450 	.word	0x20000450

08002638 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM4)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a04      	ldr	r2, [pc, #16]	@ (8002658 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d102      	bne.n	8002650 <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        IS_TIM_PeriodElapsedCallback(&ignition);
 800264a:	4804      	ldr	r0, [pc, #16]	@ (800265c <HAL_TIM_PeriodElapsedCallback+0x24>)
 800264c:	f7ff f868 	bl	8001720 <IS_TIM_PeriodElapsedCallback>
    }
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40000800 	.word	0x40000800
 800265c:	20000450 	.word	0x20000450

08002660 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return 1;
 8002664:	2301      	movs	r3, #1
}
 8002666:	4618      	mov	r0, r3
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_kill>:

int _kill(int pid, int sig)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800267a:	f004 fcc9 	bl	8007010 <__errno>
 800267e:	4603      	mov	r3, r0
 8002680:	2216      	movs	r2, #22
 8002682:	601a      	str	r2, [r3, #0]
  return -1;
 8002684:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <_exit>:

void _exit (int status)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002698:	f04f 31ff 	mov.w	r1, #4294967295
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f7ff ffe7 	bl	8002670 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026a2:	bf00      	nop
 80026a4:	e7fd      	b.n	80026a2 <_exit+0x12>

080026a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
 80026b6:	e00a      	b.n	80026ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026b8:	f7ff fcde 	bl	8002078 <__io_getchar>
 80026bc:	4601      	mov	r1, r0
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	1c5a      	adds	r2, r3, #1
 80026c2:	60ba      	str	r2, [r7, #8]
 80026c4:	b2ca      	uxtb	r2, r1
 80026c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	3301      	adds	r3, #1
 80026cc:	617b      	str	r3, [r7, #20]
 80026ce:	697a      	ldr	r2, [r7, #20]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	dbf0      	blt.n	80026b8 <_read+0x12>
  }

  return len;
 80026d6:	687b      	ldr	r3, [r7, #4]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	3718      	adds	r7, #24
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}

080026e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
 80026f0:	e009      	b.n	8002706 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	60ba      	str	r2, [r7, #8]
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff fcaa 	bl	8002054 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	3301      	adds	r3, #1
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	429a      	cmp	r2, r3
 800270c:	dbf1      	blt.n	80026f2 <_write+0x12>
  }
  return len;
 800270e:	687b      	ldr	r3, [r7, #4]
}
 8002710:	4618      	mov	r0, r3
 8002712:	3718      	adds	r7, #24
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <_close>:

int _close(int file)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002724:	4618      	mov	r0, r3
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002740:	605a      	str	r2, [r3, #4]
  return 0;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <_isatty>:

int _isatty(int file)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002758:	2301      	movs	r3, #1
}
 800275a:	4618      	mov	r0, r3
 800275c:	370c      	adds	r7, #12
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr

08002766 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002766:	b480      	push	{r7}
 8002768:	b085      	sub	sp, #20
 800276a:	af00      	add	r7, sp, #0
 800276c:	60f8      	str	r0, [r7, #12]
 800276e:	60b9      	str	r1, [r7, #8]
 8002770:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3714      	adds	r7, #20
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002788:	4a14      	ldr	r2, [pc, #80]	@ (80027dc <_sbrk+0x5c>)
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <_sbrk+0x60>)
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002794:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <_sbrk+0x64>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d102      	bne.n	80027a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800279c:	4b11      	ldr	r3, [pc, #68]	@ (80027e4 <_sbrk+0x64>)
 800279e:	4a12      	ldr	r2, [pc, #72]	@ (80027e8 <_sbrk+0x68>)
 80027a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027a2:	4b10      	ldr	r3, [pc, #64]	@ (80027e4 <_sbrk+0x64>)
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4413      	add	r3, r2
 80027aa:	693a      	ldr	r2, [r7, #16]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d207      	bcs.n	80027c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027b0:	f004 fc2e 	bl	8007010 <__errno>
 80027b4:	4603      	mov	r3, r0
 80027b6:	220c      	movs	r2, #12
 80027b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ba:	f04f 33ff 	mov.w	r3, #4294967295
 80027be:	e009      	b.n	80027d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027c0:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <_sbrk+0x64>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027c6:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <_sbrk+0x64>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4413      	add	r3, r2
 80027ce:	4a05      	ldr	r2, [pc, #20]	@ (80027e4 <_sbrk+0x64>)
 80027d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027d2:	68fb      	ldr	r3, [r7, #12]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	20020000 	.word	0x20020000
 80027e0:	00000400 	.word	0x00000400
 80027e4:	2000053c 	.word	0x2000053c
 80027e8:	20000690 	.word	0x20000690

080027ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027f0:	4b06      	ldr	r3, [pc, #24]	@ (800280c <SystemInit+0x20>)
 80027f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f6:	4a05      	ldr	r2, [pc, #20]	@ (800280c <SystemInit+0x20>)
 80027f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002800:	bf00      	nop
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <Lookup_DwellTime>:
    {16.0f, 2.0},
    {18.0f, 1.2},
    {20.0f, 1.0}
};

uint32_t Lookup_DwellTime(float voltage) {
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	@ 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage <= dwell_table[0].voltage)
 800281a:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800281e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282a:	d804      	bhi.n	8002836 <Lookup_DwellTime+0x26>
        return dwell_table[0].dwell_ms;
 800282c:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8002830:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002834:	e069      	b.n	800290a <Lookup_DwellTime+0xfa>

    if (voltage >= dwell_table[DWELL_TABLE_SIZE - 1].voltage)
 8002836:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800283a:	edd7 7a01 	vldr	s15, [r7, #4]
 800283e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002846:	db04      	blt.n	8002852 <Lookup_DwellTime+0x42>
        return dwell_table[DWELL_TABLE_SIZE - 1].dwell_ms;
 8002848:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800284c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002850:	e05b      	b.n	800290a <Lookup_DwellTime+0xfa>

    for (int i = 0; i < DWELL_TABLE_SIZE - 1; ++i) {
 8002852:	2300      	movs	r3, #0
 8002854:	61fb      	str	r3, [r7, #28]
 8002856:	e051      	b.n	80028fc <Lookup_DwellTime+0xec>
        float v1 = dwell_table[i].voltage;
 8002858:	4a30      	ldr	r2, [pc, #192]	@ (800291c <Lookup_DwellTime+0x10c>)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	00db      	lsls	r3, r3, #3
 800285e:	4413      	add	r3, r2
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	61bb      	str	r3, [r7, #24]
        float v2 = dwell_table[i + 1].voltage;
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	3301      	adds	r3, #1
 8002868:	4a2c      	ldr	r2, [pc, #176]	@ (800291c <Lookup_DwellTime+0x10c>)
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	4413      	add	r3, r2
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	617b      	str	r3, [r7, #20]
        float d1 = dwell_table[i].dwell_ms;
 8002872:	4a2a      	ldr	r2, [pc, #168]	@ (800291c <Lookup_DwellTime+0x10c>)
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4413      	add	r3, r2
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	613b      	str	r3, [r7, #16]
        float d2 = dwell_table[i + 1].dwell_ms;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	3301      	adds	r3, #1
 8002884:	4a25      	ldr	r2, [pc, #148]	@ (800291c <Lookup_DwellTime+0x10c>)
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4413      	add	r3, r2
 800288a:	3304      	adds	r3, #4
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	60fb      	str	r3, [r7, #12]

        if (voltage >= v1 && voltage <= v2) {
 8002890:	ed97 7a01 	vldr	s14, [r7, #4]
 8002894:	edd7 7a06 	vldr	s15, [r7, #24]
 8002898:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	db29      	blt.n	80028f6 <Lookup_DwellTime+0xe6>
 80028a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80028a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80028aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b2:	d820      	bhi.n	80028f6 <Lookup_DwellTime+0xe6>
            float t = (voltage - v1) / (v2 - v1);
 80028b4:	ed97 7a01 	vldr	s14, [r7, #4]
 80028b8:	edd7 7a06 	vldr	s15, [r7, #24]
 80028bc:	ee77 6a67 	vsub.f32	s13, s14, s15
 80028c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80028c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d0:	edc7 7a02 	vstr	s15, [r7, #8]
            return d1 + t * (d2 - d1);
 80028d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80028d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80028dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80028e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80028ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f4:	e009      	b.n	800290a <Lookup_DwellTime+0xfa>
    for (int i = 0; i < DWELL_TABLE_SIZE - 1; ++i) {
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	3301      	adds	r3, #1
 80028fa:	61fb      	str	r3, [r7, #28]
 80028fc:	69fb      	ldr	r3, [r7, #28]
 80028fe:	2b06      	cmp	r3, #6
 8002900:	ddaa      	ble.n	8002858 <Lookup_DwellTime+0x48>
        }
    }
    return dwell_table[0].dwell_ms; // fallback
 8002902:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 8002906:	eefc 7ae7 	vcvt.u32.f32	s15, s15
}
 800290a:	ee17 3a90 	vmov	r3, s15
 800290e:	4618      	mov	r0, r3
 8002910:	3724      	adds	r7, #36	@ 0x24
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	08008e54 	.word	0x08008e54

08002920 <Read_BatteryVoltage>:

// ---------------- ADC Voltage Reader ----------------------
float Read_BatteryVoltage(ADC_HandleTypeDef *hadc) {
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(hadc);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 f90b 	bl	8002b44 <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY) == HAL_OK) {
 800292e:	f04f 31ff 	mov.w	r1, #4294967295
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 f9d8 	bl	8002ce8 <HAL_ADC_PollForConversion>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d114      	bne.n	8002968 <Read_BatteryVoltage+0x48>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 fa5d 	bl	8002dfe <HAL_ADC_GetValue>
 8002944:	60f8      	str	r0, [r7, #12]
        float voltage = ((float)raw / ADC_RESOLUTION) * VREF * VOLTAGE_DIVIDER_GAIN;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	ee07 3a90 	vmov	s15, r3
 800294c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002950:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8002978 <Read_BatteryVoltage+0x58>
 8002954:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002958:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 800297c <Read_BatteryVoltage+0x5c>
 800295c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002960:	edc7 7a02 	vstr	s15, [r7, #8]
        return voltage;
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	e000      	b.n	800296a <Read_BatteryVoltage+0x4a>
    }
    return -1.0f; // error fallback
 8002968:	4b05      	ldr	r3, [pc, #20]	@ (8002980 <Read_BatteryVoltage+0x60>)
}
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eeb0 0a67 	vmov.f32	s0, s15
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	457ff000 	.word	0x457ff000
 800297c:	40533333 	.word	0x40533333
 8002980:	bf800000 	.word	0xbf800000

08002984 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002984:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029bc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002988:	480d      	ldr	r0, [pc, #52]	@ (80029c0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800298a:	490e      	ldr	r1, [pc, #56]	@ (80029c4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800298c:	4a0e      	ldr	r2, [pc, #56]	@ (80029c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002990:	e002      	b.n	8002998 <LoopCopyDataInit>

08002992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002996:	3304      	adds	r3, #4

08002998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800299a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800299c:	d3f9      	bcc.n	8002992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800299e:	4a0b      	ldr	r2, [pc, #44]	@ (80029cc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80029a0:	4c0b      	ldr	r4, [pc, #44]	@ (80029d0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029a4:	e001      	b.n	80029aa <LoopFillZerobss>

080029a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029a8:	3204      	adds	r2, #4

080029aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029ac:	d3fb      	bcc.n	80029a6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80029ae:	f7ff ff1d 	bl	80027ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029b2:	f004 fb33 	bl	800701c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029b6:	f7fe ff15 	bl	80017e4 <main>
  bx  lr    
 80029ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80029bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029c4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80029c8:	0800921c 	.word	0x0800921c
  ldr r2, =_sbss
 80029cc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80029d0:	20000690 	.word	0x20000690

080029d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029d4:	e7fe      	b.n	80029d4 <ADC_IRQHandler>
	...

080029d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a18 <HAL_Init+0x40>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002a18 <HAL_Init+0x40>)
 80029e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <HAL_Init+0x40>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002a18 <HAL_Init+0x40>)
 80029ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80029f4:	4b08      	ldr	r3, [pc, #32]	@ (8002a18 <HAL_Init+0x40>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a07      	ldr	r2, [pc, #28]	@ (8002a18 <HAL_Init+0x40>)
 80029fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a00:	2003      	movs	r0, #3
 8002a02:	f000 fcf7 	bl	80033f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a06:	200f      	movs	r0, #15
 8002a08:	f000 f808 	bl	8002a1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a0c:	f7ff fb5a 	bl	80020c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	40023c00 	.word	0x40023c00

08002a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a24:	4b12      	ldr	r3, [pc, #72]	@ (8002a70 <HAL_InitTick+0x54>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b12      	ldr	r3, [pc, #72]	@ (8002a74 <HAL_InitTick+0x58>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f000 fd0f 	bl	800345e <HAL_SYSTICK_Config>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e00e      	b.n	8002a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2b0f      	cmp	r3, #15
 8002a4e:	d80a      	bhi.n	8002a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a50:	2200      	movs	r2, #0
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	f04f 30ff 	mov.w	r0, #4294967295
 8002a58:	f000 fcd7 	bl	800340a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a5c:	4a06      	ldr	r2, [pc, #24]	@ (8002a78 <HAL_InitTick+0x5c>)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	e000      	b.n	8002a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	20000004 	.word	0x20000004
 8002a74:	2000000c 	.word	0x2000000c
 8002a78:	20000008 	.word	0x20000008

08002a7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a80:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <HAL_IncTick+0x20>)
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	461a      	mov	r2, r3
 8002a86:	4b06      	ldr	r3, [pc, #24]	@ (8002aa0 <HAL_IncTick+0x24>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4413      	add	r3, r2
 8002a8c:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <HAL_IncTick+0x24>)
 8002a8e:	6013      	str	r3, [r2, #0]
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	2000000c 	.word	0x2000000c
 8002aa0:	20000540 	.word	0x20000540

08002aa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return uwTick;
 8002aa8:	4b03      	ldr	r3, [pc, #12]	@ (8002ab8 <HAL_GetTick+0x14>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	20000540 	.word	0x20000540

08002abc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e033      	b.n	8002b3a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff fb1a 	bl	8002114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002af2:	f003 0310 	and.w	r3, r3, #16
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d118      	bne.n	8002b2c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002afe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002b02:	f023 0302 	bic.w	r3, r3, #2
 8002b06:	f043 0202 	orr.w	r2, r3, #2
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 faa4 	bl	800305c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b1e:	f023 0303 	bic.w	r3, r3, #3
 8002b22:	f043 0201 	orr.w	r2, r3, #1
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	641a      	str	r2, [r3, #64]	@ 0x40
 8002b2a:	e001      	b.n	8002b30 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3710      	adds	r7, #16
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}
	...

08002b44 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d101      	bne.n	8002b5e <HAL_ADC_Start+0x1a>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e0b2      	b.n	8002cc4 <HAL_ADC_Start+0x180>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d018      	beq.n	8002ba6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689a      	ldr	r2, [r3, #8]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b84:	4b52      	ldr	r3, [pc, #328]	@ (8002cd0 <HAL_ADC_Start+0x18c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a52      	ldr	r2, [pc, #328]	@ (8002cd4 <HAL_ADC_Start+0x190>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0c9a      	lsrs	r2, r3, #18
 8002b90:	4613      	mov	r3, r2
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	4413      	add	r3, r2
 8002b96:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002b98:	e002      	b.n	8002ba0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1f9      	bne.n	8002b9a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d17a      	bne.n	8002caa <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002bbc:	f023 0301 	bic.w	r3, r3, #1
 8002bc0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d007      	beq.n	8002be6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bda:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bde:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf2:	d106      	bne.n	8002c02 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf8:	f023 0206 	bic.w	r2, r3, #6
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c00:	e002      	b.n	8002c08 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c10:	4b31      	ldr	r3, [pc, #196]	@ (8002cd8 <HAL_ADC_Start+0x194>)
 8002c12:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002c1c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d12a      	bne.n	8002c80 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a2b      	ldr	r2, [pc, #172]	@ (8002cdc <HAL_ADC_Start+0x198>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d015      	beq.n	8002c60 <HAL_ADC_Start+0x11c>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a29      	ldr	r2, [pc, #164]	@ (8002ce0 <HAL_ADC_Start+0x19c>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d105      	bne.n	8002c4a <HAL_ADC_Start+0x106>
 8002c3e:	4b26      	ldr	r3, [pc, #152]	@ (8002cd8 <HAL_ADC_Start+0x194>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d00a      	beq.n	8002c60 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a25      	ldr	r2, [pc, #148]	@ (8002ce4 <HAL_ADC_Start+0x1a0>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d136      	bne.n	8002cc2 <HAL_ADC_Start+0x17e>
 8002c54:	4b20      	ldr	r3, [pc, #128]	@ (8002cd8 <HAL_ADC_Start+0x194>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d130      	bne.n	8002cc2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d129      	bne.n	8002cc2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c7c:	609a      	str	r2, [r3, #8]
 8002c7e:	e020      	b.n	8002cc2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a15      	ldr	r2, [pc, #84]	@ (8002cdc <HAL_ADC_Start+0x198>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d11b      	bne.n	8002cc2 <HAL_ADC_Start+0x17e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d114      	bne.n	8002cc2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002ca6:	609a      	str	r2, [r3, #8]
 8002ca8:	e00b      	b.n	8002cc2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cae:	f043 0210 	orr.w	r2, r3, #16
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	f043 0201 	orr.w	r2, r3, #1
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002cc2:	2300      	movs	r3, #0
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3714      	adds	r7, #20
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr
 8002cd0:	20000004 	.word	0x20000004
 8002cd4:	431bde83 	.word	0x431bde83
 8002cd8:	40012300 	.word	0x40012300
 8002cdc:	40012000 	.word	0x40012000
 8002ce0:	40012100 	.word	0x40012100
 8002ce4:	40012200 	.word	0x40012200

08002ce8 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d04:	d113      	bne.n	8002d2e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d14:	d10b      	bne.n	8002d2e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f043 0220 	orr.w	r2, r3, #32
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	e063      	b.n	8002df6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d2e:	f7ff feb9 	bl	8002aa4 <HAL_GetTick>
 8002d32:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d34:	e021      	b.n	8002d7a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d3c:	d01d      	beq.n	8002d7a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d007      	beq.n	8002d54 <HAL_ADC_PollForConversion+0x6c>
 8002d44:	f7ff feae 	bl	8002aa4 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	d212      	bcs.n	8002d7a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d00b      	beq.n	8002d7a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	f043 0204 	orr.w	r2, r3, #4
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e03d      	b.n	8002df6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d1d6      	bne.n	8002d36 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f06f 0212 	mvn.w	r2, #18
 8002d90:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d96:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d123      	bne.n	8002df4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d11f      	bne.n	8002df4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dba:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d006      	beq.n	8002dd0 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d111      	bne.n	8002df4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dd4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dec:	f043 0201 	orr.w	r2, r3, #1
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	b083      	sub	sp, #12
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x1c>
 8002e30:	2302      	movs	r3, #2
 8002e32:	e105      	b.n	8003040 <HAL_ADC_ConfigChannel+0x228>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b09      	cmp	r3, #9
 8002e42:	d925      	bls.n	8002e90 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68d9      	ldr	r1, [r3, #12]
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	461a      	mov	r2, r3
 8002e52:	4613      	mov	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	4413      	add	r3, r2
 8002e58:	3b1e      	subs	r3, #30
 8002e5a:	2207      	movs	r2, #7
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	43da      	mvns	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	400a      	ands	r2, r1
 8002e68:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68d9      	ldr	r1, [r3, #12]
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	b29b      	uxth	r3, r3
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	005b      	lsls	r3, r3, #1
 8002e80:	4403      	add	r3, r0
 8002e82:	3b1e      	subs	r3, #30
 8002e84:	409a      	lsls	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	e022      	b.n	8002ed6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6919      	ldr	r1, [r3, #16]
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4613      	mov	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	4413      	add	r3, r2
 8002ea4:	2207      	movs	r2, #7
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	43da      	mvns	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	400a      	ands	r2, r1
 8002eb2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6919      	ldr	r1, [r3, #16]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689a      	ldr	r2, [r3, #8]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	4403      	add	r3, r0
 8002ecc:	409a      	lsls	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b06      	cmp	r3, #6
 8002edc:	d824      	bhi.n	8002f28 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	3b05      	subs	r3, #5
 8002ef0:	221f      	movs	r2, #31
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43da      	mvns	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	400a      	ands	r2, r1
 8002efe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
 8002f12:	4613      	mov	r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	3b05      	subs	r3, #5
 8002f1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	635a      	str	r2, [r3, #52]	@ 0x34
 8002f26:	e04c      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	2b0c      	cmp	r3, #12
 8002f2e:	d824      	bhi.n	8002f7a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	009b      	lsls	r3, r3, #2
 8002f3e:	4413      	add	r3, r2
 8002f40:	3b23      	subs	r3, #35	@ 0x23
 8002f42:	221f      	movs	r2, #31
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43da      	mvns	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	400a      	ands	r2, r1
 8002f50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	4618      	mov	r0, r3
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	4613      	mov	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	3b23      	subs	r3, #35	@ 0x23
 8002f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f78:	e023      	b.n	8002fc2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	4413      	add	r3, r2
 8002f8a:	3b41      	subs	r3, #65	@ 0x41
 8002f8c:	221f      	movs	r2, #31
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43da      	mvns	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	400a      	ands	r2, r1
 8002f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	4618      	mov	r0, r3
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685a      	ldr	r2, [r3, #4]
 8002fae:	4613      	mov	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	4413      	add	r3, r2
 8002fb4:	3b41      	subs	r3, #65	@ 0x41
 8002fb6:	fa00 f203 	lsl.w	r2, r0, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fc2:	4b22      	ldr	r3, [pc, #136]	@ (800304c <HAL_ADC_ConfigChannel+0x234>)
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a21      	ldr	r2, [pc, #132]	@ (8003050 <HAL_ADC_ConfigChannel+0x238>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d109      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x1cc>
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2b12      	cmp	r3, #18
 8002fd6:	d105      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a19      	ldr	r2, [pc, #100]	@ (8003050 <HAL_ADC_ConfigChannel+0x238>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d123      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x21e>
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b10      	cmp	r3, #16
 8002ff4:	d003      	beq.n	8002ffe <HAL_ADC_ConfigChannel+0x1e6>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2b11      	cmp	r3, #17
 8002ffc:	d11b      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2b10      	cmp	r3, #16
 8003010:	d111      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003012:	4b10      	ldr	r3, [pc, #64]	@ (8003054 <HAL_ADC_ConfigChannel+0x23c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a10      	ldr	r2, [pc, #64]	@ (8003058 <HAL_ADC_ConfigChannel+0x240>)
 8003018:	fba2 2303 	umull	r2, r3, r2, r3
 800301c:	0c9a      	lsrs	r2, r3, #18
 800301e:	4613      	mov	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	4413      	add	r3, r2
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003028:	e002      	b.n	8003030 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	3b01      	subs	r3, #1
 800302e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1f9      	bne.n	800302a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
}
 8003040:	4618      	mov	r0, r3
 8003042:	3714      	adds	r7, #20
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	40012300 	.word	0x40012300
 8003050:	40012000 	.word	0x40012000
 8003054:	20000004 	.word	0x20000004
 8003058:	431bde83 	.word	0x431bde83

0800305c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800305c:	b480      	push	{r7}
 800305e:	b085      	sub	sp, #20
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003064:	4b79      	ldr	r3, [pc, #484]	@ (800324c <ADC_Init+0x1f0>)
 8003066:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	431a      	orrs	r2, r3
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685a      	ldr	r2, [r3, #4]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003090:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6859      	ldr	r1, [r3, #4]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	021a      	lsls	r2, r3, #8
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	430a      	orrs	r2, r1
 80030a4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	685a      	ldr	r2, [r3, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80030b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6859      	ldr	r1, [r3, #4]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	430a      	orrs	r2, r1
 80030c6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ee:	4a58      	ldr	r2, [pc, #352]	@ (8003250 <ADC_Init+0x1f4>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d022      	beq.n	800313a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003102:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6899      	ldr	r1, [r3, #8]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	430a      	orrs	r2, r1
 8003114:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003124:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	6899      	ldr	r1, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	430a      	orrs	r2, r1
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	e00f      	b.n	800315a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003148:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003158:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	689a      	ldr	r2, [r3, #8]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0202 	bic.w	r2, r2, #2
 8003168:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	6899      	ldr	r1, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	7e1b      	ldrb	r3, [r3, #24]
 8003174:	005a      	lsls	r2, r3, #1
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	430a      	orrs	r2, r1
 800317c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d01b      	beq.n	80031c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003196:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80031a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6859      	ldr	r1, [r3, #4]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b2:	3b01      	subs	r3, #1
 80031b4:	035a      	lsls	r2, r3, #13
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	e007      	b.n	80031d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031ce:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80031de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	051a      	lsls	r2, r3, #20
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	430a      	orrs	r2, r1
 80031f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003204:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6899      	ldr	r1, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003212:	025a      	lsls	r2, r3, #9
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800322a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	6899      	ldr	r1, [r3, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	029a      	lsls	r2, r3, #10
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	430a      	orrs	r2, r1
 800323e:	609a      	str	r2, [r3, #8]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	40012300 	.word	0x40012300
 8003250:	0f000001 	.word	0x0f000001

08003254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003264:	4b0c      	ldr	r3, [pc, #48]	@ (8003298 <__NVIC_SetPriorityGrouping+0x44>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003270:	4013      	ands	r3, r2
 8003272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800327c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003286:	4a04      	ldr	r2, [pc, #16]	@ (8003298 <__NVIC_SetPriorityGrouping+0x44>)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	60d3      	str	r3, [r2, #12]
}
 800328c:	bf00      	nop
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a0:	4b04      	ldr	r3, [pc, #16]	@ (80032b4 <__NVIC_GetPriorityGrouping+0x18>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	0a1b      	lsrs	r3, r3, #8
 80032a6:	f003 0307 	and.w	r3, r3, #7
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	db0b      	blt.n	80032e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ca:	79fb      	ldrb	r3, [r7, #7]
 80032cc:	f003 021f 	and.w	r2, r3, #31
 80032d0:	4907      	ldr	r1, [pc, #28]	@ (80032f0 <__NVIC_EnableIRQ+0x38>)
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	2001      	movs	r0, #1
 80032da:	fa00 f202 	lsl.w	r2, r0, r2
 80032de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80032e2:	bf00      	nop
 80032e4:	370c      	adds	r7, #12
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	e000e100 	.word	0xe000e100

080032f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	6039      	str	r1, [r7, #0]
 80032fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003304:	2b00      	cmp	r3, #0
 8003306:	db0a      	blt.n	800331e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	b2da      	uxtb	r2, r3
 800330c:	490c      	ldr	r1, [pc, #48]	@ (8003340 <__NVIC_SetPriority+0x4c>)
 800330e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003312:	0112      	lsls	r2, r2, #4
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	440b      	add	r3, r1
 8003318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800331c:	e00a      	b.n	8003334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	b2da      	uxtb	r2, r3
 8003322:	4908      	ldr	r1, [pc, #32]	@ (8003344 <__NVIC_SetPriority+0x50>)
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	3b04      	subs	r3, #4
 800332c:	0112      	lsls	r2, r2, #4
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	440b      	add	r3, r1
 8003332:	761a      	strb	r2, [r3, #24]
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	e000e100 	.word	0xe000e100
 8003344:	e000ed00 	.word	0xe000ed00

08003348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003348:	b480      	push	{r7}
 800334a:	b089      	sub	sp, #36	@ 0x24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	f003 0307 	and.w	r3, r3, #7
 800335a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	f1c3 0307 	rsb	r3, r3, #7
 8003362:	2b04      	cmp	r3, #4
 8003364:	bf28      	it	cs
 8003366:	2304      	movcs	r3, #4
 8003368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	3304      	adds	r3, #4
 800336e:	2b06      	cmp	r3, #6
 8003370:	d902      	bls.n	8003378 <NVIC_EncodePriority+0x30>
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	3b03      	subs	r3, #3
 8003376:	e000      	b.n	800337a <NVIC_EncodePriority+0x32>
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800337c:	f04f 32ff 	mov.w	r2, #4294967295
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	fa02 f303 	lsl.w	r3, r2, r3
 8003386:	43da      	mvns	r2, r3
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	401a      	ands	r2, r3
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003390:	f04f 31ff 	mov.w	r1, #4294967295
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	fa01 f303 	lsl.w	r3, r1, r3
 800339a:	43d9      	mvns	r1, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033a0:	4313      	orrs	r3, r2
         );
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3724      	adds	r7, #36	@ 0x24
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr
	...

080033b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3b01      	subs	r3, #1
 80033bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033c0:	d301      	bcc.n	80033c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033c2:	2301      	movs	r3, #1
 80033c4:	e00f      	b.n	80033e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033c6:	4a0a      	ldr	r2, [pc, #40]	@ (80033f0 <SysTick_Config+0x40>)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3b01      	subs	r3, #1
 80033cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ce:	210f      	movs	r1, #15
 80033d0:	f04f 30ff 	mov.w	r0, #4294967295
 80033d4:	f7ff ff8e 	bl	80032f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033d8:	4b05      	ldr	r3, [pc, #20]	@ (80033f0 <SysTick_Config+0x40>)
 80033da:	2200      	movs	r2, #0
 80033dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033de:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <SysTick_Config+0x40>)
 80033e0:	2207      	movs	r2, #7
 80033e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	e000e010 	.word	0xe000e010

080033f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b082      	sub	sp, #8
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff ff29 	bl	8003254 <__NVIC_SetPriorityGrouping>
}
 8003402:	bf00      	nop
 8003404:	3708      	adds	r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}

0800340a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800340a:	b580      	push	{r7, lr}
 800340c:	b086      	sub	sp, #24
 800340e:	af00      	add	r7, sp, #0
 8003410:	4603      	mov	r3, r0
 8003412:	60b9      	str	r1, [r7, #8]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800341c:	f7ff ff3e 	bl	800329c <__NVIC_GetPriorityGrouping>
 8003420:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	68b9      	ldr	r1, [r7, #8]
 8003426:	6978      	ldr	r0, [r7, #20]
 8003428:	f7ff ff8e 	bl	8003348 <NVIC_EncodePriority>
 800342c:	4602      	mov	r2, r0
 800342e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003432:	4611      	mov	r1, r2
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff ff5d 	bl	80032f4 <__NVIC_SetPriority>
}
 800343a:	bf00      	nop
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003442:	b580      	push	{r7, lr}
 8003444:	b082      	sub	sp, #8
 8003446:	af00      	add	r7, sp, #0
 8003448:	4603      	mov	r3, r0
 800344a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800344c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003450:	4618      	mov	r0, r3
 8003452:	f7ff ff31 	bl	80032b8 <__NVIC_EnableIRQ>
}
 8003456:	bf00      	nop
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}

0800345e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800345e:	b580      	push	{r7, lr}
 8003460:	b082      	sub	sp, #8
 8003462:	af00      	add	r7, sp, #0
 8003464:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7ff ffa2 	bl	80033b0 <SysTick_Config>
 800346c:	4603      	mov	r3, r0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	@ 0x24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	e16b      	b.n	800376c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003494:	2201      	movs	r2, #1
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	4013      	ands	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	f040 815a 	bne.w	8003766 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d005      	beq.n	80034ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d130      	bne.n	800352c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	2203      	movs	r2, #3
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003500:	2201      	movs	r2, #1
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	091b      	lsrs	r3, r3, #4
 8003516:	f003 0201 	and.w	r2, r3, #1
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b03      	cmp	r3, #3
 8003536:	d017      	beq.n	8003568 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	2203      	movs	r2, #3
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d123      	bne.n	80035bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	08da      	lsrs	r2, r3, #3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3208      	adds	r2, #8
 800357c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003580:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	220f      	movs	r2, #15
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	691a      	ldr	r2, [r3, #16]
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f003 0307 	and.w	r3, r3, #7
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	08da      	lsrs	r2, r3, #3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3208      	adds	r2, #8
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	2203      	movs	r2, #3
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4013      	ands	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 0203 	and.w	r2, r3, #3
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80b4 	beq.w	8003766 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	4b60      	ldr	r3, [pc, #384]	@ (8003784 <HAL_GPIO_Init+0x30c>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003606:	4a5f      	ldr	r2, [pc, #380]	@ (8003784 <HAL_GPIO_Init+0x30c>)
 8003608:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800360c:	6453      	str	r3, [r2, #68]	@ 0x44
 800360e:	4b5d      	ldr	r3, [pc, #372]	@ (8003784 <HAL_GPIO_Init+0x30c>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003612:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800361a:	4a5b      	ldr	r2, [pc, #364]	@ (8003788 <HAL_GPIO_Init+0x310>)
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	089b      	lsrs	r3, r3, #2
 8003620:	3302      	adds	r3, #2
 8003622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003626:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	220f      	movs	r2, #15
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43db      	mvns	r3, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4013      	ands	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a52      	ldr	r2, [pc, #328]	@ (800378c <HAL_GPIO_Init+0x314>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d02b      	beq.n	800369e <HAL_GPIO_Init+0x226>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a51      	ldr	r2, [pc, #324]	@ (8003790 <HAL_GPIO_Init+0x318>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d025      	beq.n	800369a <HAL_GPIO_Init+0x222>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a50      	ldr	r2, [pc, #320]	@ (8003794 <HAL_GPIO_Init+0x31c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d01f      	beq.n	8003696 <HAL_GPIO_Init+0x21e>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a4f      	ldr	r2, [pc, #316]	@ (8003798 <HAL_GPIO_Init+0x320>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d019      	beq.n	8003692 <HAL_GPIO_Init+0x21a>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a4e      	ldr	r2, [pc, #312]	@ (800379c <HAL_GPIO_Init+0x324>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d013      	beq.n	800368e <HAL_GPIO_Init+0x216>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a4d      	ldr	r2, [pc, #308]	@ (80037a0 <HAL_GPIO_Init+0x328>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d00d      	beq.n	800368a <HAL_GPIO_Init+0x212>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a4c      	ldr	r2, [pc, #304]	@ (80037a4 <HAL_GPIO_Init+0x32c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d007      	beq.n	8003686 <HAL_GPIO_Init+0x20e>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a4b      	ldr	r2, [pc, #300]	@ (80037a8 <HAL_GPIO_Init+0x330>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d101      	bne.n	8003682 <HAL_GPIO_Init+0x20a>
 800367e:	2307      	movs	r3, #7
 8003680:	e00e      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 8003682:	2308      	movs	r3, #8
 8003684:	e00c      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 8003686:	2306      	movs	r3, #6
 8003688:	e00a      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 800368a:	2305      	movs	r3, #5
 800368c:	e008      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 800368e:	2304      	movs	r3, #4
 8003690:	e006      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 8003692:	2303      	movs	r3, #3
 8003694:	e004      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 8003696:	2302      	movs	r3, #2
 8003698:	e002      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <HAL_GPIO_Init+0x228>
 800369e:	2300      	movs	r3, #0
 80036a0:	69fa      	ldr	r2, [r7, #28]
 80036a2:	f002 0203 	and.w	r2, r2, #3
 80036a6:	0092      	lsls	r2, r2, #2
 80036a8:	4093      	lsls	r3, r2
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036b0:	4935      	ldr	r1, [pc, #212]	@ (8003788 <HAL_GPIO_Init+0x310>)
 80036b2:	69fb      	ldr	r3, [r7, #28]
 80036b4:	089b      	lsrs	r3, r3, #2
 80036b6:	3302      	adds	r3, #2
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036be:	4b3b      	ldr	r3, [pc, #236]	@ (80037ac <HAL_GPIO_Init+0x334>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	4013      	ands	r3, r2
 80036cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80036da:	69ba      	ldr	r2, [r7, #24]
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	4313      	orrs	r3, r2
 80036e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036e2:	4a32      	ldr	r2, [pc, #200]	@ (80037ac <HAL_GPIO_Init+0x334>)
 80036e4:	69bb      	ldr	r3, [r7, #24]
 80036e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036e8:	4b30      	ldr	r3, [pc, #192]	@ (80037ac <HAL_GPIO_Init+0x334>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	4013      	ands	r3, r2
 80036f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003704:	69ba      	ldr	r2, [r7, #24]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	4313      	orrs	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800370c:	4a27      	ldr	r2, [pc, #156]	@ (80037ac <HAL_GPIO_Init+0x334>)
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003712:	4b26      	ldr	r3, [pc, #152]	@ (80037ac <HAL_GPIO_Init+0x334>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	43db      	mvns	r3, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4013      	ands	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003736:	4a1d      	ldr	r2, [pc, #116]	@ (80037ac <HAL_GPIO_Init+0x334>)
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800373c:	4b1b      	ldr	r3, [pc, #108]	@ (80037ac <HAL_GPIO_Init+0x334>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003760:	4a12      	ldr	r2, [pc, #72]	@ (80037ac <HAL_GPIO_Init+0x334>)
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	3301      	adds	r3, #1
 800376a:	61fb      	str	r3, [r7, #28]
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	2b0f      	cmp	r3, #15
 8003770:	f67f ae90 	bls.w	8003494 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003774:	bf00      	nop
 8003776:	bf00      	nop
 8003778:	3724      	adds	r7, #36	@ 0x24
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	40023800 	.word	0x40023800
 8003788:	40013800 	.word	0x40013800
 800378c:	40020000 	.word	0x40020000
 8003790:	40020400 	.word	0x40020400
 8003794:	40020800 	.word	0x40020800
 8003798:	40020c00 	.word	0x40020c00
 800379c:	40021000 	.word	0x40021000
 80037a0:	40021400 	.word	0x40021400
 80037a4:	40021800 	.word	0x40021800
 80037a8:	40021c00 	.word	0x40021c00
 80037ac:	40013c00 	.word	0x40013c00

080037b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	460b      	mov	r3, r1
 80037ba:	807b      	strh	r3, [r7, #2]
 80037bc:	4613      	mov	r3, r2
 80037be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037c0:	787b      	ldrb	r3, [r7, #1]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037c6:	887a      	ldrh	r2, [r7, #2]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037cc:	e003      	b.n	80037d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ce:	887b      	ldrh	r3, [r7, #2]
 80037d0:	041a      	lsls	r2, r3, #16
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	619a      	str	r2, [r3, #24]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
	...

080037e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	4603      	mov	r3, r0
 80037ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037ee:	4b08      	ldr	r3, [pc, #32]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037f0:	695a      	ldr	r2, [r3, #20]
 80037f2:	88fb      	ldrh	r3, [r7, #6]
 80037f4:	4013      	ands	r3, r2
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d006      	beq.n	8003808 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037fa:	4a05      	ldr	r2, [pc, #20]	@ (8003810 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80037fc:	88fb      	ldrh	r3, [r7, #6]
 80037fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fe fef2 	bl	80025ec <HAL_GPIO_EXTI_Callback>
  }
}
 8003808:	bf00      	nop
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40013c00 	.word	0x40013c00

08003814 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e267      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d075      	beq.n	800391e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003832:	4b88      	ldr	r3, [pc, #544]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	2b04      	cmp	r3, #4
 800383c:	d00c      	beq.n	8003858 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800383e:	4b85      	ldr	r3, [pc, #532]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003846:	2b08      	cmp	r3, #8
 8003848:	d112      	bne.n	8003870 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800384a:	4b82      	ldr	r3, [pc, #520]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003852:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003856:	d10b      	bne.n	8003870 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003858:	4b7e      	ldr	r3, [pc, #504]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d05b      	beq.n	800391c <HAL_RCC_OscConfig+0x108>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d157      	bne.n	800391c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e242      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003878:	d106      	bne.n	8003888 <HAL_RCC_OscConfig+0x74>
 800387a:	4b76      	ldr	r3, [pc, #472]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a75      	ldr	r2, [pc, #468]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e01d      	b.n	80038c4 <HAL_RCC_OscConfig+0xb0>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003890:	d10c      	bne.n	80038ac <HAL_RCC_OscConfig+0x98>
 8003892:	4b70      	ldr	r3, [pc, #448]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a6f      	ldr	r2, [pc, #444]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	4b6d      	ldr	r3, [pc, #436]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e00b      	b.n	80038c4 <HAL_RCC_OscConfig+0xb0>
 80038ac:	4b69      	ldr	r3, [pc, #420]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a68      	ldr	r2, [pc, #416]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038b6:	6013      	str	r3, [r2, #0]
 80038b8:	4b66      	ldr	r3, [pc, #408]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a65      	ldr	r2, [pc, #404]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d013      	beq.n	80038f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7ff f8ea 	bl	8002aa4 <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7ff f8e6 	bl	8002aa4 <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	@ 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e207      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d0f0      	beq.n	80038d4 <HAL_RCC_OscConfig+0xc0>
 80038f2:	e014      	b.n	800391e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038f4:	f7ff f8d6 	bl	8002aa4 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038fc:	f7ff f8d2 	bl	8002aa4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b64      	cmp	r3, #100	@ 0x64
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e1f3      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800390e:	4b51      	ldr	r3, [pc, #324]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d1f0      	bne.n	80038fc <HAL_RCC_OscConfig+0xe8>
 800391a:	e000      	b.n	800391e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800391c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d063      	beq.n	80039f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800392a:	4b4a      	ldr	r3, [pc, #296]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 030c 	and.w	r3, r3, #12
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003936:	4b47      	ldr	r3, [pc, #284]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800393e:	2b08      	cmp	r3, #8
 8003940:	d11c      	bne.n	800397c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003942:	4b44      	ldr	r3, [pc, #272]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d116      	bne.n	800397c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800394e:	4b41      	ldr	r3, [pc, #260]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d005      	beq.n	8003966 <HAL_RCC_OscConfig+0x152>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d001      	beq.n	8003966 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e1c7      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003966:	4b3b      	ldr	r3, [pc, #236]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	00db      	lsls	r3, r3, #3
 8003974:	4937      	ldr	r1, [pc, #220]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003976:	4313      	orrs	r3, r2
 8003978:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800397a:	e03a      	b.n	80039f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d020      	beq.n	80039c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003984:	4b34      	ldr	r3, [pc, #208]	@ (8003a58 <HAL_RCC_OscConfig+0x244>)
 8003986:	2201      	movs	r2, #1
 8003988:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398a:	f7ff f88b 	bl	8002aa4 <HAL_GetTick>
 800398e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003990:	e008      	b.n	80039a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003992:	f7ff f887 	bl	8002aa4 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d901      	bls.n	80039a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039a0:	2303      	movs	r3, #3
 80039a2:	e1a8      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0302 	and.w	r3, r3, #2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0f0      	beq.n	8003992 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b0:	4b28      	ldr	r3, [pc, #160]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	691b      	ldr	r3, [r3, #16]
 80039bc:	00db      	lsls	r3, r3, #3
 80039be:	4925      	ldr	r1, [pc, #148]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	600b      	str	r3, [r1, #0]
 80039c4:	e015      	b.n	80039f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039c6:	4b24      	ldr	r3, [pc, #144]	@ (8003a58 <HAL_RCC_OscConfig+0x244>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039cc:	f7ff f86a 	bl	8002aa4 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d4:	f7ff f866 	bl	8002aa4 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e187      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d036      	beq.n	8003a6c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	695b      	ldr	r3, [r3, #20]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d016      	beq.n	8003a34 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a06:	4b15      	ldr	r3, [pc, #84]	@ (8003a5c <HAL_RCC_OscConfig+0x248>)
 8003a08:	2201      	movs	r2, #1
 8003a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0c:	f7ff f84a 	bl	8002aa4 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a14:	f7ff f846 	bl	8002aa4 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e167      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a26:	4b0b      	ldr	r3, [pc, #44]	@ (8003a54 <HAL_RCC_OscConfig+0x240>)
 8003a28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d0f0      	beq.n	8003a14 <HAL_RCC_OscConfig+0x200>
 8003a32:	e01b      	b.n	8003a6c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a34:	4b09      	ldr	r3, [pc, #36]	@ (8003a5c <HAL_RCC_OscConfig+0x248>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a3a:	f7ff f833 	bl	8002aa4 <HAL_GetTick>
 8003a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a40:	e00e      	b.n	8003a60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a42:	f7ff f82f 	bl	8002aa4 <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d907      	bls.n	8003a60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e150      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
 8003a54:	40023800 	.word	0x40023800
 8003a58:	42470000 	.word	0x42470000
 8003a5c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a60:	4b88      	ldr	r3, [pc, #544]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1ea      	bne.n	8003a42 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 8097 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a7e:	4b81      	ldr	r3, [pc, #516]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d10f      	bne.n	8003aaa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	60bb      	str	r3, [r7, #8]
 8003a8e:	4b7d      	ldr	r3, [pc, #500]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	4a7c      	ldr	r2, [pc, #496]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a9a:	4b7a      	ldr	r3, [pc, #488]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aa2:	60bb      	str	r3, [r7, #8]
 8003aa4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aaa:	4b77      	ldr	r3, [pc, #476]	@ (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d118      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ab6:	4b74      	ldr	r3, [pc, #464]	@ (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a73      	ldr	r2, [pc, #460]	@ (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003abc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ac0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ac2:	f7fe ffef 	bl	8002aa4 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aca:	f7fe ffeb 	bl	8002aa4 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e10c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003adc:	4b6a      	ldr	r3, [pc, #424]	@ (8003c88 <HAL_RCC_OscConfig+0x474>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d106      	bne.n	8003afe <HAL_RCC_OscConfig+0x2ea>
 8003af0:	4b64      	ldr	r3, [pc, #400]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af4:	4a63      	ldr	r2, [pc, #396]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6713      	str	r3, [r2, #112]	@ 0x70
 8003afc:	e01c      	b.n	8003b38 <HAL_RCC_OscConfig+0x324>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b05      	cmp	r3, #5
 8003b04:	d10c      	bne.n	8003b20 <HAL_RCC_OscConfig+0x30c>
 8003b06:	4b5f      	ldr	r3, [pc, #380]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0a:	4a5e      	ldr	r2, [pc, #376]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b0c:	f043 0304 	orr.w	r3, r3, #4
 8003b10:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b12:	4b5c      	ldr	r3, [pc, #368]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b16:	4a5b      	ldr	r2, [pc, #364]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b18:	f043 0301 	orr.w	r3, r3, #1
 8003b1c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b1e:	e00b      	b.n	8003b38 <HAL_RCC_OscConfig+0x324>
 8003b20:	4b58      	ldr	r3, [pc, #352]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b24:	4a57      	ldr	r2, [pc, #348]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b26:	f023 0301 	bic.w	r3, r3, #1
 8003b2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b2c:	4b55      	ldr	r3, [pc, #340]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b30:	4a54      	ldr	r2, [pc, #336]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b32:	f023 0304 	bic.w	r3, r3, #4
 8003b36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d015      	beq.n	8003b6c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b40:	f7fe ffb0 	bl	8002aa4 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b46:	e00a      	b.n	8003b5e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b48:	f7fe ffac 	bl	8002aa4 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e0cb      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b5e:	4b49      	ldr	r3, [pc, #292]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0ee      	beq.n	8003b48 <HAL_RCC_OscConfig+0x334>
 8003b6a:	e014      	b.n	8003b96 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b6c:	f7fe ff9a 	bl	8002aa4 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b72:	e00a      	b.n	8003b8a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b74:	f7fe ff96 	bl	8002aa4 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e0b5      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b8a:	4b3e      	ldr	r3, [pc, #248]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d1ee      	bne.n	8003b74 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b96:	7dfb      	ldrb	r3, [r7, #23]
 8003b98:	2b01      	cmp	r3, #1
 8003b9a:	d105      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9c:	4b39      	ldr	r3, [pc, #228]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba0:	4a38      	ldr	r2, [pc, #224]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003ba2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f000 80a1 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bb2:	4b34      	ldr	r3, [pc, #208]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f003 030c 	and.w	r3, r3, #12
 8003bba:	2b08      	cmp	r3, #8
 8003bbc:	d05c      	beq.n	8003c78 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d141      	bne.n	8003c4a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc6:	4b31      	ldr	r3, [pc, #196]	@ (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bcc:	f7fe ff6a 	bl	8002aa4 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fe ff66 	bl	8002aa4 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e087      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003be6:	4b27      	ldr	r3, [pc, #156]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69da      	ldr	r2, [r3, #28]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	431a      	orrs	r2, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	019b      	lsls	r3, r3, #6
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c08:	085b      	lsrs	r3, r3, #1
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	041b      	lsls	r3, r3, #16
 8003c0e:	431a      	orrs	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c14:	061b      	lsls	r3, r3, #24
 8003c16:	491b      	ldr	r1, [pc, #108]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003c1e:	2201      	movs	r2, #1
 8003c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c22:	f7fe ff3f 	bl	8002aa4 <HAL_GetTick>
 8003c26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c28:	e008      	b.n	8003c3c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c2a:	f7fe ff3b 	bl	8002aa4 <HAL_GetTick>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e05c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c3c:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d0f0      	beq.n	8003c2a <HAL_RCC_OscConfig+0x416>
 8003c48:	e054      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4a:	4b10      	ldr	r3, [pc, #64]	@ (8003c8c <HAL_RCC_OscConfig+0x478>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7fe ff28 	bl	8002aa4 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c58:	f7fe ff24 	bl	8002aa4 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e045      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	4b06      	ldr	r3, [pc, #24]	@ (8003c84 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f0      	bne.n	8003c58 <HAL_RCC_OscConfig+0x444>
 8003c76:	e03d      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	699b      	ldr	r3, [r3, #24]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d107      	bne.n	8003c90 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e038      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
 8003c84:	40023800 	.word	0x40023800
 8003c88:	40007000 	.word	0x40007000
 8003c8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c90:	4b1b      	ldr	r3, [pc, #108]	@ (8003d00 <HAL_RCC_OscConfig+0x4ec>)
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d028      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d121      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d11a      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cc6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d111      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d107      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40023800 	.word	0x40023800

08003d04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0cc      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d18:	4b68      	ldr	r3, [pc, #416]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d90c      	bls.n	8003d40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d26:	4b65      	ldr	r3, [pc, #404]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2e:	4b63      	ldr	r3, [pc, #396]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	683a      	ldr	r2, [r7, #0]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e0b8      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d020      	beq.n	8003d8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d58:	4b59      	ldr	r3, [pc, #356]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a58      	ldr	r2, [pc, #352]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d70:	4b53      	ldr	r3, [pc, #332]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	4a52      	ldr	r2, [pc, #328]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d7c:	4b50      	ldr	r3, [pc, #320]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	494d      	ldr	r1, [pc, #308]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d044      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d107      	bne.n	8003db2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003da2:	4b47      	ldr	r3, [pc, #284]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d119      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e07f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dbe:	2b03      	cmp	r3, #3
 8003dc0:	d107      	bne.n	8003dd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d109      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e06f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e067      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003de2:	4b37      	ldr	r3, [pc, #220]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f023 0203 	bic.w	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	4934      	ldr	r1, [pc, #208]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003df4:	f7fe fe56 	bl	8002aa4 <HAL_GetTick>
 8003df8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfa:	e00a      	b.n	8003e12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dfc:	f7fe fe52 	bl	8002aa4 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e04f      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e12:	4b2b      	ldr	r3, [pc, #172]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	f003 020c 	and.w	r2, r3, #12
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d1eb      	bne.n	8003dfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e24:	4b25      	ldr	r3, [pc, #148]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	683a      	ldr	r2, [r7, #0]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d20c      	bcs.n	8003e4c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e32:	4b22      	ldr	r3, [pc, #136]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	b2d2      	uxtb	r2, r2
 8003e38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b20      	ldr	r3, [pc, #128]	@ (8003ebc <HAL_RCC_ClockConfig+0x1b8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e032      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0304 	and.w	r3, r3, #4
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d008      	beq.n	8003e6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e58:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	4916      	ldr	r1, [pc, #88]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d009      	beq.n	8003e8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e76:	4b12      	ldr	r3, [pc, #72]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	00db      	lsls	r3, r3, #3
 8003e84:	490e      	ldr	r1, [pc, #56]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e8a:	f000 f821 	bl	8003ed0 <HAL_RCC_GetSysClockFreq>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	4b0b      	ldr	r3, [pc, #44]	@ (8003ec0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	490a      	ldr	r1, [pc, #40]	@ (8003ec4 <HAL_RCC_ClockConfig+0x1c0>)
 8003e9c:	5ccb      	ldrb	r3, [r1, r3]
 8003e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003ea2:	4a09      	ldr	r2, [pc, #36]	@ (8003ec8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ea6:	4b09      	ldr	r3, [pc, #36]	@ (8003ecc <HAL_RCC_ClockConfig+0x1c8>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f7fe fdb6 	bl	8002a1c <HAL_InitTick>

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	40023c00 	.word	0x40023c00
 8003ec0:	40023800 	.word	0x40023800
 8003ec4:	08008e3c 	.word	0x08008e3c
 8003ec8:	20000004 	.word	0x20000004
 8003ecc:	20000008 	.word	0x20000008

08003ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ed4:	b094      	sub	sp, #80	@ 0x50
 8003ed6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ee8:	4b79      	ldr	r3, [pc, #484]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	f003 030c 	and.w	r3, r3, #12
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d00d      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x40>
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	f200 80e1 	bhi.w	80040bc <HAL_RCC_GetSysClockFreq+0x1ec>
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d002      	beq.n	8003f04 <HAL_RCC_GetSysClockFreq+0x34>
 8003efe:	2b04      	cmp	r3, #4
 8003f00:	d003      	beq.n	8003f0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f02:	e0db      	b.n	80040bc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f04:	4b73      	ldr	r3, [pc, #460]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f08:	e0db      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f0a:	4b73      	ldr	r3, [pc, #460]	@ (80040d8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f0e:	e0d8      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f10:	4b6f      	ldr	r3, [pc, #444]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f1a:	4b6d      	ldr	r3, [pc, #436]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d063      	beq.n	8003fee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f26:	4b6a      	ldr	r3, [pc, #424]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	099b      	lsrs	r3, r3, #6
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f42:	4622      	mov	r2, r4
 8003f44:	462b      	mov	r3, r5
 8003f46:	f04f 0000 	mov.w	r0, #0
 8003f4a:	f04f 0100 	mov.w	r1, #0
 8003f4e:	0159      	lsls	r1, r3, #5
 8003f50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f54:	0150      	lsls	r0, r2, #5
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	1a51      	subs	r1, r2, r1
 8003f5e:	6139      	str	r1, [r7, #16]
 8003f60:	4629      	mov	r1, r5
 8003f62:	eb63 0301 	sbc.w	r3, r3, r1
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	f04f 0200 	mov.w	r2, #0
 8003f6c:	f04f 0300 	mov.w	r3, #0
 8003f70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f74:	4659      	mov	r1, fp
 8003f76:	018b      	lsls	r3, r1, #6
 8003f78:	4651      	mov	r1, sl
 8003f7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f7e:	4651      	mov	r1, sl
 8003f80:	018a      	lsls	r2, r1, #6
 8003f82:	4651      	mov	r1, sl
 8003f84:	ebb2 0801 	subs.w	r8, r2, r1
 8003f88:	4659      	mov	r1, fp
 8003f8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fa2:	4690      	mov	r8, r2
 8003fa4:	4699      	mov	r9, r3
 8003fa6:	4623      	mov	r3, r4
 8003fa8:	eb18 0303 	adds.w	r3, r8, r3
 8003fac:	60bb      	str	r3, [r7, #8]
 8003fae:	462b      	mov	r3, r5
 8003fb0:	eb49 0303 	adc.w	r3, r9, r3
 8003fb4:	60fb      	str	r3, [r7, #12]
 8003fb6:	f04f 0200 	mov.w	r2, #0
 8003fba:	f04f 0300 	mov.w	r3, #0
 8003fbe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003fc2:	4629      	mov	r1, r5
 8003fc4:	024b      	lsls	r3, r1, #9
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fcc:	4621      	mov	r1, r4
 8003fce:	024a      	lsls	r2, r1, #9
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fdc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fe0:	f7fc fe32 	bl	8000c48 <__aeabi_uldivmod>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4613      	mov	r3, r2
 8003fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fec:	e058      	b.n	80040a0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fee:	4b38      	ldr	r3, [pc, #224]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	099b      	lsrs	r3, r3, #6
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	4611      	mov	r1, r2
 8003ffa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ffe:	623b      	str	r3, [r7, #32]
 8004000:	2300      	movs	r3, #0
 8004002:	627b      	str	r3, [r7, #36]	@ 0x24
 8004004:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004008:	4642      	mov	r2, r8
 800400a:	464b      	mov	r3, r9
 800400c:	f04f 0000 	mov.w	r0, #0
 8004010:	f04f 0100 	mov.w	r1, #0
 8004014:	0159      	lsls	r1, r3, #5
 8004016:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800401a:	0150      	lsls	r0, r2, #5
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4641      	mov	r1, r8
 8004022:	ebb2 0a01 	subs.w	sl, r2, r1
 8004026:	4649      	mov	r1, r9
 8004028:	eb63 0b01 	sbc.w	fp, r3, r1
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	f04f 0300 	mov.w	r3, #0
 8004034:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004038:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800403c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004040:	ebb2 040a 	subs.w	r4, r2, sl
 8004044:	eb63 050b 	sbc.w	r5, r3, fp
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	f04f 0300 	mov.w	r3, #0
 8004050:	00eb      	lsls	r3, r5, #3
 8004052:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004056:	00e2      	lsls	r2, r4, #3
 8004058:	4614      	mov	r4, r2
 800405a:	461d      	mov	r5, r3
 800405c:	4643      	mov	r3, r8
 800405e:	18e3      	adds	r3, r4, r3
 8004060:	603b      	str	r3, [r7, #0]
 8004062:	464b      	mov	r3, r9
 8004064:	eb45 0303 	adc.w	r3, r5, r3
 8004068:	607b      	str	r3, [r7, #4]
 800406a:	f04f 0200 	mov.w	r2, #0
 800406e:	f04f 0300 	mov.w	r3, #0
 8004072:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004076:	4629      	mov	r1, r5
 8004078:	028b      	lsls	r3, r1, #10
 800407a:	4621      	mov	r1, r4
 800407c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004080:	4621      	mov	r1, r4
 8004082:	028a      	lsls	r2, r1, #10
 8004084:	4610      	mov	r0, r2
 8004086:	4619      	mov	r1, r3
 8004088:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800408a:	2200      	movs	r2, #0
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	61fa      	str	r2, [r7, #28]
 8004090:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004094:	f7fc fdd8 	bl	8000c48 <__aeabi_uldivmod>
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4613      	mov	r3, r2
 800409e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040a0:	4b0b      	ldr	r3, [pc, #44]	@ (80040d0 <HAL_RCC_GetSysClockFreq+0x200>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	3301      	adds	r3, #1
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80040b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040ba:	e002      	b.n	80040c2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80040bc:	4b05      	ldr	r3, [pc, #20]	@ (80040d4 <HAL_RCC_GetSysClockFreq+0x204>)
 80040be:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3750      	adds	r7, #80	@ 0x50
 80040c8:	46bd      	mov	sp, r7
 80040ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040ce:	bf00      	nop
 80040d0:	40023800 	.word	0x40023800
 80040d4:	00f42400 	.word	0x00f42400
 80040d8:	007a1200 	.word	0x007a1200

080040dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040dc:	b480      	push	{r7}
 80040de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040e0:	4b03      	ldr	r3, [pc, #12]	@ (80040f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80040e2:	681b      	ldr	r3, [r3, #0]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	20000004 	.word	0x20000004

080040f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040f8:	f7ff fff0 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0a9b      	lsrs	r3, r3, #10
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4903      	ldr	r1, [pc, #12]	@ (8004118 <HAL_RCC_GetPCLK1Freq+0x24>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800
 8004118:	08008e4c 	.word	0x08008e4c

0800411c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004120:	f7ff ffdc 	bl	80040dc <HAL_RCC_GetHCLKFreq>
 8004124:	4602      	mov	r2, r0
 8004126:	4b05      	ldr	r3, [pc, #20]	@ (800413c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	0b5b      	lsrs	r3, r3, #13
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	4903      	ldr	r1, [pc, #12]	@ (8004140 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004132:	5ccb      	ldrb	r3, [r1, r3]
 8004134:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004138:	4618      	mov	r0, r3
 800413a:	bd80      	pop	{r7, pc}
 800413c:	40023800 	.word	0x40023800
 8004140:	08008e4c 	.word	0x08008e4c

08004144 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e041      	b.n	80041da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800415c:	b2db      	uxtb	r3, r3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d106      	bne.n	8004170 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f7fe f89a 	bl	80022a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2202      	movs	r2, #2
 8004174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	3304      	adds	r3, #4
 8004180:	4619      	mov	r1, r3
 8004182:	4610      	mov	r0, r2
 8004184:	f001 f81e 	bl	80051c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2201      	movs	r2, #1
 8004194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2201      	movs	r2, #1
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2201      	movs	r2, #1
 80041bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2201      	movs	r2, #1
 80041d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
	...

080041e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d001      	beq.n	80041fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e046      	b.n	800428a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2202      	movs	r2, #2
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a23      	ldr	r2, [pc, #140]	@ (8004298 <HAL_TIM_Base_Start+0xb4>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d022      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004216:	d01d      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1f      	ldr	r2, [pc, #124]	@ (800429c <HAL_TIM_Base_Start+0xb8>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d018      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1e      	ldr	r2, [pc, #120]	@ (80042a0 <HAL_TIM_Base_Start+0xbc>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d013      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a1c      	ldr	r2, [pc, #112]	@ (80042a4 <HAL_TIM_Base_Start+0xc0>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d00e      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a1b      	ldr	r2, [pc, #108]	@ (80042a8 <HAL_TIM_Base_Start+0xc4>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d009      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a19      	ldr	r2, [pc, #100]	@ (80042ac <HAL_TIM_Base_Start+0xc8>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d004      	beq.n	8004254 <HAL_TIM_Base_Start+0x70>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a18      	ldr	r2, [pc, #96]	@ (80042b0 <HAL_TIM_Base_Start+0xcc>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d111      	bne.n	8004278 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2b06      	cmp	r3, #6
 8004264:	d010      	beq.n	8004288 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f042 0201 	orr.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004276:	e007      	b.n	8004288 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0201 	orr.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010000 	.word	0x40010000
 800429c:	40000400 	.word	0x40000400
 80042a0:	40000800 	.word	0x40000800
 80042a4:	40000c00 	.word	0x40000c00
 80042a8:	40010400 	.word	0x40010400
 80042ac:	40014000 	.word	0x40014000
 80042b0:	40001800 	.word	0x40001800

080042b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d001      	beq.n	80042cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e04e      	b.n	800436a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2202      	movs	r2, #2
 80042d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f042 0201 	orr.w	r2, r2, #1
 80042e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a23      	ldr	r2, [pc, #140]	@ (8004378 <HAL_TIM_Base_Start_IT+0xc4>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d022      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042f6:	d01d      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a1f      	ldr	r2, [pc, #124]	@ (800437c <HAL_TIM_Base_Start_IT+0xc8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d018      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a1e      	ldr	r2, [pc, #120]	@ (8004380 <HAL_TIM_Base_Start_IT+0xcc>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d013      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1c      	ldr	r2, [pc, #112]	@ (8004384 <HAL_TIM_Base_Start_IT+0xd0>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d00e      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a1b      	ldr	r2, [pc, #108]	@ (8004388 <HAL_TIM_Base_Start_IT+0xd4>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d009      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a19      	ldr	r2, [pc, #100]	@ (800438c <HAL_TIM_Base_Start_IT+0xd8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d004      	beq.n	8004334 <HAL_TIM_Base_Start_IT+0x80>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a18      	ldr	r2, [pc, #96]	@ (8004390 <HAL_TIM_Base_Start_IT+0xdc>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d111      	bne.n	8004358 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2b06      	cmp	r3, #6
 8004344:	d010      	beq.n	8004368 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	681a      	ldr	r2, [r3, #0]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f042 0201 	orr.w	r2, r2, #1
 8004354:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004356:	e007      	b.n	8004368 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0201 	orr.w	r2, r2, #1
 8004366:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	40010000 	.word	0x40010000
 800437c:	40000400 	.word	0x40000400
 8004380:	40000800 	.word	0x40000800
 8004384:	40000c00 	.word	0x40000c00
 8004388:	40010400 	.word	0x40010400
 800438c:	40014000 	.word	0x40014000
 8004390:	40001800 	.word	0x40001800

08004394 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e041      	b.n	800442a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f839 	bl	8004432 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	4610      	mov	r0, r2
 80043d4:	f000 fef6 	bl	80051c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004432:	b480      	push	{r7}
 8004434:	b083      	sub	sp, #12
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr

08004446 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b082      	sub	sp, #8
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e041      	b.n	80044dc <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d106      	bne.n	8004472 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f839 	bl	80044e4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2202      	movs	r2, #2
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	3304      	adds	r3, #4
 8004482:	4619      	mov	r1, r3
 8004484:	4610      	mov	r0, r2
 8004486:	f000 fe9d 	bl	80051c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2201      	movs	r2, #1
 80044a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2201      	movs	r2, #1
 80044ce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}

080044e4 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80044e4:	b480      	push	{r7}
 80044e6:	b083      	sub	sp, #12
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004502:	2300      	movs	r3, #0
 8004504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d104      	bne.n	8004516 <HAL_TIM_IC_Start_IT+0x1e>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004512:	b2db      	uxtb	r3, r3
 8004514:	e013      	b.n	800453e <HAL_TIM_IC_Start_IT+0x46>
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	2b04      	cmp	r3, #4
 800451a:	d104      	bne.n	8004526 <HAL_TIM_IC_Start_IT+0x2e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004522:	b2db      	uxtb	r3, r3
 8004524:	e00b      	b.n	800453e <HAL_TIM_IC_Start_IT+0x46>
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	2b08      	cmp	r3, #8
 800452a:	d104      	bne.n	8004536 <HAL_TIM_IC_Start_IT+0x3e>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004532:	b2db      	uxtb	r3, r3
 8004534:	e003      	b.n	800453e <HAL_TIM_IC_Start_IT+0x46>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800453c:	b2db      	uxtb	r3, r3
 800453e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d104      	bne.n	8004550 <HAL_TIM_IC_Start_IT+0x58>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e013      	b.n	8004578 <HAL_TIM_IC_Start_IT+0x80>
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	2b04      	cmp	r3, #4
 8004554:	d104      	bne.n	8004560 <HAL_TIM_IC_Start_IT+0x68>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800455c:	b2db      	uxtb	r3, r3
 800455e:	e00b      	b.n	8004578 <HAL_TIM_IC_Start_IT+0x80>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	2b08      	cmp	r3, #8
 8004564:	d104      	bne.n	8004570 <HAL_TIM_IC_Start_IT+0x78>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800456c:	b2db      	uxtb	r3, r3
 800456e:	e003      	b.n	8004578 <HAL_TIM_IC_Start_IT+0x80>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004576:	b2db      	uxtb	r3, r3
 8004578:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800457a:	7bbb      	ldrb	r3, [r7, #14]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d102      	bne.n	8004586 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004580:	7b7b      	ldrb	r3, [r7, #13]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d001      	beq.n	800458a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e0cc      	b.n	8004724 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d104      	bne.n	800459a <HAL_TIM_IC_Start_IT+0xa2>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004598:	e013      	b.n	80045c2 <HAL_TIM_IC_Start_IT+0xca>
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	2b04      	cmp	r3, #4
 800459e:	d104      	bne.n	80045aa <HAL_TIM_IC_Start_IT+0xb2>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045a8:	e00b      	b.n	80045c2 <HAL_TIM_IC_Start_IT+0xca>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b08      	cmp	r3, #8
 80045ae:	d104      	bne.n	80045ba <HAL_TIM_IC_Start_IT+0xc2>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045b8:	e003      	b.n	80045c2 <HAL_TIM_IC_Start_IT+0xca>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2202      	movs	r2, #2
 80045be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d104      	bne.n	80045d2 <HAL_TIM_IC_Start_IT+0xda>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045d0:	e013      	b.n	80045fa <HAL_TIM_IC_Start_IT+0x102>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d104      	bne.n	80045e2 <HAL_TIM_IC_Start_IT+0xea>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2202      	movs	r2, #2
 80045dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80045e0:	e00b      	b.n	80045fa <HAL_TIM_IC_Start_IT+0x102>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d104      	bne.n	80045f2 <HAL_TIM_IC_Start_IT+0xfa>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045f0:	e003      	b.n	80045fa <HAL_TIM_IC_Start_IT+0x102>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2202      	movs	r2, #2
 80045f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b0c      	cmp	r3, #12
 80045fe:	d841      	bhi.n	8004684 <HAL_TIM_IC_Start_IT+0x18c>
 8004600:	a201      	add	r2, pc, #4	@ (adr r2, 8004608 <HAL_TIM_IC_Start_IT+0x110>)
 8004602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004606:	bf00      	nop
 8004608:	0800463d 	.word	0x0800463d
 800460c:	08004685 	.word	0x08004685
 8004610:	08004685 	.word	0x08004685
 8004614:	08004685 	.word	0x08004685
 8004618:	0800464f 	.word	0x0800464f
 800461c:	08004685 	.word	0x08004685
 8004620:	08004685 	.word	0x08004685
 8004624:	08004685 	.word	0x08004685
 8004628:	08004661 	.word	0x08004661
 800462c:	08004685 	.word	0x08004685
 8004630:	08004685 	.word	0x08004685
 8004634:	08004685 	.word	0x08004685
 8004638:	08004673 	.word	0x08004673
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68da      	ldr	r2, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0202 	orr.w	r2, r2, #2
 800464a:	60da      	str	r2, [r3, #12]
      break;
 800464c:	e01d      	b.n	800468a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68da      	ldr	r2, [r3, #12]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f042 0204 	orr.w	r2, r2, #4
 800465c:	60da      	str	r2, [r3, #12]
      break;
 800465e:	e014      	b.n	800468a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68da      	ldr	r2, [r3, #12]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0208 	orr.w	r2, r2, #8
 800466e:	60da      	str	r2, [r3, #12]
      break;
 8004670:	e00b      	b.n	800468a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0210 	orr.w	r2, r2, #16
 8004680:	60da      	str	r2, [r3, #12]
      break;
 8004682:	e002      	b.n	800468a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	73fb      	strb	r3, [r7, #15]
      break;
 8004688:	bf00      	nop
  }

  if (status == HAL_OK)
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d148      	bne.n	8004722 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	2201      	movs	r2, #1
 8004696:	6839      	ldr	r1, [r7, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f001 f9b3 	bl	8005a04 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a22      	ldr	r2, [pc, #136]	@ (800472c <HAL_TIM_IC_Start_IT+0x234>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d022      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b0:	d01d      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004730 <HAL_TIM_IC_Start_IT+0x238>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d018      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1c      	ldr	r2, [pc, #112]	@ (8004734 <HAL_TIM_IC_Start_IT+0x23c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d013      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1b      	ldr	r2, [pc, #108]	@ (8004738 <HAL_TIM_IC_Start_IT+0x240>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00e      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a19      	ldr	r2, [pc, #100]	@ (800473c <HAL_TIM_IC_Start_IT+0x244>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d009      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a18      	ldr	r2, [pc, #96]	@ (8004740 <HAL_TIM_IC_Start_IT+0x248>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d004      	beq.n	80046ee <HAL_TIM_IC_Start_IT+0x1f6>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a16      	ldr	r2, [pc, #88]	@ (8004744 <HAL_TIM_IC_Start_IT+0x24c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d111      	bne.n	8004712 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 0307 	and.w	r3, r3, #7
 80046f8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b06      	cmp	r3, #6
 80046fe:	d010      	beq.n	8004722 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f042 0201 	orr.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004710:	e007      	b.n	8004722 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f042 0201 	orr.w	r2, r2, #1
 8004720:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004722:	7bfb      	ldrb	r3, [r7, #15]
}
 8004724:	4618      	mov	r0, r3
 8004726:	3710      	adds	r7, #16
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40010000 	.word	0x40010000
 8004730:	40000400 	.word	0x40000400
 8004734:	40000800 	.word	0x40000800
 8004738:	40000c00 	.word	0x40000c00
 800473c:	40010400 	.word	0x40010400
 8004740:	40014000 	.word	0x40014000
 8004744:	40001800 	.word	0x40001800

08004748 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b086      	sub	sp, #24
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e097      	b.n	800488c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d106      	bne.n	8004776 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7fd fd13 	bl	800219c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2202      	movs	r2, #2
 800477a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	6812      	ldr	r2, [r2, #0]
 8004788:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800478c:	f023 0307 	bic.w	r3, r3, #7
 8004790:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	3304      	adds	r3, #4
 800479a:	4619      	mov	r1, r3
 800479c:	4610      	mov	r0, r2
 800479e:	f000 fd11 	bl	80051c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	697a      	ldr	r2, [r7, #20]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047ca:	f023 0303 	bic.w	r3, r3, #3
 80047ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	699b      	ldr	r3, [r3, #24]
 80047d8:	021b      	lsls	r3, r3, #8
 80047da:	4313      	orrs	r3, r2
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	4313      	orrs	r3, r2
 80047e0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80047e8:	f023 030c 	bic.w	r3, r3, #12
 80047ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047f4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	021b      	lsls	r3, r3, #8
 8004804:	4313      	orrs	r3, r2
 8004806:	693a      	ldr	r2, [r7, #16]
 8004808:	4313      	orrs	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	011a      	lsls	r2, r3, #4
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	031b      	lsls	r3, r3, #12
 8004818:	4313      	orrs	r3, r2
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004826:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800482e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	685a      	ldr	r2, [r3, #4]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	4313      	orrs	r3, r2
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68fa      	ldr	r2, [r7, #12]
 8004858:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2201      	movs	r2, #1
 8004876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800488a:	2300      	movs	r3, #0
}
 800488c:	4618      	mov	r0, r3
 800488e:	3718      	adds	r7, #24
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80048a4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80048ac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048b4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80048bc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d110      	bne.n	80048e6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80048c4:	7bfb      	ldrb	r3, [r7, #15]
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d102      	bne.n	80048d0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80048ca:	7b7b      	ldrb	r3, [r7, #13]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d001      	beq.n	80048d4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e089      	b.n	80049e8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2202      	movs	r2, #2
 80048d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2202      	movs	r2, #2
 80048e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048e4:	e031      	b.n	800494a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	2b04      	cmp	r3, #4
 80048ea:	d110      	bne.n	800490e <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80048ec:	7bbb      	ldrb	r3, [r7, #14]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d102      	bne.n	80048f8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80048f2:	7b3b      	ldrb	r3, [r7, #12]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d001      	beq.n	80048fc <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e075      	b.n	80049e8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800490c:	e01d      	b.n	800494a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800490e:	7bfb      	ldrb	r3, [r7, #15]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d108      	bne.n	8004926 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004914:	7bbb      	ldrb	r3, [r7, #14]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d105      	bne.n	8004926 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800491a:	7b7b      	ldrb	r3, [r7, #13]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d102      	bne.n	8004926 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004920:	7b3b      	ldrb	r3, [r7, #12]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d001      	beq.n	800492a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e05e      	b.n	80049e8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	2202      	movs	r2, #2
 800492e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2202      	movs	r2, #2
 8004936:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2202      	movs	r2, #2
 800493e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2202      	movs	r2, #2
 8004946:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b04      	cmp	r3, #4
 8004954:	d010      	beq.n	8004978 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004956:	e01f      	b.n	8004998 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2201      	movs	r2, #1
 800495e:	2100      	movs	r1, #0
 8004960:	4618      	mov	r0, r3
 8004962:	f001 f84f 	bl	8005a04 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68da      	ldr	r2, [r3, #12]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 0202 	orr.w	r2, r2, #2
 8004974:	60da      	str	r2, [r3, #12]
      break;
 8004976:	e02e      	b.n	80049d6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2201      	movs	r2, #1
 800497e:	2104      	movs	r1, #4
 8004980:	4618      	mov	r0, r3
 8004982:	f001 f83f 	bl	8005a04 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68da      	ldr	r2, [r3, #12]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f042 0204 	orr.w	r2, r2, #4
 8004994:	60da      	str	r2, [r3, #12]
      break;
 8004996:	e01e      	b.n	80049d6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2201      	movs	r2, #1
 800499e:	2100      	movs	r1, #0
 80049a0:	4618      	mov	r0, r3
 80049a2:	f001 f82f 	bl	8005a04 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2201      	movs	r2, #1
 80049ac:	2104      	movs	r1, #4
 80049ae:	4618      	mov	r0, r3
 80049b0:	f001 f828 	bl	8005a04 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	68da      	ldr	r2, [r3, #12]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f042 0202 	orr.w	r2, r2, #2
 80049c2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 0204 	orr.w	r2, r2, #4
 80049d2:	60da      	str	r2, [r3, #12]
      break;
 80049d4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0201 	orr.w	r2, r2, #1
 80049e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_TIM_Encoder_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  if (Channel == TIM_CHANNEL_1)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d10f      	bne.n	8004a20 <HAL_TIM_Encoder_Stop_IT+0x30>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2200      	movs	r2, #0
 8004a06:	2100      	movs	r1, #0
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f000 fffb 	bl	8005a04 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0202 	bic.w	r2, r2, #2
 8004a1c:	60da      	str	r2, [r3, #12]
 8004a1e:	e030      	b.n	8004a82 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	2b04      	cmp	r3, #4
 8004a24:	d10f      	bne.n	8004a46 <HAL_TIM_Encoder_Stop_IT+0x56>
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2104      	movs	r1, #4
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 ffe8 	bl	8005a04 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0204 	bic.w	r2, r2, #4
 8004a42:	60da      	str	r2, [r3, #12]
 8004a44:	e01d      	b.n	8004a82 <HAL_TIM_Encoder_Stop_IT+0x92>
  }
  else
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 ffd8 	bl	8005a04 <TIM_CCxChannelCmd>
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	2104      	movs	r1, #4
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f000 ffd1 	bl	8005a04 <TIM_CCxChannelCmd>

    /* Disable the capture compare Interrupts 1 and 2 */
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 0202 	bic.w	r2, r2, #2
 8004a70:	60da      	str	r2, [r3, #12]
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0204 	bic.w	r2, r2, #4
 8004a80:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6a1a      	ldr	r2, [r3, #32]
 8004a88:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10f      	bne.n	8004ab2 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6a1a      	ldr	r2, [r3, #32]
 8004a98:	f240 4344 	movw	r3, #1092	@ 0x444
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d107      	bne.n	8004ab2 <HAL_TIM_Encoder_Stop_IT+0xc2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f022 0201 	bic.w	r2, r2, #1
 8004ab0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d002      	beq.n	8004abe <HAL_TIM_Encoder_Stop_IT+0xce>
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d138      	bne.n	8004b30 <HAL_TIM_Encoder_Stop_IT+0x140>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d104      	bne.n	8004ace <HAL_TIM_Encoder_Stop_IT+0xde>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004acc:	e013      	b.n	8004af6 <HAL_TIM_Encoder_Stop_IT+0x106>
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	2b04      	cmp	r3, #4
 8004ad2:	d104      	bne.n	8004ade <HAL_TIM_Encoder_Stop_IT+0xee>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004adc:	e00b      	b.n	8004af6 <HAL_TIM_Encoder_Stop_IT+0x106>
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d104      	bne.n	8004aee <HAL_TIM_Encoder_Stop_IT+0xfe>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004aec:	e003      	b.n	8004af6 <HAL_TIM_Encoder_Stop_IT+0x106>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_Encoder_Stop_IT+0x116>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b04:	e024      	b.n	8004b50 <HAL_TIM_Encoder_Stop_IT+0x160>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	2b04      	cmp	r3, #4
 8004b0a:	d104      	bne.n	8004b16 <HAL_TIM_Encoder_Stop_IT+0x126>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b14:	e01c      	b.n	8004b50 <HAL_TIM_Encoder_Stop_IT+0x160>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	2b08      	cmp	r3, #8
 8004b1a:	d104      	bne.n	8004b26 <HAL_TIM_Encoder_Stop_IT+0x136>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b24:	e014      	b.n	8004b50 <HAL_TIM_Encoder_Stop_IT+0x160>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b2e:	e00f      	b.n	8004b50 <HAL_TIM_Encoder_Stop_IT+0x160>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b084      	sub	sp, #16
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68db      	ldr	r3, [r3, #12]
 8004b68:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d020      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f003 0302 	and.w	r3, r3, #2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d01b      	beq.n	8004bbe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f06f 0202 	mvn.w	r2, #2
 8004b8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	699b      	ldr	r3, [r3, #24]
 8004b9c:	f003 0303 	and.w	r3, r3, #3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d003      	beq.n	8004bac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7fd fd33 	bl	8002610 <HAL_TIM_IC_CaptureCallback>
 8004baa:	e005      	b.n	8004bb8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f000 faea 	bl	8005186 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f000 faf1 	bl	800519a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004bbe:	68bb      	ldr	r3, [r7, #8]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d020      	beq.n	8004c0a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 0304 	and.w	r3, r3, #4
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d01b      	beq.n	8004c0a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f06f 0204 	mvn.w	r2, #4
 8004bda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699b      	ldr	r3, [r3, #24]
 8004be8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d003      	beq.n	8004bf8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7fd fd0d 	bl	8002610 <HAL_TIM_IC_CaptureCallback>
 8004bf6:	e005      	b.n	8004c04 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f000 fac4 	bl	8005186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 facb 	bl	800519a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	f003 0308 	and.w	r3, r3, #8
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d020      	beq.n	8004c56 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d01b      	beq.n	8004c56 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f06f 0208 	mvn.w	r2, #8
 8004c26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2204      	movs	r2, #4
 8004c2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	69db      	ldr	r3, [r3, #28]
 8004c34:	f003 0303 	and.w	r3, r3, #3
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f7fd fce7 	bl	8002610 <HAL_TIM_IC_CaptureCallback>
 8004c42:	e005      	b.n	8004c50 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f000 fa9e 	bl	8005186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f000 faa5 	bl	800519a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f003 0310 	and.w	r3, r3, #16
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d020      	beq.n	8004ca2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f003 0310 	and.w	r3, r3, #16
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d01b      	beq.n	8004ca2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f06f 0210 	mvn.w	r2, #16
 8004c72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2208      	movs	r2, #8
 8004c78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d003      	beq.n	8004c90 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f7fd fcc1 	bl	8002610 <HAL_TIM_IC_CaptureCallback>
 8004c8e:	e005      	b.n	8004c9c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f000 fa78 	bl	8005186 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 fa7f 	bl	800519a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	f003 0301 	and.w	r3, r3, #1
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d00c      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f06f 0201 	mvn.w	r2, #1
 8004cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7fd fcb9 	bl	8002638 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00c      	beq.n	8004cea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d007      	beq.n	8004cea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004ce2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 ff39 	bl	8005b5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d00c      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d007      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f000 fa50 	bl	80051ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f003 0320 	and.w	r3, r3, #32
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00c      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 0320 	and.w	r3, r3, #32
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f06f 0220 	mvn.w	r2, #32
 8004d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 ff0b 	bl	8005b48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}

08004d3a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004d3a:	b580      	push	{r7, lr}
 8004d3c:	b086      	sub	sp, #24
 8004d3e:	af00      	add	r7, sp, #0
 8004d40:	60f8      	str	r0, [r7, #12]
 8004d42:	60b9      	str	r1, [r7, #8]
 8004d44:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d101      	bne.n	8004d58 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004d54:	2302      	movs	r3, #2
 8004d56:	e088      	b.n	8004e6a <HAL_TIM_IC_ConfigChannel+0x130>
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d11b      	bne.n	8004d9e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004d76:	f000 fc81 	bl	800567c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699a      	ldr	r2, [r3, #24]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f022 020c 	bic.w	r2, r2, #12
 8004d88:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6999      	ldr	r1, [r3, #24]
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	689a      	ldr	r2, [r3, #8]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	619a      	str	r2, [r3, #24]
 8004d9c:	e060      	b.n	8004e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2b04      	cmp	r3, #4
 8004da2:	d11c      	bne.n	8004dde <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8004db4:	f000 fd05 	bl	80057c2 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	699a      	ldr	r2, [r3, #24]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004dc6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	6999      	ldr	r1, [r3, #24]
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	021a      	lsls	r2, r3, #8
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	619a      	str	r2, [r3, #24]
 8004ddc:	e040      	b.n	8004e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d11b      	bne.n	8004e1c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8004df4:	f000 fd52 	bl	800589c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69da      	ldr	r2, [r3, #28]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f022 020c 	bic.w	r2, r2, #12
 8004e06:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	69d9      	ldr	r1, [r3, #28]
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	689a      	ldr	r2, [r3, #8]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	61da      	str	r2, [r3, #28]
 8004e1a:	e021      	b.n	8004e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b0c      	cmp	r3, #12
 8004e20:	d11c      	bne.n	8004e5c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8004e32:	f000 fd6f 	bl	8005914 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	69da      	ldr	r2, [r3, #28]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004e44:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	69d9      	ldr	r1, [r3, #28]
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	021a      	lsls	r2, r3, #8
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	430a      	orrs	r2, r1
 8004e58:	61da      	str	r2, [r3, #28]
 8004e5a:	e001      	b.n	8004e60 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3718      	adds	r7, #24
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	60b9      	str	r1, [r7, #8]
 8004e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e80:	2300      	movs	r3, #0
 8004e82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d101      	bne.n	8004e92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e8e:	2302      	movs	r3, #2
 8004e90:	e0ae      	b.n	8004ff0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2201      	movs	r2, #1
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2b0c      	cmp	r3, #12
 8004e9e:	f200 809f 	bhi.w	8004fe0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ea8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ea8:	08004edd 	.word	0x08004edd
 8004eac:	08004fe1 	.word	0x08004fe1
 8004eb0:	08004fe1 	.word	0x08004fe1
 8004eb4:	08004fe1 	.word	0x08004fe1
 8004eb8:	08004f1d 	.word	0x08004f1d
 8004ebc:	08004fe1 	.word	0x08004fe1
 8004ec0:	08004fe1 	.word	0x08004fe1
 8004ec4:	08004fe1 	.word	0x08004fe1
 8004ec8:	08004f5f 	.word	0x08004f5f
 8004ecc:	08004fe1 	.word	0x08004fe1
 8004ed0:	08004fe1 	.word	0x08004fe1
 8004ed4:	08004fe1 	.word	0x08004fe1
 8004ed8:	08004f9f 	.word	0x08004f9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68b9      	ldr	r1, [r7, #8]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fa1a 	bl	800531c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	699a      	ldr	r2, [r3, #24]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f042 0208 	orr.w	r2, r2, #8
 8004ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699a      	ldr	r2, [r3, #24]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f022 0204 	bic.w	r2, r2, #4
 8004f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6999      	ldr	r1, [r3, #24]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	619a      	str	r2, [r3, #24]
      break;
 8004f1a:	e064      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	68b9      	ldr	r1, [r7, #8]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fa6a 	bl	80053fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	699a      	ldr	r2, [r3, #24]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	699a      	ldr	r2, [r3, #24]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6999      	ldr	r1, [r3, #24]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	691b      	ldr	r3, [r3, #16]
 8004f52:	021a      	lsls	r2, r3, #8
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	619a      	str	r2, [r3, #24]
      break;
 8004f5c:	e043      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 fabf 	bl	80054e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69da      	ldr	r2, [r3, #28]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f042 0208 	orr.w	r2, r2, #8
 8004f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69da      	ldr	r2, [r3, #28]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0204 	bic.w	r2, r2, #4
 8004f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69d9      	ldr	r1, [r3, #28]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	61da      	str	r2, [r3, #28]
      break;
 8004f9c:	e023      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68b9      	ldr	r1, [r7, #8]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f000 fb13 	bl	80055d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	69da      	ldr	r2, [r3, #28]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	69da      	ldr	r2, [r3, #28]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	69d9      	ldr	r1, [r3, #28]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	691b      	ldr	r3, [r3, #16]
 8004fd4:	021a      	lsls	r2, r3, #8
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	61da      	str	r2, [r3, #28]
      break;
 8004fde:	e002      	b.n	8004fe6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fe4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3718      	adds	r7, #24
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800500c:	2b01      	cmp	r3, #1
 800500e:	d101      	bne.n	8005014 <HAL_TIM_ConfigClockSource+0x1c>
 8005010:	2302      	movs	r3, #2
 8005012:	e0b4      	b.n	800517e <HAL_TIM_ConfigClockSource+0x186>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005032:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800503a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800504c:	d03e      	beq.n	80050cc <HAL_TIM_ConfigClockSource+0xd4>
 800504e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005052:	f200 8087 	bhi.w	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005056:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800505a:	f000 8086 	beq.w	800516a <HAL_TIM_ConfigClockSource+0x172>
 800505e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005062:	d87f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005064:	2b70      	cmp	r3, #112	@ 0x70
 8005066:	d01a      	beq.n	800509e <HAL_TIM_ConfigClockSource+0xa6>
 8005068:	2b70      	cmp	r3, #112	@ 0x70
 800506a:	d87b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800506c:	2b60      	cmp	r3, #96	@ 0x60
 800506e:	d050      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x11a>
 8005070:	2b60      	cmp	r3, #96	@ 0x60
 8005072:	d877      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005074:	2b50      	cmp	r3, #80	@ 0x50
 8005076:	d03c      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0xfa>
 8005078:	2b50      	cmp	r3, #80	@ 0x50
 800507a:	d873      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800507c:	2b40      	cmp	r3, #64	@ 0x40
 800507e:	d058      	beq.n	8005132 <HAL_TIM_ConfigClockSource+0x13a>
 8005080:	2b40      	cmp	r3, #64	@ 0x40
 8005082:	d86f      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005084:	2b30      	cmp	r3, #48	@ 0x30
 8005086:	d064      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005088:	2b30      	cmp	r3, #48	@ 0x30
 800508a:	d86b      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 800508c:	2b20      	cmp	r3, #32
 800508e:	d060      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005090:	2b20      	cmp	r3, #32
 8005092:	d867      	bhi.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
 8005094:	2b00      	cmp	r3, #0
 8005096:	d05c      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 8005098:	2b10      	cmp	r3, #16
 800509a:	d05a      	beq.n	8005152 <HAL_TIM_ConfigClockSource+0x15a>
 800509c:	e062      	b.n	8005164 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050ae:	f000 fc89 	bl	80059c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80050c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	609a      	str	r2, [r3, #8]
      break;
 80050ca:	e04f      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050dc:	f000 fc72 	bl	80059c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689a      	ldr	r2, [r3, #8]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80050ee:	609a      	str	r2, [r3, #8]
      break;
 80050f0:	e03c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 fb30 	bl	8005764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2150      	movs	r1, #80	@ 0x50
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fc3f 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8005110:	e02c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800511e:	461a      	mov	r2, r3
 8005120:	f000 fb8c 	bl	800583c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2160      	movs	r1, #96	@ 0x60
 800512a:	4618      	mov	r0, r3
 800512c:	f000 fc2f 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8005130:	e01c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800513e:	461a      	mov	r2, r3
 8005140:	f000 fb10 	bl	8005764 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2140      	movs	r1, #64	@ 0x40
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fc1f 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8005150:	e00c      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4619      	mov	r1, r3
 800515c:	4610      	mov	r0, r2
 800515e:	f000 fc16 	bl	800598e <TIM_ITRx_SetConfig>
      break;
 8005162:	e003      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
      break;
 8005168:	e000      	b.n	800516c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800516a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800517c:	7bfb      	ldrb	r3, [r7, #15]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr

0800519a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr

080051ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051ae:	b480      	push	{r7}
 80051b0:	b083      	sub	sp, #12
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80051b6:	bf00      	nop
 80051b8:	370c      	adds	r7, #12
 80051ba:	46bd      	mov	sp, r7
 80051bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c0:	4770      	bx	lr
	...

080051c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b085      	sub	sp, #20
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
 80051cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a46      	ldr	r2, [pc, #280]	@ (80052f0 <TIM_Base_SetConfig+0x12c>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d013      	beq.n	8005204 <TIM_Base_SetConfig+0x40>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051e2:	d00f      	beq.n	8005204 <TIM_Base_SetConfig+0x40>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a43      	ldr	r2, [pc, #268]	@ (80052f4 <TIM_Base_SetConfig+0x130>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00b      	beq.n	8005204 <TIM_Base_SetConfig+0x40>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	4a42      	ldr	r2, [pc, #264]	@ (80052f8 <TIM_Base_SetConfig+0x134>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d007      	beq.n	8005204 <TIM_Base_SetConfig+0x40>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	4a41      	ldr	r2, [pc, #260]	@ (80052fc <TIM_Base_SetConfig+0x138>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d003      	beq.n	8005204 <TIM_Base_SetConfig+0x40>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	4a40      	ldr	r2, [pc, #256]	@ (8005300 <TIM_Base_SetConfig+0x13c>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d108      	bne.n	8005216 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800520a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	68fa      	ldr	r2, [r7, #12]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a35      	ldr	r2, [pc, #212]	@ (80052f0 <TIM_Base_SetConfig+0x12c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d02b      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005224:	d027      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a32      	ldr	r2, [pc, #200]	@ (80052f4 <TIM_Base_SetConfig+0x130>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d023      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	4a31      	ldr	r2, [pc, #196]	@ (80052f8 <TIM_Base_SetConfig+0x134>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d01f      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	4a30      	ldr	r2, [pc, #192]	@ (80052fc <TIM_Base_SetConfig+0x138>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d01b      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	4a2f      	ldr	r2, [pc, #188]	@ (8005300 <TIM_Base_SetConfig+0x13c>)
 8005242:	4293      	cmp	r3, r2
 8005244:	d017      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	4a2e      	ldr	r2, [pc, #184]	@ (8005304 <TIM_Base_SetConfig+0x140>)
 800524a:	4293      	cmp	r3, r2
 800524c:	d013      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	4a2d      	ldr	r2, [pc, #180]	@ (8005308 <TIM_Base_SetConfig+0x144>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d00f      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a2c      	ldr	r2, [pc, #176]	@ (800530c <TIM_Base_SetConfig+0x148>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d00b      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	4a2b      	ldr	r2, [pc, #172]	@ (8005310 <TIM_Base_SetConfig+0x14c>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d007      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2a      	ldr	r2, [pc, #168]	@ (8005314 <TIM_Base_SetConfig+0x150>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d003      	beq.n	8005276 <TIM_Base_SetConfig+0xb2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a29      	ldr	r2, [pc, #164]	@ (8005318 <TIM_Base_SetConfig+0x154>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d108      	bne.n	8005288 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800527c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	4313      	orrs	r3, r2
 8005286:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	689a      	ldr	r2, [r3, #8]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a10      	ldr	r2, [pc, #64]	@ (80052f0 <TIM_Base_SetConfig+0x12c>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d003      	beq.n	80052bc <TIM_Base_SetConfig+0xf8>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a12      	ldr	r2, [pc, #72]	@ (8005300 <TIM_Base_SetConfig+0x13c>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d103      	bne.n	80052c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	691a      	ldr	r2, [r3, #16]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	f003 0301 	and.w	r3, r3, #1
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d105      	bne.n	80052e2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f023 0201 	bic.w	r2, r3, #1
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	611a      	str	r2, [r3, #16]
  }
}
 80052e2:	bf00      	nop
 80052e4:	3714      	adds	r7, #20
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr
 80052ee:	bf00      	nop
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40000400 	.word	0x40000400
 80052f8:	40000800 	.word	0x40000800
 80052fc:	40000c00 	.word	0x40000c00
 8005300:	40010400 	.word	0x40010400
 8005304:	40014000 	.word	0x40014000
 8005308:	40014400 	.word	0x40014400
 800530c:	40014800 	.word	0x40014800
 8005310:	40001800 	.word	0x40001800
 8005314:	40001c00 	.word	0x40001c00
 8005318:	40002000 	.word	0x40002000

0800531c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800531c:	b480      	push	{r7}
 800531e:	b087      	sub	sp, #28
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a1b      	ldr	r3, [r3, #32]
 8005330:	f023 0201 	bic.w	r2, r3, #1
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800534a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	f023 0303 	bic.w	r3, r3, #3
 8005352:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68fa      	ldr	r2, [r7, #12]
 800535a:	4313      	orrs	r3, r2
 800535c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f023 0302 	bic.w	r3, r3, #2
 8005364:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	4313      	orrs	r3, r2
 800536e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a20      	ldr	r2, [pc, #128]	@ (80053f4 <TIM_OC1_SetConfig+0xd8>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d003      	beq.n	8005380 <TIM_OC1_SetConfig+0x64>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a1f      	ldr	r2, [pc, #124]	@ (80053f8 <TIM_OC1_SetConfig+0xdc>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d10c      	bne.n	800539a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	f023 0308 	bic.w	r3, r3, #8
 8005386:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	4313      	orrs	r3, r2
 8005390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f023 0304 	bic.w	r3, r3, #4
 8005398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a15      	ldr	r2, [pc, #84]	@ (80053f4 <TIM_OC1_SetConfig+0xd8>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d003      	beq.n	80053aa <TIM_OC1_SetConfig+0x8e>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a14      	ldr	r2, [pc, #80]	@ (80053f8 <TIM_OC1_SetConfig+0xdc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d111      	bne.n	80053ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	621a      	str	r2, [r3, #32]
}
 80053e8:	bf00      	nop
 80053ea:	371c      	adds	r7, #28
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	40010000 	.word	0x40010000
 80053f8:	40010400 	.word	0x40010400

080053fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b087      	sub	sp, #28
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f023 0210 	bic.w	r2, r3, #16
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800542a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	021b      	lsls	r3, r3, #8
 800543a:	68fa      	ldr	r2, [r7, #12]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	f023 0320 	bic.w	r3, r3, #32
 8005446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	011b      	lsls	r3, r3, #4
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	4313      	orrs	r3, r2
 8005452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a22      	ldr	r2, [pc, #136]	@ (80054e0 <TIM_OC2_SetConfig+0xe4>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d003      	beq.n	8005464 <TIM_OC2_SetConfig+0x68>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a21      	ldr	r2, [pc, #132]	@ (80054e4 <TIM_OC2_SetConfig+0xe8>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d10d      	bne.n	8005480 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800546a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	011b      	lsls	r3, r3, #4
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	4313      	orrs	r3, r2
 8005476:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800547e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a17      	ldr	r2, [pc, #92]	@ (80054e0 <TIM_OC2_SetConfig+0xe4>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d003      	beq.n	8005490 <TIM_OC2_SetConfig+0x94>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	4a16      	ldr	r2, [pc, #88]	@ (80054e4 <TIM_OC2_SetConfig+0xe8>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d113      	bne.n	80054b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800549e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40010000 	.word	0x40010000
 80054e4:	40010400 	.word	0x40010400

080054e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b087      	sub	sp, #28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a1b      	ldr	r3, [r3, #32]
 80054f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	69db      	ldr	r3, [r3, #28]
 800550e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005516:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f023 0303 	bic.w	r3, r3, #3
 800551e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005530:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	021b      	lsls	r3, r3, #8
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a21      	ldr	r2, [pc, #132]	@ (80055c8 <TIM_OC3_SetConfig+0xe0>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d003      	beq.n	800554e <TIM_OC3_SetConfig+0x66>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a20      	ldr	r2, [pc, #128]	@ (80055cc <TIM_OC3_SetConfig+0xe4>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d10d      	bne.n	800556a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005554:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	021b      	lsls	r3, r3, #8
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005568:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a16      	ldr	r2, [pc, #88]	@ (80055c8 <TIM_OC3_SetConfig+0xe0>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d003      	beq.n	800557a <TIM_OC3_SetConfig+0x92>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a15      	ldr	r2, [pc, #84]	@ (80055cc <TIM_OC3_SetConfig+0xe4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d113      	bne.n	80055a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005580:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005588:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	4313      	orrs	r3, r2
 8005594:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685a      	ldr	r2, [r3, #4]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	697a      	ldr	r2, [r7, #20]
 80055ba:	621a      	str	r2, [r3, #32]
}
 80055bc:	bf00      	nop
 80055be:	371c      	adds	r7, #28
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr
 80055c8:	40010000 	.word	0x40010000
 80055cc:	40010400 	.word	0x40010400

080055d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	021b      	lsls	r3, r3, #8
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	4313      	orrs	r3, r2
 8005612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800561a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	031b      	lsls	r3, r3, #12
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	4313      	orrs	r3, r2
 8005626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a12      	ldr	r2, [pc, #72]	@ (8005674 <TIM_OC4_SetConfig+0xa4>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d003      	beq.n	8005638 <TIM_OC4_SetConfig+0x68>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a11      	ldr	r2, [pc, #68]	@ (8005678 <TIM_OC4_SetConfig+0xa8>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d109      	bne.n	800564c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800563e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	695b      	ldr	r3, [r3, #20]
 8005644:	019b      	lsls	r3, r3, #6
 8005646:	697a      	ldr	r2, [r7, #20]
 8005648:	4313      	orrs	r3, r2
 800564a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	697a      	ldr	r2, [r7, #20]
 8005650:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685a      	ldr	r2, [r3, #4]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	621a      	str	r2, [r3, #32]
}
 8005666:	bf00      	nop
 8005668:	371c      	adds	r7, #28
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	40010000 	.word	0x40010000
 8005678:	40010400 	.word	0x40010400

0800567c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800567c:	b480      	push	{r7}
 800567e:	b087      	sub	sp, #28
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	f023 0201 	bic.w	r2, r3, #1
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	699b      	ldr	r3, [r3, #24]
 80056a0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	4a28      	ldr	r2, [pc, #160]	@ (8005748 <TIM_TI1_SetConfig+0xcc>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d01b      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056b0:	d017      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4a25      	ldr	r2, [pc, #148]	@ (800574c <TIM_TI1_SetConfig+0xd0>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d013      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	4a24      	ldr	r2, [pc, #144]	@ (8005750 <TIM_TI1_SetConfig+0xd4>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00f      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4a23      	ldr	r2, [pc, #140]	@ (8005754 <TIM_TI1_SetConfig+0xd8>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00b      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	4a22      	ldr	r2, [pc, #136]	@ (8005758 <TIM_TI1_SetConfig+0xdc>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d007      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	4a21      	ldr	r2, [pc, #132]	@ (800575c <TIM_TI1_SetConfig+0xe0>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d003      	beq.n	80056e2 <TIM_TI1_SetConfig+0x66>
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4a20      	ldr	r2, [pc, #128]	@ (8005760 <TIM_TI1_SetConfig+0xe4>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d101      	bne.n	80056e6 <TIM_TI1_SetConfig+0x6a>
 80056e2:	2301      	movs	r3, #1
 80056e4:	e000      	b.n	80056e8 <TIM_TI1_SetConfig+0x6c>
 80056e6:	2300      	movs	r3, #0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d008      	beq.n	80056fe <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 0303 	bic.w	r3, r3, #3
 80056f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80056f4:	697a      	ldr	r2, [r7, #20]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	617b      	str	r3, [r7, #20]
 80056fc:	e003      	b.n	8005706 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f043 0301 	orr.w	r3, r3, #1
 8005704:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800570c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	011b      	lsls	r3, r3, #4
 8005712:	b2db      	uxtb	r3, r3
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	4313      	orrs	r3, r2
 8005718:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	f023 030a 	bic.w	r3, r3, #10
 8005720:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f003 030a 	and.w	r3, r3, #10
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	4313      	orrs	r3, r2
 800572c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	693a      	ldr	r2, [r7, #16]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40010000 	.word	0x40010000
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40010400 	.word	0x40010400
 800575c:	40014000 	.word	0x40014000
 8005760:	40001800 	.word	0x40001800

08005764 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005764:	b480      	push	{r7}
 8005766:	b087      	sub	sp, #28
 8005768:	af00      	add	r7, sp, #0
 800576a:	60f8      	str	r0, [r7, #12]
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	f023 0201 	bic.w	r2, r3, #1
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800578e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	011b      	lsls	r3, r3, #4
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	f023 030a 	bic.w	r3, r3, #10
 80057a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80057c2:	b480      	push	{r7}
 80057c4:	b087      	sub	sp, #28
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	60f8      	str	r0, [r7, #12]
 80057ca:	60b9      	str	r1, [r7, #8]
 80057cc:	607a      	str	r2, [r7, #4]
 80057ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6a1b      	ldr	r3, [r3, #32]
 80057d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	f023 0210 	bic.w	r2, r3, #16
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005800:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	031b      	lsls	r3, r3, #12
 8005806:	b29b      	uxth	r3, r3
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005814:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	011b      	lsls	r3, r3, #4
 800581a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	4313      	orrs	r3, r2
 8005822:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	697a      	ldr	r2, [r7, #20]
 800582e:	621a      	str	r2, [r3, #32]
}
 8005830:	bf00      	nop
 8005832:	371c      	adds	r7, #28
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800583c:	b480      	push	{r7}
 800583e:	b087      	sub	sp, #28
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6a1b      	ldr	r3, [r3, #32]
 800584c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6a1b      	ldr	r3, [r3, #32]
 8005852:	f023 0210 	bic.w	r2, r3, #16
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005866:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	031b      	lsls	r3, r3, #12
 800586c:	693a      	ldr	r2, [r7, #16]
 800586e:	4313      	orrs	r3, r2
 8005870:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005878:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	011b      	lsls	r3, r3, #4
 800587e:	697a      	ldr	r2, [r7, #20]
 8005880:	4313      	orrs	r3, r2
 8005882:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	693a      	ldr	r2, [r7, #16]
 8005888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	621a      	str	r2, [r3, #32]
}
 8005890:	bf00      	nop
 8005892:	371c      	adds	r7, #28
 8005894:	46bd      	mov	sp, r7
 8005896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589a:	4770      	bx	lr

0800589c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800589c:	b480      	push	{r7}
 800589e:	b087      	sub	sp, #28
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
 80058a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6a1b      	ldr	r3, [r3, #32]
 80058b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	69db      	ldr	r3, [r3, #28]
 80058c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	f023 0303 	bic.w	r3, r3, #3
 80058c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058d8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	011b      	lsls	r3, r3, #4
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	693a      	ldr	r2, [r7, #16]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80058ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	021b      	lsls	r3, r3, #8
 80058f2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	621a      	str	r2, [r3, #32]
}
 8005908:	bf00      	nop
 800590a:	371c      	adds	r7, #28
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
 8005920:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6a1b      	ldr	r3, [r3, #32]
 8005926:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	69db      	ldr	r3, [r3, #28]
 8005938:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005940:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	021b      	lsls	r3, r3, #8
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	4313      	orrs	r3, r2
 800594a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005952:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	031b      	lsls	r3, r3, #12
 8005958:	b29b      	uxth	r3, r3
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005966:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	031b      	lsls	r3, r3, #12
 800596c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	697a      	ldr	r2, [r7, #20]
 8005980:	621a      	str	r2, [r3, #32]
}
 8005982:	bf00      	nop
 8005984:	371c      	adds	r7, #28
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr

0800598e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800598e:	b480      	push	{r7}
 8005990:	b085      	sub	sp, #20
 8005992:	af00      	add	r7, sp, #0
 8005994:	6078      	str	r0, [r7, #4]
 8005996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059a6:	683a      	ldr	r2, [r7, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	f043 0307 	orr.w	r3, r3, #7
 80059b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	609a      	str	r2, [r3, #8]
}
 80059b8:	bf00      	nop
 80059ba:	3714      	adds	r7, #20
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b087      	sub	sp, #28
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	607a      	str	r2, [r7, #4]
 80059d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	021a      	lsls	r2, r3, #8
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	431a      	orrs	r2, r3
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	4313      	orrs	r3, r2
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	609a      	str	r2, [r3, #8]
}
 80059f8:	bf00      	nop
 80059fa:	371c      	adds	r7, #28
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b087      	sub	sp, #28
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	f003 031f 	and.w	r3, r3, #31
 8005a16:	2201      	movs	r2, #1
 8005a18:	fa02 f303 	lsl.w	r3, r2, r3
 8005a1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6a1a      	ldr	r2, [r3, #32]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	43db      	mvns	r3, r3
 8005a26:	401a      	ands	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6a1a      	ldr	r2, [r3, #32]
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f003 031f 	and.w	r3, r3, #31
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	fa01 f303 	lsl.w	r3, r1, r3
 8005a3c:	431a      	orrs	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	621a      	str	r2, [r3, #32]
}
 8005a42:	bf00      	nop
 8005a44:	371c      	adds	r7, #28
 8005a46:	46bd      	mov	sp, r7
 8005a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4c:	4770      	bx	lr
	...

08005a50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d101      	bne.n	8005a68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a64:	2302      	movs	r3, #2
 8005a66:	e05a      	b.n	8005b1e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68fa      	ldr	r2, [r7, #12]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a21      	ldr	r2, [pc, #132]	@ (8005b2c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d022      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ab4:	d01d      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a1d      	ldr	r2, [pc, #116]	@ (8005b30 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d018      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8005b34 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d013      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1a      	ldr	r2, [pc, #104]	@ (8005b38 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d00e      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a18      	ldr	r2, [pc, #96]	@ (8005b3c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d009      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a17      	ldr	r2, [pc, #92]	@ (8005b40 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d004      	beq.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a15      	ldr	r2, [pc, #84]	@ (8005b44 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d10c      	bne.n	8005b0c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005af8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68ba      	ldr	r2, [r7, #8]
 8005b0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b1c:	2300      	movs	r3, #0
}
 8005b1e:	4618      	mov	r0, r3
 8005b20:	3714      	adds	r7, #20
 8005b22:	46bd      	mov	sp, r7
 8005b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b28:	4770      	bx	lr
 8005b2a:	bf00      	nop
 8005b2c:	40010000 	.word	0x40010000
 8005b30:	40000400 	.word	0x40000400
 8005b34:	40000800 	.word	0x40000800
 8005b38:	40000c00 	.word	0x40000c00
 8005b3c:	40010400 	.word	0x40010400
 8005b40:	40014000 	.word	0x40014000
 8005b44:	40001800 	.word	0x40001800

08005b48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e042      	b.n	8005c08 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d106      	bne.n	8005b9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7fc fc50 	bl	800243c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2224      	movs	r2, #36	@ 0x24
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005bb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 fa09 	bl	8005fcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	691a      	ldr	r2, [r3, #16]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005bc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695a      	ldr	r2, [r3, #20]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005bd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005be8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005c06:	2300      	movs	r3, #0
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3708      	adds	r7, #8
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	@ 0x28
 8005c14:	af02      	add	r7, sp, #8
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	603b      	str	r3, [r7, #0]
 8005c1c:	4613      	mov	r3, r2
 8005c1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c20:	2300      	movs	r3, #0
 8005c22:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b20      	cmp	r3, #32
 8005c2e:	d175      	bne.n	8005d1c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d002      	beq.n	8005c3c <HAL_UART_Transmit+0x2c>
 8005c36:	88fb      	ldrh	r3, [r7, #6]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e06e      	b.n	8005d1e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2221      	movs	r2, #33	@ 0x21
 8005c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c4e:	f7fc ff29 	bl	8002aa4 <HAL_GetTick>
 8005c52:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	88fa      	ldrh	r2, [r7, #6]
 8005c58:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	88fa      	ldrh	r2, [r7, #6]
 8005c5e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c68:	d108      	bne.n	8005c7c <HAL_UART_Transmit+0x6c>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d104      	bne.n	8005c7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005c72:	2300      	movs	r3, #0
 8005c74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	61bb      	str	r3, [r7, #24]
 8005c7a:	e003      	b.n	8005c84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c80:	2300      	movs	r3, #0
 8005c82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005c84:	e02e      	b.n	8005ce4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	2180      	movs	r1, #128	@ 0x80
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f8df 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8005c96:	4603      	mov	r3, r0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d005      	beq.n	8005ca8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2220      	movs	r2, #32
 8005ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e03a      	b.n	8005d1e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d10b      	bne.n	8005cc6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cbc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	3302      	adds	r3, #2
 8005cc2:	61bb      	str	r3, [r7, #24]
 8005cc4:	e007      	b.n	8005cd6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cc6:	69fb      	ldr	r3, [r7, #28]
 8005cc8:	781a      	ldrb	r2, [r3, #0]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005cd0:	69fb      	ldr	r3, [r7, #28]
 8005cd2:	3301      	adds	r3, #1
 8005cd4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	b29a      	uxth	r2, r3
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d1cb      	bne.n	8005c86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	9300      	str	r3, [sp, #0]
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	2140      	movs	r1, #64	@ 0x40
 8005cf8:	68f8      	ldr	r0, [r7, #12]
 8005cfa:	f000 f8ab 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2220      	movs	r2, #32
 8005d08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005d0c:	2303      	movs	r3, #3
 8005d0e:	e006      	b.n	8005d1e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	e000      	b.n	8005d1e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005d1c:	2302      	movs	r3, #2
  }
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3720      	adds	r7, #32
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}

08005d26 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d26:	b580      	push	{r7, lr}
 8005d28:	b08a      	sub	sp, #40	@ 0x28
 8005d2a:	af02      	add	r7, sp, #8
 8005d2c:	60f8      	str	r0, [r7, #12]
 8005d2e:	60b9      	str	r1, [r7, #8]
 8005d30:	603b      	str	r3, [r7, #0]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	f040 8081 	bne.w	8005e4a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d002      	beq.n	8005d54 <HAL_UART_Receive+0x2e>
 8005d4e:	88fb      	ldrh	r3, [r7, #6]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d101      	bne.n	8005d58 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e079      	b.n	8005e4c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2222      	movs	r2, #34	@ 0x22
 8005d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d6c:	f7fc fe9a 	bl	8002aa4 <HAL_GetTick>
 8005d70:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	88fa      	ldrh	r2, [r7, #6]
 8005d76:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	88fa      	ldrh	r2, [r7, #6]
 8005d7c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d86:	d108      	bne.n	8005d9a <HAL_UART_Receive+0x74>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d104      	bne.n	8005d9a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8005d90:	2300      	movs	r3, #0
 8005d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	61bb      	str	r3, [r7, #24]
 8005d98:	e003      	b.n	8005da2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8005da2:	e047      	b.n	8005e34 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	9300      	str	r3, [sp, #0]
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	2200      	movs	r2, #0
 8005dac:	2120      	movs	r1, #32
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 f850 	bl	8005e54 <UART_WaitOnFlagUntilTimeout>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d005      	beq.n	8005dc6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2220      	movs	r2, #32
 8005dbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005dc2:	2303      	movs	r3, #3
 8005dc4:	e042      	b.n	8005e4c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d10c      	bne.n	8005de6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	3302      	adds	r3, #2
 8005de2:	61bb      	str	r3, [r7, #24]
 8005de4:	e01f      	b.n	8005e26 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005dee:	d007      	beq.n	8005e00 <HAL_UART_Receive+0xda>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10a      	bne.n	8005e0e <HAL_UART_Receive+0xe8>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d106      	bne.n	8005e0e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	701a      	strb	r2, [r3, #0]
 8005e0c:	e008      	b.n	8005e20 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	685b      	ldr	r3, [r3, #4]
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e1a:	b2da      	uxtb	r2, r3
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	3301      	adds	r3, #1
 8005e24:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d1b2      	bne.n	8005da4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2220      	movs	r2, #32
 8005e42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005e46:	2300      	movs	r3, #0
 8005e48:	e000      	b.n	8005e4c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005e4a:	2302      	movs	r3, #2
  }
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3720      	adds	r7, #32
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	603b      	str	r3, [r7, #0]
 8005e60:	4613      	mov	r3, r2
 8005e62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e64:	e03b      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e66:	6a3b      	ldr	r3, [r7, #32]
 8005e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e6c:	d037      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e6e:	f7fc fe19 	bl	8002aa4 <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	6a3a      	ldr	r2, [r7, #32]
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d302      	bcc.n	8005e84 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e7e:	6a3b      	ldr	r3, [r7, #32]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e03a      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	f003 0304 	and.w	r3, r3, #4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d023      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	2b80      	cmp	r3, #128	@ 0x80
 8005e9a:	d020      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2b40      	cmp	r3, #64	@ 0x40
 8005ea0:	d01d      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f003 0308 	and.w	r3, r3, #8
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	d116      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 f81d 	bl	8005f06 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2208      	movs	r2, #8
 8005ed0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e00f      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	bf0c      	ite	eq
 8005eee:	2301      	moveq	r3, #1
 8005ef0:	2300      	movne	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d0b4      	beq.n	8005e66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3718      	adds	r7, #24
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f06:	b480      	push	{r7}
 8005f08:	b095      	sub	sp, #84	@ 0x54
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	330c      	adds	r3, #12
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	330c      	adds	r3, #12
 8005f2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f2e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e5      	bne.n	8005f0e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3314      	adds	r3, #20
 8005f48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f52:	69fb      	ldr	r3, [r7, #28]
 8005f54:	f023 0301 	bic.w	r3, r3, #1
 8005f58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	3314      	adds	r3, #20
 8005f60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f6a:	e841 2300 	strex	r3, r2, [r1]
 8005f6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1e5      	bne.n	8005f42 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d119      	bne.n	8005fb2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	330c      	adds	r3, #12
 8005f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	e853 3f00 	ldrex	r3, [r3]
 8005f8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f023 0310 	bic.w	r3, r3, #16
 8005f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	330c      	adds	r3, #12
 8005f9c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f9e:	61ba      	str	r2, [r7, #24]
 8005fa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa2:	6979      	ldr	r1, [r7, #20]
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	e841 2300 	strex	r3, r2, [r1]
 8005faa:	613b      	str	r3, [r7, #16]
   return(result);
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d1e5      	bne.n	8005f7e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2220      	movs	r2, #32
 8005fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005fc0:	bf00      	nop
 8005fc2:	3754      	adds	r7, #84	@ 0x54
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fd0:	b0c0      	sub	sp, #256	@ 0x100
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	691b      	ldr	r3, [r3, #16]
 8005fe0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	68d9      	ldr	r1, [r3, #12]
 8005fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	ea40 0301 	orr.w	r3, r0, r1
 8005ff4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ffa:	689a      	ldr	r2, [r3, #8]
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	431a      	orrs	r2, r3
 8006004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	431a      	orrs	r2, r3
 800600c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006024:	f021 010c 	bic.w	r1, r1, #12
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006032:	430b      	orrs	r3, r1
 8006034:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	695b      	ldr	r3, [r3, #20]
 800603e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006046:	6999      	ldr	r1, [r3, #24]
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	ea40 0301 	orr.w	r3, r0, r1
 8006052:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	4b8f      	ldr	r3, [pc, #572]	@ (8006298 <UART_SetConfig+0x2cc>)
 800605c:	429a      	cmp	r2, r3
 800605e:	d005      	beq.n	800606c <UART_SetConfig+0xa0>
 8006060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	4b8d      	ldr	r3, [pc, #564]	@ (800629c <UART_SetConfig+0x2d0>)
 8006068:	429a      	cmp	r2, r3
 800606a:	d104      	bne.n	8006076 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800606c:	f7fe f856 	bl	800411c <HAL_RCC_GetPCLK2Freq>
 8006070:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006074:	e003      	b.n	800607e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006076:	f7fe f83d 	bl	80040f4 <HAL_RCC_GetPCLK1Freq>
 800607a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800607e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006082:	69db      	ldr	r3, [r3, #28]
 8006084:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006088:	f040 810c 	bne.w	80062a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800608c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006090:	2200      	movs	r2, #0
 8006092:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006096:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800609a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800609e:	4622      	mov	r2, r4
 80060a0:	462b      	mov	r3, r5
 80060a2:	1891      	adds	r1, r2, r2
 80060a4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80060a6:	415b      	adcs	r3, r3
 80060a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80060ae:	4621      	mov	r1, r4
 80060b0:	eb12 0801 	adds.w	r8, r2, r1
 80060b4:	4629      	mov	r1, r5
 80060b6:	eb43 0901 	adc.w	r9, r3, r1
 80060ba:	f04f 0200 	mov.w	r2, #0
 80060be:	f04f 0300 	mov.w	r3, #0
 80060c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80060c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060ce:	4690      	mov	r8, r2
 80060d0:	4699      	mov	r9, r3
 80060d2:	4623      	mov	r3, r4
 80060d4:	eb18 0303 	adds.w	r3, r8, r3
 80060d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060dc:	462b      	mov	r3, r5
 80060de:	eb49 0303 	adc.w	r3, r9, r3
 80060e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060f2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060fa:	460b      	mov	r3, r1
 80060fc:	18db      	adds	r3, r3, r3
 80060fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006100:	4613      	mov	r3, r2
 8006102:	eb42 0303 	adc.w	r3, r2, r3
 8006106:	657b      	str	r3, [r7, #84]	@ 0x54
 8006108:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800610c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006110:	f7fa fd9a 	bl	8000c48 <__aeabi_uldivmod>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4b61      	ldr	r3, [pc, #388]	@ (80062a0 <UART_SetConfig+0x2d4>)
 800611a:	fba3 2302 	umull	r2, r3, r3, r2
 800611e:	095b      	lsrs	r3, r3, #5
 8006120:	011c      	lsls	r4, r3, #4
 8006122:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006126:	2200      	movs	r2, #0
 8006128:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800612c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006130:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006134:	4642      	mov	r2, r8
 8006136:	464b      	mov	r3, r9
 8006138:	1891      	adds	r1, r2, r2
 800613a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800613c:	415b      	adcs	r3, r3
 800613e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006140:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006144:	4641      	mov	r1, r8
 8006146:	eb12 0a01 	adds.w	sl, r2, r1
 800614a:	4649      	mov	r1, r9
 800614c:	eb43 0b01 	adc.w	fp, r3, r1
 8006150:	f04f 0200 	mov.w	r2, #0
 8006154:	f04f 0300 	mov.w	r3, #0
 8006158:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800615c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006160:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006164:	4692      	mov	sl, r2
 8006166:	469b      	mov	fp, r3
 8006168:	4643      	mov	r3, r8
 800616a:	eb1a 0303 	adds.w	r3, sl, r3
 800616e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006172:	464b      	mov	r3, r9
 8006174:	eb4b 0303 	adc.w	r3, fp, r3
 8006178:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800617c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006188:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800618c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006190:	460b      	mov	r3, r1
 8006192:	18db      	adds	r3, r3, r3
 8006194:	643b      	str	r3, [r7, #64]	@ 0x40
 8006196:	4613      	mov	r3, r2
 8006198:	eb42 0303 	adc.w	r3, r2, r3
 800619c:	647b      	str	r3, [r7, #68]	@ 0x44
 800619e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80061a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80061a6:	f7fa fd4f 	bl	8000c48 <__aeabi_uldivmod>
 80061aa:	4602      	mov	r2, r0
 80061ac:	460b      	mov	r3, r1
 80061ae:	4611      	mov	r1, r2
 80061b0:	4b3b      	ldr	r3, [pc, #236]	@ (80062a0 <UART_SetConfig+0x2d4>)
 80061b2:	fba3 2301 	umull	r2, r3, r3, r1
 80061b6:	095b      	lsrs	r3, r3, #5
 80061b8:	2264      	movs	r2, #100	@ 0x64
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	1acb      	subs	r3, r1, r3
 80061c0:	00db      	lsls	r3, r3, #3
 80061c2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80061c6:	4b36      	ldr	r3, [pc, #216]	@ (80062a0 <UART_SetConfig+0x2d4>)
 80061c8:	fba3 2302 	umull	r2, r3, r3, r2
 80061cc:	095b      	lsrs	r3, r3, #5
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80061d4:	441c      	add	r4, r3
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061e0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80061e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80061e8:	4642      	mov	r2, r8
 80061ea:	464b      	mov	r3, r9
 80061ec:	1891      	adds	r1, r2, r2
 80061ee:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061f0:	415b      	adcs	r3, r3
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061f8:	4641      	mov	r1, r8
 80061fa:	1851      	adds	r1, r2, r1
 80061fc:	6339      	str	r1, [r7, #48]	@ 0x30
 80061fe:	4649      	mov	r1, r9
 8006200:	414b      	adcs	r3, r1
 8006202:	637b      	str	r3, [r7, #52]	@ 0x34
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006210:	4659      	mov	r1, fp
 8006212:	00cb      	lsls	r3, r1, #3
 8006214:	4651      	mov	r1, sl
 8006216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800621a:	4651      	mov	r1, sl
 800621c:	00ca      	lsls	r2, r1, #3
 800621e:	4610      	mov	r0, r2
 8006220:	4619      	mov	r1, r3
 8006222:	4603      	mov	r3, r0
 8006224:	4642      	mov	r2, r8
 8006226:	189b      	adds	r3, r3, r2
 8006228:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800622c:	464b      	mov	r3, r9
 800622e:	460a      	mov	r2, r1
 8006230:	eb42 0303 	adc.w	r3, r2, r3
 8006234:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006244:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006248:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800624c:	460b      	mov	r3, r1
 800624e:	18db      	adds	r3, r3, r3
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006252:	4613      	mov	r3, r2
 8006254:	eb42 0303 	adc.w	r3, r2, r3
 8006258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800625a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800625e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006262:	f7fa fcf1 	bl	8000c48 <__aeabi_uldivmod>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4b0d      	ldr	r3, [pc, #52]	@ (80062a0 <UART_SetConfig+0x2d4>)
 800626c:	fba3 1302 	umull	r1, r3, r3, r2
 8006270:	095b      	lsrs	r3, r3, #5
 8006272:	2164      	movs	r1, #100	@ 0x64
 8006274:	fb01 f303 	mul.w	r3, r1, r3
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	3332      	adds	r3, #50	@ 0x32
 800627e:	4a08      	ldr	r2, [pc, #32]	@ (80062a0 <UART_SetConfig+0x2d4>)
 8006280:	fba2 2303 	umull	r2, r3, r2, r3
 8006284:	095b      	lsrs	r3, r3, #5
 8006286:	f003 0207 	and.w	r2, r3, #7
 800628a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4422      	add	r2, r4
 8006292:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006294:	e106      	b.n	80064a4 <UART_SetConfig+0x4d8>
 8006296:	bf00      	nop
 8006298:	40011000 	.word	0x40011000
 800629c:	40011400 	.word	0x40011400
 80062a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062a8:	2200      	movs	r2, #0
 80062aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80062ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80062b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80062b6:	4642      	mov	r2, r8
 80062b8:	464b      	mov	r3, r9
 80062ba:	1891      	adds	r1, r2, r2
 80062bc:	6239      	str	r1, [r7, #32]
 80062be:	415b      	adcs	r3, r3
 80062c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062c6:	4641      	mov	r1, r8
 80062c8:	1854      	adds	r4, r2, r1
 80062ca:	4649      	mov	r1, r9
 80062cc:	eb43 0501 	adc.w	r5, r3, r1
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	00eb      	lsls	r3, r5, #3
 80062da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062de:	00e2      	lsls	r2, r4, #3
 80062e0:	4614      	mov	r4, r2
 80062e2:	461d      	mov	r5, r3
 80062e4:	4643      	mov	r3, r8
 80062e6:	18e3      	adds	r3, r4, r3
 80062e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062ec:	464b      	mov	r3, r9
 80062ee:	eb45 0303 	adc.w	r3, r5, r3
 80062f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006302:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006306:	f04f 0200 	mov.w	r2, #0
 800630a:	f04f 0300 	mov.w	r3, #0
 800630e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006312:	4629      	mov	r1, r5
 8006314:	008b      	lsls	r3, r1, #2
 8006316:	4621      	mov	r1, r4
 8006318:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800631c:	4621      	mov	r1, r4
 800631e:	008a      	lsls	r2, r1, #2
 8006320:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006324:	f7fa fc90 	bl	8000c48 <__aeabi_uldivmod>
 8006328:	4602      	mov	r2, r0
 800632a:	460b      	mov	r3, r1
 800632c:	4b60      	ldr	r3, [pc, #384]	@ (80064b0 <UART_SetConfig+0x4e4>)
 800632e:	fba3 2302 	umull	r2, r3, r3, r2
 8006332:	095b      	lsrs	r3, r3, #5
 8006334:	011c      	lsls	r4, r3, #4
 8006336:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800633a:	2200      	movs	r2, #0
 800633c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006340:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006344:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006348:	4642      	mov	r2, r8
 800634a:	464b      	mov	r3, r9
 800634c:	1891      	adds	r1, r2, r2
 800634e:	61b9      	str	r1, [r7, #24]
 8006350:	415b      	adcs	r3, r3
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006358:	4641      	mov	r1, r8
 800635a:	1851      	adds	r1, r2, r1
 800635c:	6139      	str	r1, [r7, #16]
 800635e:	4649      	mov	r1, r9
 8006360:	414b      	adcs	r3, r1
 8006362:	617b      	str	r3, [r7, #20]
 8006364:	f04f 0200 	mov.w	r2, #0
 8006368:	f04f 0300 	mov.w	r3, #0
 800636c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006370:	4659      	mov	r1, fp
 8006372:	00cb      	lsls	r3, r1, #3
 8006374:	4651      	mov	r1, sl
 8006376:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800637a:	4651      	mov	r1, sl
 800637c:	00ca      	lsls	r2, r1, #3
 800637e:	4610      	mov	r0, r2
 8006380:	4619      	mov	r1, r3
 8006382:	4603      	mov	r3, r0
 8006384:	4642      	mov	r2, r8
 8006386:	189b      	adds	r3, r3, r2
 8006388:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800638c:	464b      	mov	r3, r9
 800638e:	460a      	mov	r2, r1
 8006390:	eb42 0303 	adc.w	r3, r2, r3
 8006394:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80063a4:	f04f 0200 	mov.w	r2, #0
 80063a8:	f04f 0300 	mov.w	r3, #0
 80063ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80063b0:	4649      	mov	r1, r9
 80063b2:	008b      	lsls	r3, r1, #2
 80063b4:	4641      	mov	r1, r8
 80063b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063ba:	4641      	mov	r1, r8
 80063bc:	008a      	lsls	r2, r1, #2
 80063be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80063c2:	f7fa fc41 	bl	8000c48 <__aeabi_uldivmod>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4611      	mov	r1, r2
 80063cc:	4b38      	ldr	r3, [pc, #224]	@ (80064b0 <UART_SetConfig+0x4e4>)
 80063ce:	fba3 2301 	umull	r2, r3, r3, r1
 80063d2:	095b      	lsrs	r3, r3, #5
 80063d4:	2264      	movs	r2, #100	@ 0x64
 80063d6:	fb02 f303 	mul.w	r3, r2, r3
 80063da:	1acb      	subs	r3, r1, r3
 80063dc:	011b      	lsls	r3, r3, #4
 80063de:	3332      	adds	r3, #50	@ 0x32
 80063e0:	4a33      	ldr	r2, [pc, #204]	@ (80064b0 <UART_SetConfig+0x4e4>)
 80063e2:	fba2 2303 	umull	r2, r3, r2, r3
 80063e6:	095b      	lsrs	r3, r3, #5
 80063e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063ec:	441c      	add	r4, r3
 80063ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063f2:	2200      	movs	r2, #0
 80063f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80063f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80063f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	1891      	adds	r1, r2, r2
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	415b      	adcs	r3, r3
 8006406:	60fb      	str	r3, [r7, #12]
 8006408:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800640c:	4641      	mov	r1, r8
 800640e:	1851      	adds	r1, r2, r1
 8006410:	6039      	str	r1, [r7, #0]
 8006412:	4649      	mov	r1, r9
 8006414:	414b      	adcs	r3, r1
 8006416:	607b      	str	r3, [r7, #4]
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006424:	4659      	mov	r1, fp
 8006426:	00cb      	lsls	r3, r1, #3
 8006428:	4651      	mov	r1, sl
 800642a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800642e:	4651      	mov	r1, sl
 8006430:	00ca      	lsls	r2, r1, #3
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	4603      	mov	r3, r0
 8006438:	4642      	mov	r2, r8
 800643a:	189b      	adds	r3, r3, r2
 800643c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800643e:	464b      	mov	r3, r9
 8006440:	460a      	mov	r2, r1
 8006442:	eb42 0303 	adc.w	r3, r2, r3
 8006446:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	2200      	movs	r2, #0
 8006450:	663b      	str	r3, [r7, #96]	@ 0x60
 8006452:	667a      	str	r2, [r7, #100]	@ 0x64
 8006454:	f04f 0200 	mov.w	r2, #0
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006460:	4649      	mov	r1, r9
 8006462:	008b      	lsls	r3, r1, #2
 8006464:	4641      	mov	r1, r8
 8006466:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800646a:	4641      	mov	r1, r8
 800646c:	008a      	lsls	r2, r1, #2
 800646e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006472:	f7fa fbe9 	bl	8000c48 <__aeabi_uldivmod>
 8006476:	4602      	mov	r2, r0
 8006478:	460b      	mov	r3, r1
 800647a:	4b0d      	ldr	r3, [pc, #52]	@ (80064b0 <UART_SetConfig+0x4e4>)
 800647c:	fba3 1302 	umull	r1, r3, r3, r2
 8006480:	095b      	lsrs	r3, r3, #5
 8006482:	2164      	movs	r1, #100	@ 0x64
 8006484:	fb01 f303 	mul.w	r3, r1, r3
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	011b      	lsls	r3, r3, #4
 800648c:	3332      	adds	r3, #50	@ 0x32
 800648e:	4a08      	ldr	r2, [pc, #32]	@ (80064b0 <UART_SetConfig+0x4e4>)
 8006490:	fba2 2303 	umull	r2, r3, r2, r3
 8006494:	095b      	lsrs	r3, r3, #5
 8006496:	f003 020f 	and.w	r2, r3, #15
 800649a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4422      	add	r2, r4
 80064a2:	609a      	str	r2, [r3, #8]
}
 80064a4:	bf00      	nop
 80064a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80064aa:	46bd      	mov	sp, r7
 80064ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064b0:	51eb851f 	.word	0x51eb851f

080064b4 <__cvt>:
 80064b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	ec57 6b10 	vmov	r6, r7, d0
 80064bc:	2f00      	cmp	r7, #0
 80064be:	460c      	mov	r4, r1
 80064c0:	4619      	mov	r1, r3
 80064c2:	463b      	mov	r3, r7
 80064c4:	bfbb      	ittet	lt
 80064c6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80064ca:	461f      	movlt	r7, r3
 80064cc:	2300      	movge	r3, #0
 80064ce:	232d      	movlt	r3, #45	@ 0x2d
 80064d0:	700b      	strb	r3, [r1, #0]
 80064d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064d4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80064d8:	4691      	mov	r9, r2
 80064da:	f023 0820 	bic.w	r8, r3, #32
 80064de:	bfbc      	itt	lt
 80064e0:	4632      	movlt	r2, r6
 80064e2:	4616      	movlt	r6, r2
 80064e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064e8:	d005      	beq.n	80064f6 <__cvt+0x42>
 80064ea:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80064ee:	d100      	bne.n	80064f2 <__cvt+0x3e>
 80064f0:	3401      	adds	r4, #1
 80064f2:	2102      	movs	r1, #2
 80064f4:	e000      	b.n	80064f8 <__cvt+0x44>
 80064f6:	2103      	movs	r1, #3
 80064f8:	ab03      	add	r3, sp, #12
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	ab02      	add	r3, sp, #8
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	ec47 6b10 	vmov	d0, r6, r7
 8006504:	4653      	mov	r3, sl
 8006506:	4622      	mov	r2, r4
 8006508:	f000 fe46 	bl	8007198 <_dtoa_r>
 800650c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006510:	4605      	mov	r5, r0
 8006512:	d119      	bne.n	8006548 <__cvt+0x94>
 8006514:	f019 0f01 	tst.w	r9, #1
 8006518:	d00e      	beq.n	8006538 <__cvt+0x84>
 800651a:	eb00 0904 	add.w	r9, r0, r4
 800651e:	2200      	movs	r2, #0
 8006520:	2300      	movs	r3, #0
 8006522:	4630      	mov	r0, r6
 8006524:	4639      	mov	r1, r7
 8006526:	f7fa facf 	bl	8000ac8 <__aeabi_dcmpeq>
 800652a:	b108      	cbz	r0, 8006530 <__cvt+0x7c>
 800652c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006530:	2230      	movs	r2, #48	@ 0x30
 8006532:	9b03      	ldr	r3, [sp, #12]
 8006534:	454b      	cmp	r3, r9
 8006536:	d31e      	bcc.n	8006576 <__cvt+0xc2>
 8006538:	9b03      	ldr	r3, [sp, #12]
 800653a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800653c:	1b5b      	subs	r3, r3, r5
 800653e:	4628      	mov	r0, r5
 8006540:	6013      	str	r3, [r2, #0]
 8006542:	b004      	add	sp, #16
 8006544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006548:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800654c:	eb00 0904 	add.w	r9, r0, r4
 8006550:	d1e5      	bne.n	800651e <__cvt+0x6a>
 8006552:	7803      	ldrb	r3, [r0, #0]
 8006554:	2b30      	cmp	r3, #48	@ 0x30
 8006556:	d10a      	bne.n	800656e <__cvt+0xba>
 8006558:	2200      	movs	r2, #0
 800655a:	2300      	movs	r3, #0
 800655c:	4630      	mov	r0, r6
 800655e:	4639      	mov	r1, r7
 8006560:	f7fa fab2 	bl	8000ac8 <__aeabi_dcmpeq>
 8006564:	b918      	cbnz	r0, 800656e <__cvt+0xba>
 8006566:	f1c4 0401 	rsb	r4, r4, #1
 800656a:	f8ca 4000 	str.w	r4, [sl]
 800656e:	f8da 3000 	ldr.w	r3, [sl]
 8006572:	4499      	add	r9, r3
 8006574:	e7d3      	b.n	800651e <__cvt+0x6a>
 8006576:	1c59      	adds	r1, r3, #1
 8006578:	9103      	str	r1, [sp, #12]
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	e7d9      	b.n	8006532 <__cvt+0x7e>

0800657e <__exponent>:
 800657e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006580:	2900      	cmp	r1, #0
 8006582:	bfba      	itte	lt
 8006584:	4249      	neglt	r1, r1
 8006586:	232d      	movlt	r3, #45	@ 0x2d
 8006588:	232b      	movge	r3, #43	@ 0x2b
 800658a:	2909      	cmp	r1, #9
 800658c:	7002      	strb	r2, [r0, #0]
 800658e:	7043      	strb	r3, [r0, #1]
 8006590:	dd29      	ble.n	80065e6 <__exponent+0x68>
 8006592:	f10d 0307 	add.w	r3, sp, #7
 8006596:	461d      	mov	r5, r3
 8006598:	270a      	movs	r7, #10
 800659a:	461a      	mov	r2, r3
 800659c:	fbb1 f6f7 	udiv	r6, r1, r7
 80065a0:	fb07 1416 	mls	r4, r7, r6, r1
 80065a4:	3430      	adds	r4, #48	@ 0x30
 80065a6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80065aa:	460c      	mov	r4, r1
 80065ac:	2c63      	cmp	r4, #99	@ 0x63
 80065ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80065b2:	4631      	mov	r1, r6
 80065b4:	dcf1      	bgt.n	800659a <__exponent+0x1c>
 80065b6:	3130      	adds	r1, #48	@ 0x30
 80065b8:	1e94      	subs	r4, r2, #2
 80065ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80065be:	1c41      	adds	r1, r0, #1
 80065c0:	4623      	mov	r3, r4
 80065c2:	42ab      	cmp	r3, r5
 80065c4:	d30a      	bcc.n	80065dc <__exponent+0x5e>
 80065c6:	f10d 0309 	add.w	r3, sp, #9
 80065ca:	1a9b      	subs	r3, r3, r2
 80065cc:	42ac      	cmp	r4, r5
 80065ce:	bf88      	it	hi
 80065d0:	2300      	movhi	r3, #0
 80065d2:	3302      	adds	r3, #2
 80065d4:	4403      	add	r3, r0
 80065d6:	1a18      	subs	r0, r3, r0
 80065d8:	b003      	add	sp, #12
 80065da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065dc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80065e0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80065e4:	e7ed      	b.n	80065c2 <__exponent+0x44>
 80065e6:	2330      	movs	r3, #48	@ 0x30
 80065e8:	3130      	adds	r1, #48	@ 0x30
 80065ea:	7083      	strb	r3, [r0, #2]
 80065ec:	70c1      	strb	r1, [r0, #3]
 80065ee:	1d03      	adds	r3, r0, #4
 80065f0:	e7f1      	b.n	80065d6 <__exponent+0x58>
	...

080065f4 <_printf_float>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	b08d      	sub	sp, #52	@ 0x34
 80065fa:	460c      	mov	r4, r1
 80065fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006600:	4616      	mov	r6, r2
 8006602:	461f      	mov	r7, r3
 8006604:	4605      	mov	r5, r0
 8006606:	f000 fcb9 	bl	8006f7c <_localeconv_r>
 800660a:	6803      	ldr	r3, [r0, #0]
 800660c:	9304      	str	r3, [sp, #16]
 800660e:	4618      	mov	r0, r3
 8006610:	f7f9 fe2e 	bl	8000270 <strlen>
 8006614:	2300      	movs	r3, #0
 8006616:	930a      	str	r3, [sp, #40]	@ 0x28
 8006618:	f8d8 3000 	ldr.w	r3, [r8]
 800661c:	9005      	str	r0, [sp, #20]
 800661e:	3307      	adds	r3, #7
 8006620:	f023 0307 	bic.w	r3, r3, #7
 8006624:	f103 0208 	add.w	r2, r3, #8
 8006628:	f894 a018 	ldrb.w	sl, [r4, #24]
 800662c:	f8d4 b000 	ldr.w	fp, [r4]
 8006630:	f8c8 2000 	str.w	r2, [r8]
 8006634:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006638:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800663c:	9307      	str	r3, [sp, #28]
 800663e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006642:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006646:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800664a:	4b9c      	ldr	r3, [pc, #624]	@ (80068bc <_printf_float+0x2c8>)
 800664c:	f04f 32ff 	mov.w	r2, #4294967295
 8006650:	f7fa fa6c 	bl	8000b2c <__aeabi_dcmpun>
 8006654:	bb70      	cbnz	r0, 80066b4 <_printf_float+0xc0>
 8006656:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800665a:	4b98      	ldr	r3, [pc, #608]	@ (80068bc <_printf_float+0x2c8>)
 800665c:	f04f 32ff 	mov.w	r2, #4294967295
 8006660:	f7fa fa46 	bl	8000af0 <__aeabi_dcmple>
 8006664:	bb30      	cbnz	r0, 80066b4 <_printf_float+0xc0>
 8006666:	2200      	movs	r2, #0
 8006668:	2300      	movs	r3, #0
 800666a:	4640      	mov	r0, r8
 800666c:	4649      	mov	r1, r9
 800666e:	f7fa fa35 	bl	8000adc <__aeabi_dcmplt>
 8006672:	b110      	cbz	r0, 800667a <_printf_float+0x86>
 8006674:	232d      	movs	r3, #45	@ 0x2d
 8006676:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667a:	4a91      	ldr	r2, [pc, #580]	@ (80068c0 <_printf_float+0x2cc>)
 800667c:	4b91      	ldr	r3, [pc, #580]	@ (80068c4 <_printf_float+0x2d0>)
 800667e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006682:	bf8c      	ite	hi
 8006684:	4690      	movhi	r8, r2
 8006686:	4698      	movls	r8, r3
 8006688:	2303      	movs	r3, #3
 800668a:	6123      	str	r3, [r4, #16]
 800668c:	f02b 0304 	bic.w	r3, fp, #4
 8006690:	6023      	str	r3, [r4, #0]
 8006692:	f04f 0900 	mov.w	r9, #0
 8006696:	9700      	str	r7, [sp, #0]
 8006698:	4633      	mov	r3, r6
 800669a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800669c:	4621      	mov	r1, r4
 800669e:	4628      	mov	r0, r5
 80066a0:	f000 f9d2 	bl	8006a48 <_printf_common>
 80066a4:	3001      	adds	r0, #1
 80066a6:	f040 808d 	bne.w	80067c4 <_printf_float+0x1d0>
 80066aa:	f04f 30ff 	mov.w	r0, #4294967295
 80066ae:	b00d      	add	sp, #52	@ 0x34
 80066b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b4:	4642      	mov	r2, r8
 80066b6:	464b      	mov	r3, r9
 80066b8:	4640      	mov	r0, r8
 80066ba:	4649      	mov	r1, r9
 80066bc:	f7fa fa36 	bl	8000b2c <__aeabi_dcmpun>
 80066c0:	b140      	cbz	r0, 80066d4 <_printf_float+0xe0>
 80066c2:	464b      	mov	r3, r9
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	bfbc      	itt	lt
 80066c8:	232d      	movlt	r3, #45	@ 0x2d
 80066ca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80066ce:	4a7e      	ldr	r2, [pc, #504]	@ (80068c8 <_printf_float+0x2d4>)
 80066d0:	4b7e      	ldr	r3, [pc, #504]	@ (80068cc <_printf_float+0x2d8>)
 80066d2:	e7d4      	b.n	800667e <_printf_float+0x8a>
 80066d4:	6863      	ldr	r3, [r4, #4]
 80066d6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80066da:	9206      	str	r2, [sp, #24]
 80066dc:	1c5a      	adds	r2, r3, #1
 80066de:	d13b      	bne.n	8006758 <_printf_float+0x164>
 80066e0:	2306      	movs	r3, #6
 80066e2:	6063      	str	r3, [r4, #4]
 80066e4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80066e8:	2300      	movs	r3, #0
 80066ea:	6022      	str	r2, [r4, #0]
 80066ec:	9303      	str	r3, [sp, #12]
 80066ee:	ab0a      	add	r3, sp, #40	@ 0x28
 80066f0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80066f4:	ab09      	add	r3, sp, #36	@ 0x24
 80066f6:	9300      	str	r3, [sp, #0]
 80066f8:	6861      	ldr	r1, [r4, #4]
 80066fa:	ec49 8b10 	vmov	d0, r8, r9
 80066fe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006702:	4628      	mov	r0, r5
 8006704:	f7ff fed6 	bl	80064b4 <__cvt>
 8006708:	9b06      	ldr	r3, [sp, #24]
 800670a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800670c:	2b47      	cmp	r3, #71	@ 0x47
 800670e:	4680      	mov	r8, r0
 8006710:	d129      	bne.n	8006766 <_printf_float+0x172>
 8006712:	1cc8      	adds	r0, r1, #3
 8006714:	db02      	blt.n	800671c <_printf_float+0x128>
 8006716:	6863      	ldr	r3, [r4, #4]
 8006718:	4299      	cmp	r1, r3
 800671a:	dd41      	ble.n	80067a0 <_printf_float+0x1ac>
 800671c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006720:	fa5f fa8a 	uxtb.w	sl, sl
 8006724:	3901      	subs	r1, #1
 8006726:	4652      	mov	r2, sl
 8006728:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800672c:	9109      	str	r1, [sp, #36]	@ 0x24
 800672e:	f7ff ff26 	bl	800657e <__exponent>
 8006732:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006734:	1813      	adds	r3, r2, r0
 8006736:	2a01      	cmp	r2, #1
 8006738:	4681      	mov	r9, r0
 800673a:	6123      	str	r3, [r4, #16]
 800673c:	dc02      	bgt.n	8006744 <_printf_float+0x150>
 800673e:	6822      	ldr	r2, [r4, #0]
 8006740:	07d2      	lsls	r2, r2, #31
 8006742:	d501      	bpl.n	8006748 <_printf_float+0x154>
 8006744:	3301      	adds	r3, #1
 8006746:	6123      	str	r3, [r4, #16]
 8006748:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800674c:	2b00      	cmp	r3, #0
 800674e:	d0a2      	beq.n	8006696 <_printf_float+0xa2>
 8006750:	232d      	movs	r3, #45	@ 0x2d
 8006752:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006756:	e79e      	b.n	8006696 <_printf_float+0xa2>
 8006758:	9a06      	ldr	r2, [sp, #24]
 800675a:	2a47      	cmp	r2, #71	@ 0x47
 800675c:	d1c2      	bne.n	80066e4 <_printf_float+0xf0>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1c0      	bne.n	80066e4 <_printf_float+0xf0>
 8006762:	2301      	movs	r3, #1
 8006764:	e7bd      	b.n	80066e2 <_printf_float+0xee>
 8006766:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800676a:	d9db      	bls.n	8006724 <_printf_float+0x130>
 800676c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006770:	d118      	bne.n	80067a4 <_printf_float+0x1b0>
 8006772:	2900      	cmp	r1, #0
 8006774:	6863      	ldr	r3, [r4, #4]
 8006776:	dd0b      	ble.n	8006790 <_printf_float+0x19c>
 8006778:	6121      	str	r1, [r4, #16]
 800677a:	b913      	cbnz	r3, 8006782 <_printf_float+0x18e>
 800677c:	6822      	ldr	r2, [r4, #0]
 800677e:	07d0      	lsls	r0, r2, #31
 8006780:	d502      	bpl.n	8006788 <_printf_float+0x194>
 8006782:	3301      	adds	r3, #1
 8006784:	440b      	add	r3, r1
 8006786:	6123      	str	r3, [r4, #16]
 8006788:	65a1      	str	r1, [r4, #88]	@ 0x58
 800678a:	f04f 0900 	mov.w	r9, #0
 800678e:	e7db      	b.n	8006748 <_printf_float+0x154>
 8006790:	b913      	cbnz	r3, 8006798 <_printf_float+0x1a4>
 8006792:	6822      	ldr	r2, [r4, #0]
 8006794:	07d2      	lsls	r2, r2, #31
 8006796:	d501      	bpl.n	800679c <_printf_float+0x1a8>
 8006798:	3302      	adds	r3, #2
 800679a:	e7f4      	b.n	8006786 <_printf_float+0x192>
 800679c:	2301      	movs	r3, #1
 800679e:	e7f2      	b.n	8006786 <_printf_float+0x192>
 80067a0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80067a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067a6:	4299      	cmp	r1, r3
 80067a8:	db05      	blt.n	80067b6 <_printf_float+0x1c2>
 80067aa:	6823      	ldr	r3, [r4, #0]
 80067ac:	6121      	str	r1, [r4, #16]
 80067ae:	07d8      	lsls	r0, r3, #31
 80067b0:	d5ea      	bpl.n	8006788 <_printf_float+0x194>
 80067b2:	1c4b      	adds	r3, r1, #1
 80067b4:	e7e7      	b.n	8006786 <_printf_float+0x192>
 80067b6:	2900      	cmp	r1, #0
 80067b8:	bfd4      	ite	le
 80067ba:	f1c1 0202 	rsble	r2, r1, #2
 80067be:	2201      	movgt	r2, #1
 80067c0:	4413      	add	r3, r2
 80067c2:	e7e0      	b.n	8006786 <_printf_float+0x192>
 80067c4:	6823      	ldr	r3, [r4, #0]
 80067c6:	055a      	lsls	r2, r3, #21
 80067c8:	d407      	bmi.n	80067da <_printf_float+0x1e6>
 80067ca:	6923      	ldr	r3, [r4, #16]
 80067cc:	4642      	mov	r2, r8
 80067ce:	4631      	mov	r1, r6
 80067d0:	4628      	mov	r0, r5
 80067d2:	47b8      	blx	r7
 80067d4:	3001      	adds	r0, #1
 80067d6:	d12b      	bne.n	8006830 <_printf_float+0x23c>
 80067d8:	e767      	b.n	80066aa <_printf_float+0xb6>
 80067da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80067de:	f240 80dd 	bls.w	800699c <_printf_float+0x3a8>
 80067e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067e6:	2200      	movs	r2, #0
 80067e8:	2300      	movs	r3, #0
 80067ea:	f7fa f96d 	bl	8000ac8 <__aeabi_dcmpeq>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d033      	beq.n	800685a <_printf_float+0x266>
 80067f2:	4a37      	ldr	r2, [pc, #220]	@ (80068d0 <_printf_float+0x2dc>)
 80067f4:	2301      	movs	r3, #1
 80067f6:	4631      	mov	r1, r6
 80067f8:	4628      	mov	r0, r5
 80067fa:	47b8      	blx	r7
 80067fc:	3001      	adds	r0, #1
 80067fe:	f43f af54 	beq.w	80066aa <_printf_float+0xb6>
 8006802:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006806:	4543      	cmp	r3, r8
 8006808:	db02      	blt.n	8006810 <_printf_float+0x21c>
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	07d8      	lsls	r0, r3, #31
 800680e:	d50f      	bpl.n	8006830 <_printf_float+0x23c>
 8006810:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006814:	4631      	mov	r1, r6
 8006816:	4628      	mov	r0, r5
 8006818:	47b8      	blx	r7
 800681a:	3001      	adds	r0, #1
 800681c:	f43f af45 	beq.w	80066aa <_printf_float+0xb6>
 8006820:	f04f 0900 	mov.w	r9, #0
 8006824:	f108 38ff 	add.w	r8, r8, #4294967295
 8006828:	f104 0a1a 	add.w	sl, r4, #26
 800682c:	45c8      	cmp	r8, r9
 800682e:	dc09      	bgt.n	8006844 <_printf_float+0x250>
 8006830:	6823      	ldr	r3, [r4, #0]
 8006832:	079b      	lsls	r3, r3, #30
 8006834:	f100 8103 	bmi.w	8006a3e <_printf_float+0x44a>
 8006838:	68e0      	ldr	r0, [r4, #12]
 800683a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683c:	4298      	cmp	r0, r3
 800683e:	bfb8      	it	lt
 8006840:	4618      	movlt	r0, r3
 8006842:	e734      	b.n	80066ae <_printf_float+0xba>
 8006844:	2301      	movs	r3, #1
 8006846:	4652      	mov	r2, sl
 8006848:	4631      	mov	r1, r6
 800684a:	4628      	mov	r0, r5
 800684c:	47b8      	blx	r7
 800684e:	3001      	adds	r0, #1
 8006850:	f43f af2b 	beq.w	80066aa <_printf_float+0xb6>
 8006854:	f109 0901 	add.w	r9, r9, #1
 8006858:	e7e8      	b.n	800682c <_printf_float+0x238>
 800685a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800685c:	2b00      	cmp	r3, #0
 800685e:	dc39      	bgt.n	80068d4 <_printf_float+0x2e0>
 8006860:	4a1b      	ldr	r2, [pc, #108]	@ (80068d0 <_printf_float+0x2dc>)
 8006862:	2301      	movs	r3, #1
 8006864:	4631      	mov	r1, r6
 8006866:	4628      	mov	r0, r5
 8006868:	47b8      	blx	r7
 800686a:	3001      	adds	r0, #1
 800686c:	f43f af1d 	beq.w	80066aa <_printf_float+0xb6>
 8006870:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006874:	ea59 0303 	orrs.w	r3, r9, r3
 8006878:	d102      	bne.n	8006880 <_printf_float+0x28c>
 800687a:	6823      	ldr	r3, [r4, #0]
 800687c:	07d9      	lsls	r1, r3, #31
 800687e:	d5d7      	bpl.n	8006830 <_printf_float+0x23c>
 8006880:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006884:	4631      	mov	r1, r6
 8006886:	4628      	mov	r0, r5
 8006888:	47b8      	blx	r7
 800688a:	3001      	adds	r0, #1
 800688c:	f43f af0d 	beq.w	80066aa <_printf_float+0xb6>
 8006890:	f04f 0a00 	mov.w	sl, #0
 8006894:	f104 0b1a 	add.w	fp, r4, #26
 8006898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800689a:	425b      	negs	r3, r3
 800689c:	4553      	cmp	r3, sl
 800689e:	dc01      	bgt.n	80068a4 <_printf_float+0x2b0>
 80068a0:	464b      	mov	r3, r9
 80068a2:	e793      	b.n	80067cc <_printf_float+0x1d8>
 80068a4:	2301      	movs	r3, #1
 80068a6:	465a      	mov	r2, fp
 80068a8:	4631      	mov	r1, r6
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	f43f aefb 	beq.w	80066aa <_printf_float+0xb6>
 80068b4:	f10a 0a01 	add.w	sl, sl, #1
 80068b8:	e7ee      	b.n	8006898 <_printf_float+0x2a4>
 80068ba:	bf00      	nop
 80068bc:	7fefffff 	.word	0x7fefffff
 80068c0:	08008e98 	.word	0x08008e98
 80068c4:	08008e94 	.word	0x08008e94
 80068c8:	08008ea0 	.word	0x08008ea0
 80068cc:	08008e9c 	.word	0x08008e9c
 80068d0:	08008ea4 	.word	0x08008ea4
 80068d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80068d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80068da:	4553      	cmp	r3, sl
 80068dc:	bfa8      	it	ge
 80068de:	4653      	movge	r3, sl
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	4699      	mov	r9, r3
 80068e4:	dc36      	bgt.n	8006954 <_printf_float+0x360>
 80068e6:	f04f 0b00 	mov.w	fp, #0
 80068ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068ee:	f104 021a 	add.w	r2, r4, #26
 80068f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80068f4:	9306      	str	r3, [sp, #24]
 80068f6:	eba3 0309 	sub.w	r3, r3, r9
 80068fa:	455b      	cmp	r3, fp
 80068fc:	dc31      	bgt.n	8006962 <_printf_float+0x36e>
 80068fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006900:	459a      	cmp	sl, r3
 8006902:	dc3a      	bgt.n	800697a <_printf_float+0x386>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	07da      	lsls	r2, r3, #31
 8006908:	d437      	bmi.n	800697a <_printf_float+0x386>
 800690a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690c:	ebaa 0903 	sub.w	r9, sl, r3
 8006910:	9b06      	ldr	r3, [sp, #24]
 8006912:	ebaa 0303 	sub.w	r3, sl, r3
 8006916:	4599      	cmp	r9, r3
 8006918:	bfa8      	it	ge
 800691a:	4699      	movge	r9, r3
 800691c:	f1b9 0f00 	cmp.w	r9, #0
 8006920:	dc33      	bgt.n	800698a <_printf_float+0x396>
 8006922:	f04f 0800 	mov.w	r8, #0
 8006926:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800692a:	f104 0b1a 	add.w	fp, r4, #26
 800692e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006930:	ebaa 0303 	sub.w	r3, sl, r3
 8006934:	eba3 0309 	sub.w	r3, r3, r9
 8006938:	4543      	cmp	r3, r8
 800693a:	f77f af79 	ble.w	8006830 <_printf_float+0x23c>
 800693e:	2301      	movs	r3, #1
 8006940:	465a      	mov	r2, fp
 8006942:	4631      	mov	r1, r6
 8006944:	4628      	mov	r0, r5
 8006946:	47b8      	blx	r7
 8006948:	3001      	adds	r0, #1
 800694a:	f43f aeae 	beq.w	80066aa <_printf_float+0xb6>
 800694e:	f108 0801 	add.w	r8, r8, #1
 8006952:	e7ec      	b.n	800692e <_printf_float+0x33a>
 8006954:	4642      	mov	r2, r8
 8006956:	4631      	mov	r1, r6
 8006958:	4628      	mov	r0, r5
 800695a:	47b8      	blx	r7
 800695c:	3001      	adds	r0, #1
 800695e:	d1c2      	bne.n	80068e6 <_printf_float+0x2f2>
 8006960:	e6a3      	b.n	80066aa <_printf_float+0xb6>
 8006962:	2301      	movs	r3, #1
 8006964:	4631      	mov	r1, r6
 8006966:	4628      	mov	r0, r5
 8006968:	9206      	str	r2, [sp, #24]
 800696a:	47b8      	blx	r7
 800696c:	3001      	adds	r0, #1
 800696e:	f43f ae9c 	beq.w	80066aa <_printf_float+0xb6>
 8006972:	9a06      	ldr	r2, [sp, #24]
 8006974:	f10b 0b01 	add.w	fp, fp, #1
 8006978:	e7bb      	b.n	80068f2 <_printf_float+0x2fe>
 800697a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800697e:	4631      	mov	r1, r6
 8006980:	4628      	mov	r0, r5
 8006982:	47b8      	blx	r7
 8006984:	3001      	adds	r0, #1
 8006986:	d1c0      	bne.n	800690a <_printf_float+0x316>
 8006988:	e68f      	b.n	80066aa <_printf_float+0xb6>
 800698a:	9a06      	ldr	r2, [sp, #24]
 800698c:	464b      	mov	r3, r9
 800698e:	4442      	add	r2, r8
 8006990:	4631      	mov	r1, r6
 8006992:	4628      	mov	r0, r5
 8006994:	47b8      	blx	r7
 8006996:	3001      	adds	r0, #1
 8006998:	d1c3      	bne.n	8006922 <_printf_float+0x32e>
 800699a:	e686      	b.n	80066aa <_printf_float+0xb6>
 800699c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80069a0:	f1ba 0f01 	cmp.w	sl, #1
 80069a4:	dc01      	bgt.n	80069aa <_printf_float+0x3b6>
 80069a6:	07db      	lsls	r3, r3, #31
 80069a8:	d536      	bpl.n	8006a18 <_printf_float+0x424>
 80069aa:	2301      	movs	r3, #1
 80069ac:	4642      	mov	r2, r8
 80069ae:	4631      	mov	r1, r6
 80069b0:	4628      	mov	r0, r5
 80069b2:	47b8      	blx	r7
 80069b4:	3001      	adds	r0, #1
 80069b6:	f43f ae78 	beq.w	80066aa <_printf_float+0xb6>
 80069ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069be:	4631      	mov	r1, r6
 80069c0:	4628      	mov	r0, r5
 80069c2:	47b8      	blx	r7
 80069c4:	3001      	adds	r0, #1
 80069c6:	f43f ae70 	beq.w	80066aa <_printf_float+0xb6>
 80069ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80069ce:	2200      	movs	r2, #0
 80069d0:	2300      	movs	r3, #0
 80069d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069d6:	f7fa f877 	bl	8000ac8 <__aeabi_dcmpeq>
 80069da:	b9c0      	cbnz	r0, 8006a0e <_printf_float+0x41a>
 80069dc:	4653      	mov	r3, sl
 80069de:	f108 0201 	add.w	r2, r8, #1
 80069e2:	4631      	mov	r1, r6
 80069e4:	4628      	mov	r0, r5
 80069e6:	47b8      	blx	r7
 80069e8:	3001      	adds	r0, #1
 80069ea:	d10c      	bne.n	8006a06 <_printf_float+0x412>
 80069ec:	e65d      	b.n	80066aa <_printf_float+0xb6>
 80069ee:	2301      	movs	r3, #1
 80069f0:	465a      	mov	r2, fp
 80069f2:	4631      	mov	r1, r6
 80069f4:	4628      	mov	r0, r5
 80069f6:	47b8      	blx	r7
 80069f8:	3001      	adds	r0, #1
 80069fa:	f43f ae56 	beq.w	80066aa <_printf_float+0xb6>
 80069fe:	f108 0801 	add.w	r8, r8, #1
 8006a02:	45d0      	cmp	r8, sl
 8006a04:	dbf3      	blt.n	80069ee <_printf_float+0x3fa>
 8006a06:	464b      	mov	r3, r9
 8006a08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006a0c:	e6df      	b.n	80067ce <_printf_float+0x1da>
 8006a0e:	f04f 0800 	mov.w	r8, #0
 8006a12:	f104 0b1a 	add.w	fp, r4, #26
 8006a16:	e7f4      	b.n	8006a02 <_printf_float+0x40e>
 8006a18:	2301      	movs	r3, #1
 8006a1a:	4642      	mov	r2, r8
 8006a1c:	e7e1      	b.n	80069e2 <_printf_float+0x3ee>
 8006a1e:	2301      	movs	r3, #1
 8006a20:	464a      	mov	r2, r9
 8006a22:	4631      	mov	r1, r6
 8006a24:	4628      	mov	r0, r5
 8006a26:	47b8      	blx	r7
 8006a28:	3001      	adds	r0, #1
 8006a2a:	f43f ae3e 	beq.w	80066aa <_printf_float+0xb6>
 8006a2e:	f108 0801 	add.w	r8, r8, #1
 8006a32:	68e3      	ldr	r3, [r4, #12]
 8006a34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006a36:	1a5b      	subs	r3, r3, r1
 8006a38:	4543      	cmp	r3, r8
 8006a3a:	dcf0      	bgt.n	8006a1e <_printf_float+0x42a>
 8006a3c:	e6fc      	b.n	8006838 <_printf_float+0x244>
 8006a3e:	f04f 0800 	mov.w	r8, #0
 8006a42:	f104 0919 	add.w	r9, r4, #25
 8006a46:	e7f4      	b.n	8006a32 <_printf_float+0x43e>

08006a48 <_printf_common>:
 8006a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a4c:	4616      	mov	r6, r2
 8006a4e:	4698      	mov	r8, r3
 8006a50:	688a      	ldr	r2, [r1, #8]
 8006a52:	690b      	ldr	r3, [r1, #16]
 8006a54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	bfb8      	it	lt
 8006a5c:	4613      	movlt	r3, r2
 8006a5e:	6033      	str	r3, [r6, #0]
 8006a60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a64:	4607      	mov	r7, r0
 8006a66:	460c      	mov	r4, r1
 8006a68:	b10a      	cbz	r2, 8006a6e <_printf_common+0x26>
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	6033      	str	r3, [r6, #0]
 8006a6e:	6823      	ldr	r3, [r4, #0]
 8006a70:	0699      	lsls	r1, r3, #26
 8006a72:	bf42      	ittt	mi
 8006a74:	6833      	ldrmi	r3, [r6, #0]
 8006a76:	3302      	addmi	r3, #2
 8006a78:	6033      	strmi	r3, [r6, #0]
 8006a7a:	6825      	ldr	r5, [r4, #0]
 8006a7c:	f015 0506 	ands.w	r5, r5, #6
 8006a80:	d106      	bne.n	8006a90 <_printf_common+0x48>
 8006a82:	f104 0a19 	add.w	sl, r4, #25
 8006a86:	68e3      	ldr	r3, [r4, #12]
 8006a88:	6832      	ldr	r2, [r6, #0]
 8006a8a:	1a9b      	subs	r3, r3, r2
 8006a8c:	42ab      	cmp	r3, r5
 8006a8e:	dc26      	bgt.n	8006ade <_printf_common+0x96>
 8006a90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a94:	6822      	ldr	r2, [r4, #0]
 8006a96:	3b00      	subs	r3, #0
 8006a98:	bf18      	it	ne
 8006a9a:	2301      	movne	r3, #1
 8006a9c:	0692      	lsls	r2, r2, #26
 8006a9e:	d42b      	bmi.n	8006af8 <_printf_common+0xb0>
 8006aa0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006aa4:	4641      	mov	r1, r8
 8006aa6:	4638      	mov	r0, r7
 8006aa8:	47c8      	blx	r9
 8006aaa:	3001      	adds	r0, #1
 8006aac:	d01e      	beq.n	8006aec <_printf_common+0xa4>
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	6922      	ldr	r2, [r4, #16]
 8006ab2:	f003 0306 	and.w	r3, r3, #6
 8006ab6:	2b04      	cmp	r3, #4
 8006ab8:	bf02      	ittt	eq
 8006aba:	68e5      	ldreq	r5, [r4, #12]
 8006abc:	6833      	ldreq	r3, [r6, #0]
 8006abe:	1aed      	subeq	r5, r5, r3
 8006ac0:	68a3      	ldr	r3, [r4, #8]
 8006ac2:	bf0c      	ite	eq
 8006ac4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ac8:	2500      	movne	r5, #0
 8006aca:	4293      	cmp	r3, r2
 8006acc:	bfc4      	itt	gt
 8006ace:	1a9b      	subgt	r3, r3, r2
 8006ad0:	18ed      	addgt	r5, r5, r3
 8006ad2:	2600      	movs	r6, #0
 8006ad4:	341a      	adds	r4, #26
 8006ad6:	42b5      	cmp	r5, r6
 8006ad8:	d11a      	bne.n	8006b10 <_printf_common+0xc8>
 8006ada:	2000      	movs	r0, #0
 8006adc:	e008      	b.n	8006af0 <_printf_common+0xa8>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	4652      	mov	r2, sl
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	47c8      	blx	r9
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d103      	bne.n	8006af4 <_printf_common+0xac>
 8006aec:	f04f 30ff 	mov.w	r0, #4294967295
 8006af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006af4:	3501      	adds	r5, #1
 8006af6:	e7c6      	b.n	8006a86 <_printf_common+0x3e>
 8006af8:	18e1      	adds	r1, r4, r3
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	2030      	movs	r0, #48	@ 0x30
 8006afe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006b02:	4422      	add	r2, r4
 8006b04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006b08:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006b0c:	3302      	adds	r3, #2
 8006b0e:	e7c7      	b.n	8006aa0 <_printf_common+0x58>
 8006b10:	2301      	movs	r3, #1
 8006b12:	4622      	mov	r2, r4
 8006b14:	4641      	mov	r1, r8
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c8      	blx	r9
 8006b1a:	3001      	adds	r0, #1
 8006b1c:	d0e6      	beq.n	8006aec <_printf_common+0xa4>
 8006b1e:	3601      	adds	r6, #1
 8006b20:	e7d9      	b.n	8006ad6 <_printf_common+0x8e>
	...

08006b24 <_printf_i>:
 8006b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b28:	7e0f      	ldrb	r7, [r1, #24]
 8006b2a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b2c:	2f78      	cmp	r7, #120	@ 0x78
 8006b2e:	4691      	mov	r9, r2
 8006b30:	4680      	mov	r8, r0
 8006b32:	460c      	mov	r4, r1
 8006b34:	469a      	mov	sl, r3
 8006b36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b3a:	d807      	bhi.n	8006b4c <_printf_i+0x28>
 8006b3c:	2f62      	cmp	r7, #98	@ 0x62
 8006b3e:	d80a      	bhi.n	8006b56 <_printf_i+0x32>
 8006b40:	2f00      	cmp	r7, #0
 8006b42:	f000 80d1 	beq.w	8006ce8 <_printf_i+0x1c4>
 8006b46:	2f58      	cmp	r7, #88	@ 0x58
 8006b48:	f000 80b8 	beq.w	8006cbc <_printf_i+0x198>
 8006b4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b54:	e03a      	b.n	8006bcc <_printf_i+0xa8>
 8006b56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b5a:	2b15      	cmp	r3, #21
 8006b5c:	d8f6      	bhi.n	8006b4c <_printf_i+0x28>
 8006b5e:	a101      	add	r1, pc, #4	@ (adr r1, 8006b64 <_printf_i+0x40>)
 8006b60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b64:	08006bbd 	.word	0x08006bbd
 8006b68:	08006bd1 	.word	0x08006bd1
 8006b6c:	08006b4d 	.word	0x08006b4d
 8006b70:	08006b4d 	.word	0x08006b4d
 8006b74:	08006b4d 	.word	0x08006b4d
 8006b78:	08006b4d 	.word	0x08006b4d
 8006b7c:	08006bd1 	.word	0x08006bd1
 8006b80:	08006b4d 	.word	0x08006b4d
 8006b84:	08006b4d 	.word	0x08006b4d
 8006b88:	08006b4d 	.word	0x08006b4d
 8006b8c:	08006b4d 	.word	0x08006b4d
 8006b90:	08006ccf 	.word	0x08006ccf
 8006b94:	08006bfb 	.word	0x08006bfb
 8006b98:	08006c89 	.word	0x08006c89
 8006b9c:	08006b4d 	.word	0x08006b4d
 8006ba0:	08006b4d 	.word	0x08006b4d
 8006ba4:	08006cf1 	.word	0x08006cf1
 8006ba8:	08006b4d 	.word	0x08006b4d
 8006bac:	08006bfb 	.word	0x08006bfb
 8006bb0:	08006b4d 	.word	0x08006b4d
 8006bb4:	08006b4d 	.word	0x08006b4d
 8006bb8:	08006c91 	.word	0x08006c91
 8006bbc:	6833      	ldr	r3, [r6, #0]
 8006bbe:	1d1a      	adds	r2, r3, #4
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6032      	str	r2, [r6, #0]
 8006bc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006bc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e09c      	b.n	8006d0a <_printf_i+0x1e6>
 8006bd0:	6833      	ldr	r3, [r6, #0]
 8006bd2:	6820      	ldr	r0, [r4, #0]
 8006bd4:	1d19      	adds	r1, r3, #4
 8006bd6:	6031      	str	r1, [r6, #0]
 8006bd8:	0606      	lsls	r6, r0, #24
 8006bda:	d501      	bpl.n	8006be0 <_printf_i+0xbc>
 8006bdc:	681d      	ldr	r5, [r3, #0]
 8006bde:	e003      	b.n	8006be8 <_printf_i+0xc4>
 8006be0:	0645      	lsls	r5, r0, #25
 8006be2:	d5fb      	bpl.n	8006bdc <_printf_i+0xb8>
 8006be4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006be8:	2d00      	cmp	r5, #0
 8006bea:	da03      	bge.n	8006bf4 <_printf_i+0xd0>
 8006bec:	232d      	movs	r3, #45	@ 0x2d
 8006bee:	426d      	negs	r5, r5
 8006bf0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf4:	4858      	ldr	r0, [pc, #352]	@ (8006d58 <_printf_i+0x234>)
 8006bf6:	230a      	movs	r3, #10
 8006bf8:	e011      	b.n	8006c1e <_printf_i+0xfa>
 8006bfa:	6821      	ldr	r1, [r4, #0]
 8006bfc:	6833      	ldr	r3, [r6, #0]
 8006bfe:	0608      	lsls	r0, r1, #24
 8006c00:	f853 5b04 	ldr.w	r5, [r3], #4
 8006c04:	d402      	bmi.n	8006c0c <_printf_i+0xe8>
 8006c06:	0649      	lsls	r1, r1, #25
 8006c08:	bf48      	it	mi
 8006c0a:	b2ad      	uxthmi	r5, r5
 8006c0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006c0e:	4852      	ldr	r0, [pc, #328]	@ (8006d58 <_printf_i+0x234>)
 8006c10:	6033      	str	r3, [r6, #0]
 8006c12:	bf14      	ite	ne
 8006c14:	230a      	movne	r3, #10
 8006c16:	2308      	moveq	r3, #8
 8006c18:	2100      	movs	r1, #0
 8006c1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006c1e:	6866      	ldr	r6, [r4, #4]
 8006c20:	60a6      	str	r6, [r4, #8]
 8006c22:	2e00      	cmp	r6, #0
 8006c24:	db05      	blt.n	8006c32 <_printf_i+0x10e>
 8006c26:	6821      	ldr	r1, [r4, #0]
 8006c28:	432e      	orrs	r6, r5
 8006c2a:	f021 0104 	bic.w	r1, r1, #4
 8006c2e:	6021      	str	r1, [r4, #0]
 8006c30:	d04b      	beq.n	8006cca <_printf_i+0x1a6>
 8006c32:	4616      	mov	r6, r2
 8006c34:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c38:	fb03 5711 	mls	r7, r3, r1, r5
 8006c3c:	5dc7      	ldrb	r7, [r0, r7]
 8006c3e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c42:	462f      	mov	r7, r5
 8006c44:	42bb      	cmp	r3, r7
 8006c46:	460d      	mov	r5, r1
 8006c48:	d9f4      	bls.n	8006c34 <_printf_i+0x110>
 8006c4a:	2b08      	cmp	r3, #8
 8006c4c:	d10b      	bne.n	8006c66 <_printf_i+0x142>
 8006c4e:	6823      	ldr	r3, [r4, #0]
 8006c50:	07df      	lsls	r7, r3, #31
 8006c52:	d508      	bpl.n	8006c66 <_printf_i+0x142>
 8006c54:	6923      	ldr	r3, [r4, #16]
 8006c56:	6861      	ldr	r1, [r4, #4]
 8006c58:	4299      	cmp	r1, r3
 8006c5a:	bfde      	ittt	le
 8006c5c:	2330      	movle	r3, #48	@ 0x30
 8006c5e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c62:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c66:	1b92      	subs	r2, r2, r6
 8006c68:	6122      	str	r2, [r4, #16]
 8006c6a:	f8cd a000 	str.w	sl, [sp]
 8006c6e:	464b      	mov	r3, r9
 8006c70:	aa03      	add	r2, sp, #12
 8006c72:	4621      	mov	r1, r4
 8006c74:	4640      	mov	r0, r8
 8006c76:	f7ff fee7 	bl	8006a48 <_printf_common>
 8006c7a:	3001      	adds	r0, #1
 8006c7c:	d14a      	bne.n	8006d14 <_printf_i+0x1f0>
 8006c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8006c82:	b004      	add	sp, #16
 8006c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	f043 0320 	orr.w	r3, r3, #32
 8006c8e:	6023      	str	r3, [r4, #0]
 8006c90:	4832      	ldr	r0, [pc, #200]	@ (8006d5c <_printf_i+0x238>)
 8006c92:	2778      	movs	r7, #120	@ 0x78
 8006c94:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	6831      	ldr	r1, [r6, #0]
 8006c9c:	061f      	lsls	r7, r3, #24
 8006c9e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ca2:	d402      	bmi.n	8006caa <_printf_i+0x186>
 8006ca4:	065f      	lsls	r7, r3, #25
 8006ca6:	bf48      	it	mi
 8006ca8:	b2ad      	uxthmi	r5, r5
 8006caa:	6031      	str	r1, [r6, #0]
 8006cac:	07d9      	lsls	r1, r3, #31
 8006cae:	bf44      	itt	mi
 8006cb0:	f043 0320 	orrmi.w	r3, r3, #32
 8006cb4:	6023      	strmi	r3, [r4, #0]
 8006cb6:	b11d      	cbz	r5, 8006cc0 <_printf_i+0x19c>
 8006cb8:	2310      	movs	r3, #16
 8006cba:	e7ad      	b.n	8006c18 <_printf_i+0xf4>
 8006cbc:	4826      	ldr	r0, [pc, #152]	@ (8006d58 <_printf_i+0x234>)
 8006cbe:	e7e9      	b.n	8006c94 <_printf_i+0x170>
 8006cc0:	6823      	ldr	r3, [r4, #0]
 8006cc2:	f023 0320 	bic.w	r3, r3, #32
 8006cc6:	6023      	str	r3, [r4, #0]
 8006cc8:	e7f6      	b.n	8006cb8 <_printf_i+0x194>
 8006cca:	4616      	mov	r6, r2
 8006ccc:	e7bd      	b.n	8006c4a <_printf_i+0x126>
 8006cce:	6833      	ldr	r3, [r6, #0]
 8006cd0:	6825      	ldr	r5, [r4, #0]
 8006cd2:	6961      	ldr	r1, [r4, #20]
 8006cd4:	1d18      	adds	r0, r3, #4
 8006cd6:	6030      	str	r0, [r6, #0]
 8006cd8:	062e      	lsls	r6, r5, #24
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	d501      	bpl.n	8006ce2 <_printf_i+0x1be>
 8006cde:	6019      	str	r1, [r3, #0]
 8006ce0:	e002      	b.n	8006ce8 <_printf_i+0x1c4>
 8006ce2:	0668      	lsls	r0, r5, #25
 8006ce4:	d5fb      	bpl.n	8006cde <_printf_i+0x1ba>
 8006ce6:	8019      	strh	r1, [r3, #0]
 8006ce8:	2300      	movs	r3, #0
 8006cea:	6123      	str	r3, [r4, #16]
 8006cec:	4616      	mov	r6, r2
 8006cee:	e7bc      	b.n	8006c6a <_printf_i+0x146>
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	6032      	str	r2, [r6, #0]
 8006cf6:	681e      	ldr	r6, [r3, #0]
 8006cf8:	6862      	ldr	r2, [r4, #4]
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	4630      	mov	r0, r6
 8006cfe:	f7f9 fa67 	bl	80001d0 <memchr>
 8006d02:	b108      	cbz	r0, 8006d08 <_printf_i+0x1e4>
 8006d04:	1b80      	subs	r0, r0, r6
 8006d06:	6060      	str	r0, [r4, #4]
 8006d08:	6863      	ldr	r3, [r4, #4]
 8006d0a:	6123      	str	r3, [r4, #16]
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d12:	e7aa      	b.n	8006c6a <_printf_i+0x146>
 8006d14:	6923      	ldr	r3, [r4, #16]
 8006d16:	4632      	mov	r2, r6
 8006d18:	4649      	mov	r1, r9
 8006d1a:	4640      	mov	r0, r8
 8006d1c:	47d0      	blx	sl
 8006d1e:	3001      	adds	r0, #1
 8006d20:	d0ad      	beq.n	8006c7e <_printf_i+0x15a>
 8006d22:	6823      	ldr	r3, [r4, #0]
 8006d24:	079b      	lsls	r3, r3, #30
 8006d26:	d413      	bmi.n	8006d50 <_printf_i+0x22c>
 8006d28:	68e0      	ldr	r0, [r4, #12]
 8006d2a:	9b03      	ldr	r3, [sp, #12]
 8006d2c:	4298      	cmp	r0, r3
 8006d2e:	bfb8      	it	lt
 8006d30:	4618      	movlt	r0, r3
 8006d32:	e7a6      	b.n	8006c82 <_printf_i+0x15e>
 8006d34:	2301      	movs	r3, #1
 8006d36:	4632      	mov	r2, r6
 8006d38:	4649      	mov	r1, r9
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	47d0      	blx	sl
 8006d3e:	3001      	adds	r0, #1
 8006d40:	d09d      	beq.n	8006c7e <_printf_i+0x15a>
 8006d42:	3501      	adds	r5, #1
 8006d44:	68e3      	ldr	r3, [r4, #12]
 8006d46:	9903      	ldr	r1, [sp, #12]
 8006d48:	1a5b      	subs	r3, r3, r1
 8006d4a:	42ab      	cmp	r3, r5
 8006d4c:	dcf2      	bgt.n	8006d34 <_printf_i+0x210>
 8006d4e:	e7eb      	b.n	8006d28 <_printf_i+0x204>
 8006d50:	2500      	movs	r5, #0
 8006d52:	f104 0619 	add.w	r6, r4, #25
 8006d56:	e7f5      	b.n	8006d44 <_printf_i+0x220>
 8006d58:	08008ea6 	.word	0x08008ea6
 8006d5c:	08008eb7 	.word	0x08008eb7

08006d60 <std>:
 8006d60:	2300      	movs	r3, #0
 8006d62:	b510      	push	{r4, lr}
 8006d64:	4604      	mov	r4, r0
 8006d66:	e9c0 3300 	strd	r3, r3, [r0]
 8006d6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d6e:	6083      	str	r3, [r0, #8]
 8006d70:	8181      	strh	r1, [r0, #12]
 8006d72:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d74:	81c2      	strh	r2, [r0, #14]
 8006d76:	6183      	str	r3, [r0, #24]
 8006d78:	4619      	mov	r1, r3
 8006d7a:	2208      	movs	r2, #8
 8006d7c:	305c      	adds	r0, #92	@ 0x5c
 8006d7e:	f000 f8f4 	bl	8006f6a <memset>
 8006d82:	4b0d      	ldr	r3, [pc, #52]	@ (8006db8 <std+0x58>)
 8006d84:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d86:	4b0d      	ldr	r3, [pc, #52]	@ (8006dbc <std+0x5c>)
 8006d88:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc0 <std+0x60>)
 8006d8c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc4 <std+0x64>)
 8006d90:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d92:	4b0d      	ldr	r3, [pc, #52]	@ (8006dc8 <std+0x68>)
 8006d94:	6224      	str	r4, [r4, #32]
 8006d96:	429c      	cmp	r4, r3
 8006d98:	d006      	beq.n	8006da8 <std+0x48>
 8006d9a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d9e:	4294      	cmp	r4, r2
 8006da0:	d002      	beq.n	8006da8 <std+0x48>
 8006da2:	33d0      	adds	r3, #208	@ 0xd0
 8006da4:	429c      	cmp	r4, r3
 8006da6:	d105      	bne.n	8006db4 <std+0x54>
 8006da8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006db0:	f000 b958 	b.w	8007064 <__retarget_lock_init_recursive>
 8006db4:	bd10      	pop	{r4, pc}
 8006db6:	bf00      	nop
 8006db8:	08006ee5 	.word	0x08006ee5
 8006dbc:	08006f07 	.word	0x08006f07
 8006dc0:	08006f3f 	.word	0x08006f3f
 8006dc4:	08006f63 	.word	0x08006f63
 8006dc8:	20000544 	.word	0x20000544

08006dcc <stdio_exit_handler>:
 8006dcc:	4a02      	ldr	r2, [pc, #8]	@ (8006dd8 <stdio_exit_handler+0xc>)
 8006dce:	4903      	ldr	r1, [pc, #12]	@ (8006ddc <stdio_exit_handler+0x10>)
 8006dd0:	4803      	ldr	r0, [pc, #12]	@ (8006de0 <stdio_exit_handler+0x14>)
 8006dd2:	f000 b869 	b.w	8006ea8 <_fwalk_sglue>
 8006dd6:	bf00      	nop
 8006dd8:	20000010 	.word	0x20000010
 8006ddc:	08008735 	.word	0x08008735
 8006de0:	20000020 	.word	0x20000020

08006de4 <cleanup_stdio>:
 8006de4:	6841      	ldr	r1, [r0, #4]
 8006de6:	4b0c      	ldr	r3, [pc, #48]	@ (8006e18 <cleanup_stdio+0x34>)
 8006de8:	4299      	cmp	r1, r3
 8006dea:	b510      	push	{r4, lr}
 8006dec:	4604      	mov	r4, r0
 8006dee:	d001      	beq.n	8006df4 <cleanup_stdio+0x10>
 8006df0:	f001 fca0 	bl	8008734 <_fflush_r>
 8006df4:	68a1      	ldr	r1, [r4, #8]
 8006df6:	4b09      	ldr	r3, [pc, #36]	@ (8006e1c <cleanup_stdio+0x38>)
 8006df8:	4299      	cmp	r1, r3
 8006dfa:	d002      	beq.n	8006e02 <cleanup_stdio+0x1e>
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	f001 fc99 	bl	8008734 <_fflush_r>
 8006e02:	68e1      	ldr	r1, [r4, #12]
 8006e04:	4b06      	ldr	r3, [pc, #24]	@ (8006e20 <cleanup_stdio+0x3c>)
 8006e06:	4299      	cmp	r1, r3
 8006e08:	d004      	beq.n	8006e14 <cleanup_stdio+0x30>
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e10:	f001 bc90 	b.w	8008734 <_fflush_r>
 8006e14:	bd10      	pop	{r4, pc}
 8006e16:	bf00      	nop
 8006e18:	20000544 	.word	0x20000544
 8006e1c:	200005ac 	.word	0x200005ac
 8006e20:	20000614 	.word	0x20000614

08006e24 <global_stdio_init.part.0>:
 8006e24:	b510      	push	{r4, lr}
 8006e26:	4b0b      	ldr	r3, [pc, #44]	@ (8006e54 <global_stdio_init.part.0+0x30>)
 8006e28:	4c0b      	ldr	r4, [pc, #44]	@ (8006e58 <global_stdio_init.part.0+0x34>)
 8006e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8006e5c <global_stdio_init.part.0+0x38>)
 8006e2c:	601a      	str	r2, [r3, #0]
 8006e2e:	4620      	mov	r0, r4
 8006e30:	2200      	movs	r2, #0
 8006e32:	2104      	movs	r1, #4
 8006e34:	f7ff ff94 	bl	8006d60 <std>
 8006e38:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	2109      	movs	r1, #9
 8006e40:	f7ff ff8e 	bl	8006d60 <std>
 8006e44:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006e48:	2202      	movs	r2, #2
 8006e4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e4e:	2112      	movs	r1, #18
 8006e50:	f7ff bf86 	b.w	8006d60 <std>
 8006e54:	2000067c 	.word	0x2000067c
 8006e58:	20000544 	.word	0x20000544
 8006e5c:	08006dcd 	.word	0x08006dcd

08006e60 <__sfp_lock_acquire>:
 8006e60:	4801      	ldr	r0, [pc, #4]	@ (8006e68 <__sfp_lock_acquire+0x8>)
 8006e62:	f000 b900 	b.w	8007066 <__retarget_lock_acquire_recursive>
 8006e66:	bf00      	nop
 8006e68:	20000685 	.word	0x20000685

08006e6c <__sfp_lock_release>:
 8006e6c:	4801      	ldr	r0, [pc, #4]	@ (8006e74 <__sfp_lock_release+0x8>)
 8006e6e:	f000 b8fb 	b.w	8007068 <__retarget_lock_release_recursive>
 8006e72:	bf00      	nop
 8006e74:	20000685 	.word	0x20000685

08006e78 <__sinit>:
 8006e78:	b510      	push	{r4, lr}
 8006e7a:	4604      	mov	r4, r0
 8006e7c:	f7ff fff0 	bl	8006e60 <__sfp_lock_acquire>
 8006e80:	6a23      	ldr	r3, [r4, #32]
 8006e82:	b11b      	cbz	r3, 8006e8c <__sinit+0x14>
 8006e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e88:	f7ff bff0 	b.w	8006e6c <__sfp_lock_release>
 8006e8c:	4b04      	ldr	r3, [pc, #16]	@ (8006ea0 <__sinit+0x28>)
 8006e8e:	6223      	str	r3, [r4, #32]
 8006e90:	4b04      	ldr	r3, [pc, #16]	@ (8006ea4 <__sinit+0x2c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1f5      	bne.n	8006e84 <__sinit+0xc>
 8006e98:	f7ff ffc4 	bl	8006e24 <global_stdio_init.part.0>
 8006e9c:	e7f2      	b.n	8006e84 <__sinit+0xc>
 8006e9e:	bf00      	nop
 8006ea0:	08006de5 	.word	0x08006de5
 8006ea4:	2000067c 	.word	0x2000067c

08006ea8 <_fwalk_sglue>:
 8006ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eac:	4607      	mov	r7, r0
 8006eae:	4688      	mov	r8, r1
 8006eb0:	4614      	mov	r4, r2
 8006eb2:	2600      	movs	r6, #0
 8006eb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006eb8:	f1b9 0901 	subs.w	r9, r9, #1
 8006ebc:	d505      	bpl.n	8006eca <_fwalk_sglue+0x22>
 8006ebe:	6824      	ldr	r4, [r4, #0]
 8006ec0:	2c00      	cmp	r4, #0
 8006ec2:	d1f7      	bne.n	8006eb4 <_fwalk_sglue+0xc>
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006eca:	89ab      	ldrh	r3, [r5, #12]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d907      	bls.n	8006ee0 <_fwalk_sglue+0x38>
 8006ed0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ed4:	3301      	adds	r3, #1
 8006ed6:	d003      	beq.n	8006ee0 <_fwalk_sglue+0x38>
 8006ed8:	4629      	mov	r1, r5
 8006eda:	4638      	mov	r0, r7
 8006edc:	47c0      	blx	r8
 8006ede:	4306      	orrs	r6, r0
 8006ee0:	3568      	adds	r5, #104	@ 0x68
 8006ee2:	e7e9      	b.n	8006eb8 <_fwalk_sglue+0x10>

08006ee4 <__sread>:
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	460c      	mov	r4, r1
 8006ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eec:	f000 f86c 	bl	8006fc8 <_read_r>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	bfab      	itete	ge
 8006ef4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ef6:	89a3      	ldrhlt	r3, [r4, #12]
 8006ef8:	181b      	addge	r3, r3, r0
 8006efa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006efe:	bfac      	ite	ge
 8006f00:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f02:	81a3      	strhlt	r3, [r4, #12]
 8006f04:	bd10      	pop	{r4, pc}

08006f06 <__swrite>:
 8006f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f0a:	461f      	mov	r7, r3
 8006f0c:	898b      	ldrh	r3, [r1, #12]
 8006f0e:	05db      	lsls	r3, r3, #23
 8006f10:	4605      	mov	r5, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	4616      	mov	r6, r2
 8006f16:	d505      	bpl.n	8006f24 <__swrite+0x1e>
 8006f18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f000 f840 	bl	8006fa4 <_lseek_r>
 8006f24:	89a3      	ldrh	r3, [r4, #12]
 8006f26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f2a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f2e:	81a3      	strh	r3, [r4, #12]
 8006f30:	4632      	mov	r2, r6
 8006f32:	463b      	mov	r3, r7
 8006f34:	4628      	mov	r0, r5
 8006f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3a:	f000 b857 	b.w	8006fec <_write_r>

08006f3e <__sseek>:
 8006f3e:	b510      	push	{r4, lr}
 8006f40:	460c      	mov	r4, r1
 8006f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f46:	f000 f82d 	bl	8006fa4 <_lseek_r>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	89a3      	ldrh	r3, [r4, #12]
 8006f4e:	bf15      	itete	ne
 8006f50:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f52:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f56:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f5a:	81a3      	strheq	r3, [r4, #12]
 8006f5c:	bf18      	it	ne
 8006f5e:	81a3      	strhne	r3, [r4, #12]
 8006f60:	bd10      	pop	{r4, pc}

08006f62 <__sclose>:
 8006f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f66:	f000 b80d 	b.w	8006f84 <_close_r>

08006f6a <memset>:
 8006f6a:	4402      	add	r2, r0
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d100      	bne.n	8006f74 <memset+0xa>
 8006f72:	4770      	bx	lr
 8006f74:	f803 1b01 	strb.w	r1, [r3], #1
 8006f78:	e7f9      	b.n	8006f6e <memset+0x4>
	...

08006f7c <_localeconv_r>:
 8006f7c:	4800      	ldr	r0, [pc, #0]	@ (8006f80 <_localeconv_r+0x4>)
 8006f7e:	4770      	bx	lr
 8006f80:	2000015c 	.word	0x2000015c

08006f84 <_close_r>:
 8006f84:	b538      	push	{r3, r4, r5, lr}
 8006f86:	4d06      	ldr	r5, [pc, #24]	@ (8006fa0 <_close_r+0x1c>)
 8006f88:	2300      	movs	r3, #0
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	4608      	mov	r0, r1
 8006f8e:	602b      	str	r3, [r5, #0]
 8006f90:	f7fb fbc2 	bl	8002718 <_close>
 8006f94:	1c43      	adds	r3, r0, #1
 8006f96:	d102      	bne.n	8006f9e <_close_r+0x1a>
 8006f98:	682b      	ldr	r3, [r5, #0]
 8006f9a:	b103      	cbz	r3, 8006f9e <_close_r+0x1a>
 8006f9c:	6023      	str	r3, [r4, #0]
 8006f9e:	bd38      	pop	{r3, r4, r5, pc}
 8006fa0:	20000680 	.word	0x20000680

08006fa4 <_lseek_r>:
 8006fa4:	b538      	push	{r3, r4, r5, lr}
 8006fa6:	4d07      	ldr	r5, [pc, #28]	@ (8006fc4 <_lseek_r+0x20>)
 8006fa8:	4604      	mov	r4, r0
 8006faa:	4608      	mov	r0, r1
 8006fac:	4611      	mov	r1, r2
 8006fae:	2200      	movs	r2, #0
 8006fb0:	602a      	str	r2, [r5, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f7fb fbd7 	bl	8002766 <_lseek>
 8006fb8:	1c43      	adds	r3, r0, #1
 8006fba:	d102      	bne.n	8006fc2 <_lseek_r+0x1e>
 8006fbc:	682b      	ldr	r3, [r5, #0]
 8006fbe:	b103      	cbz	r3, 8006fc2 <_lseek_r+0x1e>
 8006fc0:	6023      	str	r3, [r4, #0]
 8006fc2:	bd38      	pop	{r3, r4, r5, pc}
 8006fc4:	20000680 	.word	0x20000680

08006fc8 <_read_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d07      	ldr	r5, [pc, #28]	@ (8006fe8 <_read_r+0x20>)
 8006fcc:	4604      	mov	r4, r0
 8006fce:	4608      	mov	r0, r1
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	602a      	str	r2, [r5, #0]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f7fb fb65 	bl	80026a6 <_read>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_read_r+0x1e>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_read_r+0x1e>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	20000680 	.word	0x20000680

08006fec <_write_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	@ (800700c <_write_r+0x20>)
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	4608      	mov	r0, r1
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	602a      	str	r2, [r5, #0]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f7fb fb70 	bl	80026e0 <_write>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_write_r+0x1e>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	b103      	cbz	r3, 800700a <_write_r+0x1e>
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	20000680 	.word	0x20000680

08007010 <__errno>:
 8007010:	4b01      	ldr	r3, [pc, #4]	@ (8007018 <__errno+0x8>)
 8007012:	6818      	ldr	r0, [r3, #0]
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	2000001c 	.word	0x2000001c

0800701c <__libc_init_array>:
 800701c:	b570      	push	{r4, r5, r6, lr}
 800701e:	4d0d      	ldr	r5, [pc, #52]	@ (8007054 <__libc_init_array+0x38>)
 8007020:	4c0d      	ldr	r4, [pc, #52]	@ (8007058 <__libc_init_array+0x3c>)
 8007022:	1b64      	subs	r4, r4, r5
 8007024:	10a4      	asrs	r4, r4, #2
 8007026:	2600      	movs	r6, #0
 8007028:	42a6      	cmp	r6, r4
 800702a:	d109      	bne.n	8007040 <__libc_init_array+0x24>
 800702c:	4d0b      	ldr	r5, [pc, #44]	@ (800705c <__libc_init_array+0x40>)
 800702e:	4c0c      	ldr	r4, [pc, #48]	@ (8007060 <__libc_init_array+0x44>)
 8007030:	f001 fec0 	bl	8008db4 <_init>
 8007034:	1b64      	subs	r4, r4, r5
 8007036:	10a4      	asrs	r4, r4, #2
 8007038:	2600      	movs	r6, #0
 800703a:	42a6      	cmp	r6, r4
 800703c:	d105      	bne.n	800704a <__libc_init_array+0x2e>
 800703e:	bd70      	pop	{r4, r5, r6, pc}
 8007040:	f855 3b04 	ldr.w	r3, [r5], #4
 8007044:	4798      	blx	r3
 8007046:	3601      	adds	r6, #1
 8007048:	e7ee      	b.n	8007028 <__libc_init_array+0xc>
 800704a:	f855 3b04 	ldr.w	r3, [r5], #4
 800704e:	4798      	blx	r3
 8007050:	3601      	adds	r6, #1
 8007052:	e7f2      	b.n	800703a <__libc_init_array+0x1e>
 8007054:	08009214 	.word	0x08009214
 8007058:	08009214 	.word	0x08009214
 800705c:	08009214 	.word	0x08009214
 8007060:	08009218 	.word	0x08009218

08007064 <__retarget_lock_init_recursive>:
 8007064:	4770      	bx	lr

08007066 <__retarget_lock_acquire_recursive>:
 8007066:	4770      	bx	lr

08007068 <__retarget_lock_release_recursive>:
 8007068:	4770      	bx	lr

0800706a <memcpy>:
 800706a:	440a      	add	r2, r1
 800706c:	4291      	cmp	r1, r2
 800706e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007072:	d100      	bne.n	8007076 <memcpy+0xc>
 8007074:	4770      	bx	lr
 8007076:	b510      	push	{r4, lr}
 8007078:	f811 4b01 	ldrb.w	r4, [r1], #1
 800707c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007080:	4291      	cmp	r1, r2
 8007082:	d1f9      	bne.n	8007078 <memcpy+0xe>
 8007084:	bd10      	pop	{r4, pc}

08007086 <quorem>:
 8007086:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800708a:	6903      	ldr	r3, [r0, #16]
 800708c:	690c      	ldr	r4, [r1, #16]
 800708e:	42a3      	cmp	r3, r4
 8007090:	4607      	mov	r7, r0
 8007092:	db7e      	blt.n	8007192 <quorem+0x10c>
 8007094:	3c01      	subs	r4, #1
 8007096:	f101 0814 	add.w	r8, r1, #20
 800709a:	00a3      	lsls	r3, r4, #2
 800709c:	f100 0514 	add.w	r5, r0, #20
 80070a0:	9300      	str	r3, [sp, #0]
 80070a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070b0:	3301      	adds	r3, #1
 80070b2:	429a      	cmp	r2, r3
 80070b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80070bc:	d32e      	bcc.n	800711c <quorem+0x96>
 80070be:	f04f 0a00 	mov.w	sl, #0
 80070c2:	46c4      	mov	ip, r8
 80070c4:	46ae      	mov	lr, r5
 80070c6:	46d3      	mov	fp, sl
 80070c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070cc:	b298      	uxth	r0, r3
 80070ce:	fb06 a000 	mla	r0, r6, r0, sl
 80070d2:	0c02      	lsrs	r2, r0, #16
 80070d4:	0c1b      	lsrs	r3, r3, #16
 80070d6:	fb06 2303 	mla	r3, r6, r3, r2
 80070da:	f8de 2000 	ldr.w	r2, [lr]
 80070de:	b280      	uxth	r0, r0
 80070e0:	b292      	uxth	r2, r2
 80070e2:	1a12      	subs	r2, r2, r0
 80070e4:	445a      	add	r2, fp
 80070e6:	f8de 0000 	ldr.w	r0, [lr]
 80070ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80070f4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80070f8:	b292      	uxth	r2, r2
 80070fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80070fe:	45e1      	cmp	r9, ip
 8007100:	f84e 2b04 	str.w	r2, [lr], #4
 8007104:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007108:	d2de      	bcs.n	80070c8 <quorem+0x42>
 800710a:	9b00      	ldr	r3, [sp, #0]
 800710c:	58eb      	ldr	r3, [r5, r3]
 800710e:	b92b      	cbnz	r3, 800711c <quorem+0x96>
 8007110:	9b01      	ldr	r3, [sp, #4]
 8007112:	3b04      	subs	r3, #4
 8007114:	429d      	cmp	r5, r3
 8007116:	461a      	mov	r2, r3
 8007118:	d32f      	bcc.n	800717a <quorem+0xf4>
 800711a:	613c      	str	r4, [r7, #16]
 800711c:	4638      	mov	r0, r7
 800711e:	f001 f97d 	bl	800841c <__mcmp>
 8007122:	2800      	cmp	r0, #0
 8007124:	db25      	blt.n	8007172 <quorem+0xec>
 8007126:	4629      	mov	r1, r5
 8007128:	2000      	movs	r0, #0
 800712a:	f858 2b04 	ldr.w	r2, [r8], #4
 800712e:	f8d1 c000 	ldr.w	ip, [r1]
 8007132:	fa1f fe82 	uxth.w	lr, r2
 8007136:	fa1f f38c 	uxth.w	r3, ip
 800713a:	eba3 030e 	sub.w	r3, r3, lr
 800713e:	4403      	add	r3, r0
 8007140:	0c12      	lsrs	r2, r2, #16
 8007142:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007146:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800714a:	b29b      	uxth	r3, r3
 800714c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007150:	45c1      	cmp	r9, r8
 8007152:	f841 3b04 	str.w	r3, [r1], #4
 8007156:	ea4f 4022 	mov.w	r0, r2, asr #16
 800715a:	d2e6      	bcs.n	800712a <quorem+0xa4>
 800715c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007160:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007164:	b922      	cbnz	r2, 8007170 <quorem+0xea>
 8007166:	3b04      	subs	r3, #4
 8007168:	429d      	cmp	r5, r3
 800716a:	461a      	mov	r2, r3
 800716c:	d30b      	bcc.n	8007186 <quorem+0x100>
 800716e:	613c      	str	r4, [r7, #16]
 8007170:	3601      	adds	r6, #1
 8007172:	4630      	mov	r0, r6
 8007174:	b003      	add	sp, #12
 8007176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800717a:	6812      	ldr	r2, [r2, #0]
 800717c:	3b04      	subs	r3, #4
 800717e:	2a00      	cmp	r2, #0
 8007180:	d1cb      	bne.n	800711a <quorem+0x94>
 8007182:	3c01      	subs	r4, #1
 8007184:	e7c6      	b.n	8007114 <quorem+0x8e>
 8007186:	6812      	ldr	r2, [r2, #0]
 8007188:	3b04      	subs	r3, #4
 800718a:	2a00      	cmp	r2, #0
 800718c:	d1ef      	bne.n	800716e <quorem+0xe8>
 800718e:	3c01      	subs	r4, #1
 8007190:	e7ea      	b.n	8007168 <quorem+0xe2>
 8007192:	2000      	movs	r0, #0
 8007194:	e7ee      	b.n	8007174 <quorem+0xee>
	...

08007198 <_dtoa_r>:
 8007198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800719c:	69c7      	ldr	r7, [r0, #28]
 800719e:	b097      	sub	sp, #92	@ 0x5c
 80071a0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80071a4:	ec55 4b10 	vmov	r4, r5, d0
 80071a8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80071aa:	9107      	str	r1, [sp, #28]
 80071ac:	4681      	mov	r9, r0
 80071ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80071b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80071b2:	b97f      	cbnz	r7, 80071d4 <_dtoa_r+0x3c>
 80071b4:	2010      	movs	r0, #16
 80071b6:	f000 fe09 	bl	8007dcc <malloc>
 80071ba:	4602      	mov	r2, r0
 80071bc:	f8c9 001c 	str.w	r0, [r9, #28]
 80071c0:	b920      	cbnz	r0, 80071cc <_dtoa_r+0x34>
 80071c2:	4ba9      	ldr	r3, [pc, #676]	@ (8007468 <_dtoa_r+0x2d0>)
 80071c4:	21ef      	movs	r1, #239	@ 0xef
 80071c6:	48a9      	ldr	r0, [pc, #676]	@ (800746c <_dtoa_r+0x2d4>)
 80071c8:	f001 faec 	bl	80087a4 <__assert_func>
 80071cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071d0:	6007      	str	r7, [r0, #0]
 80071d2:	60c7      	str	r7, [r0, #12]
 80071d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071d8:	6819      	ldr	r1, [r3, #0]
 80071da:	b159      	cbz	r1, 80071f4 <_dtoa_r+0x5c>
 80071dc:	685a      	ldr	r2, [r3, #4]
 80071de:	604a      	str	r2, [r1, #4]
 80071e0:	2301      	movs	r3, #1
 80071e2:	4093      	lsls	r3, r2
 80071e4:	608b      	str	r3, [r1, #8]
 80071e6:	4648      	mov	r0, r9
 80071e8:	f000 fee6 	bl	8007fb8 <_Bfree>
 80071ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071f0:	2200      	movs	r2, #0
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	1e2b      	subs	r3, r5, #0
 80071f6:	bfb9      	ittee	lt
 80071f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80071fc:	9305      	strlt	r3, [sp, #20]
 80071fe:	2300      	movge	r3, #0
 8007200:	6033      	strge	r3, [r6, #0]
 8007202:	9f05      	ldr	r7, [sp, #20]
 8007204:	4b9a      	ldr	r3, [pc, #616]	@ (8007470 <_dtoa_r+0x2d8>)
 8007206:	bfbc      	itt	lt
 8007208:	2201      	movlt	r2, #1
 800720a:	6032      	strlt	r2, [r6, #0]
 800720c:	43bb      	bics	r3, r7
 800720e:	d112      	bne.n	8007236 <_dtoa_r+0x9e>
 8007210:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007212:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007216:	6013      	str	r3, [r2, #0]
 8007218:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800721c:	4323      	orrs	r3, r4
 800721e:	f000 855a 	beq.w	8007cd6 <_dtoa_r+0xb3e>
 8007222:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007224:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8007484 <_dtoa_r+0x2ec>
 8007228:	2b00      	cmp	r3, #0
 800722a:	f000 855c 	beq.w	8007ce6 <_dtoa_r+0xb4e>
 800722e:	f10a 0303 	add.w	r3, sl, #3
 8007232:	f000 bd56 	b.w	8007ce2 <_dtoa_r+0xb4a>
 8007236:	ed9d 7b04 	vldr	d7, [sp, #16]
 800723a:	2200      	movs	r2, #0
 800723c:	ec51 0b17 	vmov	r0, r1, d7
 8007240:	2300      	movs	r3, #0
 8007242:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007246:	f7f9 fc3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800724a:	4680      	mov	r8, r0
 800724c:	b158      	cbz	r0, 8007266 <_dtoa_r+0xce>
 800724e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007250:	2301      	movs	r3, #1
 8007252:	6013      	str	r3, [r2, #0]
 8007254:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007256:	b113      	cbz	r3, 800725e <_dtoa_r+0xc6>
 8007258:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800725a:	4b86      	ldr	r3, [pc, #536]	@ (8007474 <_dtoa_r+0x2dc>)
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007488 <_dtoa_r+0x2f0>
 8007262:	f000 bd40 	b.w	8007ce6 <_dtoa_r+0xb4e>
 8007266:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800726a:	aa14      	add	r2, sp, #80	@ 0x50
 800726c:	a915      	add	r1, sp, #84	@ 0x54
 800726e:	4648      	mov	r0, r9
 8007270:	f001 f984 	bl	800857c <__d2b>
 8007274:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007278:	9002      	str	r0, [sp, #8]
 800727a:	2e00      	cmp	r6, #0
 800727c:	d078      	beq.n	8007370 <_dtoa_r+0x1d8>
 800727e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007280:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007284:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007288:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800728c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007290:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007294:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007298:	4619      	mov	r1, r3
 800729a:	2200      	movs	r2, #0
 800729c:	4b76      	ldr	r3, [pc, #472]	@ (8007478 <_dtoa_r+0x2e0>)
 800729e:	f7f8 fff3 	bl	8000288 <__aeabi_dsub>
 80072a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007450 <_dtoa_r+0x2b8>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f7f9 f9a6 	bl	80005f8 <__aeabi_dmul>
 80072ac:	a36a      	add	r3, pc, #424	@ (adr r3, 8007458 <_dtoa_r+0x2c0>)
 80072ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b2:	f7f8 ffeb 	bl	800028c <__adddf3>
 80072b6:	4604      	mov	r4, r0
 80072b8:	4630      	mov	r0, r6
 80072ba:	460d      	mov	r5, r1
 80072bc:	f7f9 f932 	bl	8000524 <__aeabi_i2d>
 80072c0:	a367      	add	r3, pc, #412	@ (adr r3, 8007460 <_dtoa_r+0x2c8>)
 80072c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072c6:	f7f9 f997 	bl	80005f8 <__aeabi_dmul>
 80072ca:	4602      	mov	r2, r0
 80072cc:	460b      	mov	r3, r1
 80072ce:	4620      	mov	r0, r4
 80072d0:	4629      	mov	r1, r5
 80072d2:	f7f8 ffdb 	bl	800028c <__adddf3>
 80072d6:	4604      	mov	r4, r0
 80072d8:	460d      	mov	r5, r1
 80072da:	f7f9 fc3d 	bl	8000b58 <__aeabi_d2iz>
 80072de:	2200      	movs	r2, #0
 80072e0:	4607      	mov	r7, r0
 80072e2:	2300      	movs	r3, #0
 80072e4:	4620      	mov	r0, r4
 80072e6:	4629      	mov	r1, r5
 80072e8:	f7f9 fbf8 	bl	8000adc <__aeabi_dcmplt>
 80072ec:	b140      	cbz	r0, 8007300 <_dtoa_r+0x168>
 80072ee:	4638      	mov	r0, r7
 80072f0:	f7f9 f918 	bl	8000524 <__aeabi_i2d>
 80072f4:	4622      	mov	r2, r4
 80072f6:	462b      	mov	r3, r5
 80072f8:	f7f9 fbe6 	bl	8000ac8 <__aeabi_dcmpeq>
 80072fc:	b900      	cbnz	r0, 8007300 <_dtoa_r+0x168>
 80072fe:	3f01      	subs	r7, #1
 8007300:	2f16      	cmp	r7, #22
 8007302:	d852      	bhi.n	80073aa <_dtoa_r+0x212>
 8007304:	4b5d      	ldr	r3, [pc, #372]	@ (800747c <_dtoa_r+0x2e4>)
 8007306:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007312:	f7f9 fbe3 	bl	8000adc <__aeabi_dcmplt>
 8007316:	2800      	cmp	r0, #0
 8007318:	d049      	beq.n	80073ae <_dtoa_r+0x216>
 800731a:	3f01      	subs	r7, #1
 800731c:	2300      	movs	r3, #0
 800731e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007320:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007322:	1b9b      	subs	r3, r3, r6
 8007324:	1e5a      	subs	r2, r3, #1
 8007326:	bf45      	ittet	mi
 8007328:	f1c3 0301 	rsbmi	r3, r3, #1
 800732c:	9300      	strmi	r3, [sp, #0]
 800732e:	2300      	movpl	r3, #0
 8007330:	2300      	movmi	r3, #0
 8007332:	9206      	str	r2, [sp, #24]
 8007334:	bf54      	ite	pl
 8007336:	9300      	strpl	r3, [sp, #0]
 8007338:	9306      	strmi	r3, [sp, #24]
 800733a:	2f00      	cmp	r7, #0
 800733c:	db39      	blt.n	80073b2 <_dtoa_r+0x21a>
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	970d      	str	r7, [sp, #52]	@ 0x34
 8007342:	443b      	add	r3, r7
 8007344:	9306      	str	r3, [sp, #24]
 8007346:	2300      	movs	r3, #0
 8007348:	9308      	str	r3, [sp, #32]
 800734a:	9b07      	ldr	r3, [sp, #28]
 800734c:	2b09      	cmp	r3, #9
 800734e:	d863      	bhi.n	8007418 <_dtoa_r+0x280>
 8007350:	2b05      	cmp	r3, #5
 8007352:	bfc4      	itt	gt
 8007354:	3b04      	subgt	r3, #4
 8007356:	9307      	strgt	r3, [sp, #28]
 8007358:	9b07      	ldr	r3, [sp, #28]
 800735a:	f1a3 0302 	sub.w	r3, r3, #2
 800735e:	bfcc      	ite	gt
 8007360:	2400      	movgt	r4, #0
 8007362:	2401      	movle	r4, #1
 8007364:	2b03      	cmp	r3, #3
 8007366:	d863      	bhi.n	8007430 <_dtoa_r+0x298>
 8007368:	e8df f003 	tbb	[pc, r3]
 800736c:	2b375452 	.word	0x2b375452
 8007370:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007374:	441e      	add	r6, r3
 8007376:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800737a:	2b20      	cmp	r3, #32
 800737c:	bfc1      	itttt	gt
 800737e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007382:	409f      	lslgt	r7, r3
 8007384:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007388:	fa24 f303 	lsrgt.w	r3, r4, r3
 800738c:	bfd6      	itet	le
 800738e:	f1c3 0320 	rsble	r3, r3, #32
 8007392:	ea47 0003 	orrgt.w	r0, r7, r3
 8007396:	fa04 f003 	lslle.w	r0, r4, r3
 800739a:	f7f9 f8b3 	bl	8000504 <__aeabi_ui2d>
 800739e:	2201      	movs	r2, #1
 80073a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80073a4:	3e01      	subs	r6, #1
 80073a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80073a8:	e776      	b.n	8007298 <_dtoa_r+0x100>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e7b7      	b.n	800731e <_dtoa_r+0x186>
 80073ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80073b0:	e7b6      	b.n	8007320 <_dtoa_r+0x188>
 80073b2:	9b00      	ldr	r3, [sp, #0]
 80073b4:	1bdb      	subs	r3, r3, r7
 80073b6:	9300      	str	r3, [sp, #0]
 80073b8:	427b      	negs	r3, r7
 80073ba:	9308      	str	r3, [sp, #32]
 80073bc:	2300      	movs	r3, #0
 80073be:	930d      	str	r3, [sp, #52]	@ 0x34
 80073c0:	e7c3      	b.n	800734a <_dtoa_r+0x1b2>
 80073c2:	2301      	movs	r3, #1
 80073c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073c8:	eb07 0b03 	add.w	fp, r7, r3
 80073cc:	f10b 0301 	add.w	r3, fp, #1
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	9303      	str	r3, [sp, #12]
 80073d4:	bfb8      	it	lt
 80073d6:	2301      	movlt	r3, #1
 80073d8:	e006      	b.n	80073e8 <_dtoa_r+0x250>
 80073da:	2301      	movs	r3, #1
 80073dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80073de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	dd28      	ble.n	8007436 <_dtoa_r+0x29e>
 80073e4:	469b      	mov	fp, r3
 80073e6:	9303      	str	r3, [sp, #12]
 80073e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80073ec:	2100      	movs	r1, #0
 80073ee:	2204      	movs	r2, #4
 80073f0:	f102 0514 	add.w	r5, r2, #20
 80073f4:	429d      	cmp	r5, r3
 80073f6:	d926      	bls.n	8007446 <_dtoa_r+0x2ae>
 80073f8:	6041      	str	r1, [r0, #4]
 80073fa:	4648      	mov	r0, r9
 80073fc:	f000 fd9c 	bl	8007f38 <_Balloc>
 8007400:	4682      	mov	sl, r0
 8007402:	2800      	cmp	r0, #0
 8007404:	d142      	bne.n	800748c <_dtoa_r+0x2f4>
 8007406:	4b1e      	ldr	r3, [pc, #120]	@ (8007480 <_dtoa_r+0x2e8>)
 8007408:	4602      	mov	r2, r0
 800740a:	f240 11af 	movw	r1, #431	@ 0x1af
 800740e:	e6da      	b.n	80071c6 <_dtoa_r+0x2e>
 8007410:	2300      	movs	r3, #0
 8007412:	e7e3      	b.n	80073dc <_dtoa_r+0x244>
 8007414:	2300      	movs	r3, #0
 8007416:	e7d5      	b.n	80073c4 <_dtoa_r+0x22c>
 8007418:	2401      	movs	r4, #1
 800741a:	2300      	movs	r3, #0
 800741c:	9307      	str	r3, [sp, #28]
 800741e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007420:	f04f 3bff 	mov.w	fp, #4294967295
 8007424:	2200      	movs	r2, #0
 8007426:	f8cd b00c 	str.w	fp, [sp, #12]
 800742a:	2312      	movs	r3, #18
 800742c:	920c      	str	r2, [sp, #48]	@ 0x30
 800742e:	e7db      	b.n	80073e8 <_dtoa_r+0x250>
 8007430:	2301      	movs	r3, #1
 8007432:	9309      	str	r3, [sp, #36]	@ 0x24
 8007434:	e7f4      	b.n	8007420 <_dtoa_r+0x288>
 8007436:	f04f 0b01 	mov.w	fp, #1
 800743a:	f8cd b00c 	str.w	fp, [sp, #12]
 800743e:	465b      	mov	r3, fp
 8007440:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007444:	e7d0      	b.n	80073e8 <_dtoa_r+0x250>
 8007446:	3101      	adds	r1, #1
 8007448:	0052      	lsls	r2, r2, #1
 800744a:	e7d1      	b.n	80073f0 <_dtoa_r+0x258>
 800744c:	f3af 8000 	nop.w
 8007450:	636f4361 	.word	0x636f4361
 8007454:	3fd287a7 	.word	0x3fd287a7
 8007458:	8b60c8b3 	.word	0x8b60c8b3
 800745c:	3fc68a28 	.word	0x3fc68a28
 8007460:	509f79fb 	.word	0x509f79fb
 8007464:	3fd34413 	.word	0x3fd34413
 8007468:	08008ed5 	.word	0x08008ed5
 800746c:	08008eec 	.word	0x08008eec
 8007470:	7ff00000 	.word	0x7ff00000
 8007474:	08008ea5 	.word	0x08008ea5
 8007478:	3ff80000 	.word	0x3ff80000
 800747c:	08009040 	.word	0x08009040
 8007480:	08008f44 	.word	0x08008f44
 8007484:	08008ed1 	.word	0x08008ed1
 8007488:	08008ea4 	.word	0x08008ea4
 800748c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007490:	6018      	str	r0, [r3, #0]
 8007492:	9b03      	ldr	r3, [sp, #12]
 8007494:	2b0e      	cmp	r3, #14
 8007496:	f200 80a1 	bhi.w	80075dc <_dtoa_r+0x444>
 800749a:	2c00      	cmp	r4, #0
 800749c:	f000 809e 	beq.w	80075dc <_dtoa_r+0x444>
 80074a0:	2f00      	cmp	r7, #0
 80074a2:	dd33      	ble.n	800750c <_dtoa_r+0x374>
 80074a4:	4b9c      	ldr	r3, [pc, #624]	@ (8007718 <_dtoa_r+0x580>)
 80074a6:	f007 020f 	and.w	r2, r7, #15
 80074aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074ae:	ed93 7b00 	vldr	d7, [r3]
 80074b2:	05f8      	lsls	r0, r7, #23
 80074b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80074b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074bc:	d516      	bpl.n	80074ec <_dtoa_r+0x354>
 80074be:	4b97      	ldr	r3, [pc, #604]	@ (800771c <_dtoa_r+0x584>)
 80074c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80074c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074c8:	f7f9 f9c0 	bl	800084c <__aeabi_ddiv>
 80074cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074d0:	f004 040f 	and.w	r4, r4, #15
 80074d4:	2603      	movs	r6, #3
 80074d6:	4d91      	ldr	r5, [pc, #580]	@ (800771c <_dtoa_r+0x584>)
 80074d8:	b954      	cbnz	r4, 80074f0 <_dtoa_r+0x358>
 80074da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074e2:	f7f9 f9b3 	bl	800084c <__aeabi_ddiv>
 80074e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074ea:	e028      	b.n	800753e <_dtoa_r+0x3a6>
 80074ec:	2602      	movs	r6, #2
 80074ee:	e7f2      	b.n	80074d6 <_dtoa_r+0x33e>
 80074f0:	07e1      	lsls	r1, r4, #31
 80074f2:	d508      	bpl.n	8007506 <_dtoa_r+0x36e>
 80074f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80074fc:	f7f9 f87c 	bl	80005f8 <__aeabi_dmul>
 8007500:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007504:	3601      	adds	r6, #1
 8007506:	1064      	asrs	r4, r4, #1
 8007508:	3508      	adds	r5, #8
 800750a:	e7e5      	b.n	80074d8 <_dtoa_r+0x340>
 800750c:	f000 80af 	beq.w	800766e <_dtoa_r+0x4d6>
 8007510:	427c      	negs	r4, r7
 8007512:	4b81      	ldr	r3, [pc, #516]	@ (8007718 <_dtoa_r+0x580>)
 8007514:	4d81      	ldr	r5, [pc, #516]	@ (800771c <_dtoa_r+0x584>)
 8007516:	f004 020f 	and.w	r2, r4, #15
 800751a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800751e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007522:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007526:	f7f9 f867 	bl	80005f8 <__aeabi_dmul>
 800752a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800752e:	1124      	asrs	r4, r4, #4
 8007530:	2300      	movs	r3, #0
 8007532:	2602      	movs	r6, #2
 8007534:	2c00      	cmp	r4, #0
 8007536:	f040 808f 	bne.w	8007658 <_dtoa_r+0x4c0>
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1d3      	bne.n	80074e6 <_dtoa_r+0x34e>
 800753e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007540:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 8094 	beq.w	8007672 <_dtoa_r+0x4da>
 800754a:	4b75      	ldr	r3, [pc, #468]	@ (8007720 <_dtoa_r+0x588>)
 800754c:	2200      	movs	r2, #0
 800754e:	4620      	mov	r0, r4
 8007550:	4629      	mov	r1, r5
 8007552:	f7f9 fac3 	bl	8000adc <__aeabi_dcmplt>
 8007556:	2800      	cmp	r0, #0
 8007558:	f000 808b 	beq.w	8007672 <_dtoa_r+0x4da>
 800755c:	9b03      	ldr	r3, [sp, #12]
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 8087 	beq.w	8007672 <_dtoa_r+0x4da>
 8007564:	f1bb 0f00 	cmp.w	fp, #0
 8007568:	dd34      	ble.n	80075d4 <_dtoa_r+0x43c>
 800756a:	4620      	mov	r0, r4
 800756c:	4b6d      	ldr	r3, [pc, #436]	@ (8007724 <_dtoa_r+0x58c>)
 800756e:	2200      	movs	r2, #0
 8007570:	4629      	mov	r1, r5
 8007572:	f7f9 f841 	bl	80005f8 <__aeabi_dmul>
 8007576:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800757a:	f107 38ff 	add.w	r8, r7, #4294967295
 800757e:	3601      	adds	r6, #1
 8007580:	465c      	mov	r4, fp
 8007582:	4630      	mov	r0, r6
 8007584:	f7f8 ffce 	bl	8000524 <__aeabi_i2d>
 8007588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800758c:	f7f9 f834 	bl	80005f8 <__aeabi_dmul>
 8007590:	4b65      	ldr	r3, [pc, #404]	@ (8007728 <_dtoa_r+0x590>)
 8007592:	2200      	movs	r2, #0
 8007594:	f7f8 fe7a 	bl	800028c <__adddf3>
 8007598:	4605      	mov	r5, r0
 800759a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800759e:	2c00      	cmp	r4, #0
 80075a0:	d16a      	bne.n	8007678 <_dtoa_r+0x4e0>
 80075a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075a6:	4b61      	ldr	r3, [pc, #388]	@ (800772c <_dtoa_r+0x594>)
 80075a8:	2200      	movs	r2, #0
 80075aa:	f7f8 fe6d 	bl	8000288 <__aeabi_dsub>
 80075ae:	4602      	mov	r2, r0
 80075b0:	460b      	mov	r3, r1
 80075b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80075b6:	462a      	mov	r2, r5
 80075b8:	4633      	mov	r3, r6
 80075ba:	f7f9 faad 	bl	8000b18 <__aeabi_dcmpgt>
 80075be:	2800      	cmp	r0, #0
 80075c0:	f040 8298 	bne.w	8007af4 <_dtoa_r+0x95c>
 80075c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80075c8:	462a      	mov	r2, r5
 80075ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075ce:	f7f9 fa85 	bl	8000adc <__aeabi_dcmplt>
 80075d2:	bb38      	cbnz	r0, 8007624 <_dtoa_r+0x48c>
 80075d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80075d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80075dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f2c0 8157 	blt.w	8007892 <_dtoa_r+0x6fa>
 80075e4:	2f0e      	cmp	r7, #14
 80075e6:	f300 8154 	bgt.w	8007892 <_dtoa_r+0x6fa>
 80075ea:	4b4b      	ldr	r3, [pc, #300]	@ (8007718 <_dtoa_r+0x580>)
 80075ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075f0:	ed93 7b00 	vldr	d7, [r3]
 80075f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	ed8d 7b00 	vstr	d7, [sp]
 80075fc:	f280 80e5 	bge.w	80077ca <_dtoa_r+0x632>
 8007600:	9b03      	ldr	r3, [sp, #12]
 8007602:	2b00      	cmp	r3, #0
 8007604:	f300 80e1 	bgt.w	80077ca <_dtoa_r+0x632>
 8007608:	d10c      	bne.n	8007624 <_dtoa_r+0x48c>
 800760a:	4b48      	ldr	r3, [pc, #288]	@ (800772c <_dtoa_r+0x594>)
 800760c:	2200      	movs	r2, #0
 800760e:	ec51 0b17 	vmov	r0, r1, d7
 8007612:	f7f8 fff1 	bl	80005f8 <__aeabi_dmul>
 8007616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800761a:	f7f9 fa73 	bl	8000b04 <__aeabi_dcmpge>
 800761e:	2800      	cmp	r0, #0
 8007620:	f000 8266 	beq.w	8007af0 <_dtoa_r+0x958>
 8007624:	2400      	movs	r4, #0
 8007626:	4625      	mov	r5, r4
 8007628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800762a:	4656      	mov	r6, sl
 800762c:	ea6f 0803 	mvn.w	r8, r3
 8007630:	2700      	movs	r7, #0
 8007632:	4621      	mov	r1, r4
 8007634:	4648      	mov	r0, r9
 8007636:	f000 fcbf 	bl	8007fb8 <_Bfree>
 800763a:	2d00      	cmp	r5, #0
 800763c:	f000 80bd 	beq.w	80077ba <_dtoa_r+0x622>
 8007640:	b12f      	cbz	r7, 800764e <_dtoa_r+0x4b6>
 8007642:	42af      	cmp	r7, r5
 8007644:	d003      	beq.n	800764e <_dtoa_r+0x4b6>
 8007646:	4639      	mov	r1, r7
 8007648:	4648      	mov	r0, r9
 800764a:	f000 fcb5 	bl	8007fb8 <_Bfree>
 800764e:	4629      	mov	r1, r5
 8007650:	4648      	mov	r0, r9
 8007652:	f000 fcb1 	bl	8007fb8 <_Bfree>
 8007656:	e0b0      	b.n	80077ba <_dtoa_r+0x622>
 8007658:	07e2      	lsls	r2, r4, #31
 800765a:	d505      	bpl.n	8007668 <_dtoa_r+0x4d0>
 800765c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007660:	f7f8 ffca 	bl	80005f8 <__aeabi_dmul>
 8007664:	3601      	adds	r6, #1
 8007666:	2301      	movs	r3, #1
 8007668:	1064      	asrs	r4, r4, #1
 800766a:	3508      	adds	r5, #8
 800766c:	e762      	b.n	8007534 <_dtoa_r+0x39c>
 800766e:	2602      	movs	r6, #2
 8007670:	e765      	b.n	800753e <_dtoa_r+0x3a6>
 8007672:	9c03      	ldr	r4, [sp, #12]
 8007674:	46b8      	mov	r8, r7
 8007676:	e784      	b.n	8007582 <_dtoa_r+0x3ea>
 8007678:	4b27      	ldr	r3, [pc, #156]	@ (8007718 <_dtoa_r+0x580>)
 800767a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800767c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007680:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007684:	4454      	add	r4, sl
 8007686:	2900      	cmp	r1, #0
 8007688:	d054      	beq.n	8007734 <_dtoa_r+0x59c>
 800768a:	4929      	ldr	r1, [pc, #164]	@ (8007730 <_dtoa_r+0x598>)
 800768c:	2000      	movs	r0, #0
 800768e:	f7f9 f8dd 	bl	800084c <__aeabi_ddiv>
 8007692:	4633      	mov	r3, r6
 8007694:	462a      	mov	r2, r5
 8007696:	f7f8 fdf7 	bl	8000288 <__aeabi_dsub>
 800769a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800769e:	4656      	mov	r6, sl
 80076a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076a4:	f7f9 fa58 	bl	8000b58 <__aeabi_d2iz>
 80076a8:	4605      	mov	r5, r0
 80076aa:	f7f8 ff3b 	bl	8000524 <__aeabi_i2d>
 80076ae:	4602      	mov	r2, r0
 80076b0:	460b      	mov	r3, r1
 80076b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076b6:	f7f8 fde7 	bl	8000288 <__aeabi_dsub>
 80076ba:	3530      	adds	r5, #48	@ 0x30
 80076bc:	4602      	mov	r2, r0
 80076be:	460b      	mov	r3, r1
 80076c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80076c4:	f806 5b01 	strb.w	r5, [r6], #1
 80076c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076cc:	f7f9 fa06 	bl	8000adc <__aeabi_dcmplt>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d172      	bne.n	80077ba <_dtoa_r+0x622>
 80076d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80076d8:	4911      	ldr	r1, [pc, #68]	@ (8007720 <_dtoa_r+0x588>)
 80076da:	2000      	movs	r0, #0
 80076dc:	f7f8 fdd4 	bl	8000288 <__aeabi_dsub>
 80076e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80076e4:	f7f9 f9fa 	bl	8000adc <__aeabi_dcmplt>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	f040 80b4 	bne.w	8007856 <_dtoa_r+0x6be>
 80076ee:	42a6      	cmp	r6, r4
 80076f0:	f43f af70 	beq.w	80075d4 <_dtoa_r+0x43c>
 80076f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80076f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007724 <_dtoa_r+0x58c>)
 80076fa:	2200      	movs	r2, #0
 80076fc:	f7f8 ff7c 	bl	80005f8 <__aeabi_dmul>
 8007700:	4b08      	ldr	r3, [pc, #32]	@ (8007724 <_dtoa_r+0x58c>)
 8007702:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007706:	2200      	movs	r2, #0
 8007708:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800770c:	f7f8 ff74 	bl	80005f8 <__aeabi_dmul>
 8007710:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007714:	e7c4      	b.n	80076a0 <_dtoa_r+0x508>
 8007716:	bf00      	nop
 8007718:	08009040 	.word	0x08009040
 800771c:	08009018 	.word	0x08009018
 8007720:	3ff00000 	.word	0x3ff00000
 8007724:	40240000 	.word	0x40240000
 8007728:	401c0000 	.word	0x401c0000
 800772c:	40140000 	.word	0x40140000
 8007730:	3fe00000 	.word	0x3fe00000
 8007734:	4631      	mov	r1, r6
 8007736:	4628      	mov	r0, r5
 8007738:	f7f8 ff5e 	bl	80005f8 <__aeabi_dmul>
 800773c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007740:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007742:	4656      	mov	r6, sl
 8007744:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007748:	f7f9 fa06 	bl	8000b58 <__aeabi_d2iz>
 800774c:	4605      	mov	r5, r0
 800774e:	f7f8 fee9 	bl	8000524 <__aeabi_i2d>
 8007752:	4602      	mov	r2, r0
 8007754:	460b      	mov	r3, r1
 8007756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800775a:	f7f8 fd95 	bl	8000288 <__aeabi_dsub>
 800775e:	3530      	adds	r5, #48	@ 0x30
 8007760:	f806 5b01 	strb.w	r5, [r6], #1
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	42a6      	cmp	r6, r4
 800776a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800776e:	f04f 0200 	mov.w	r2, #0
 8007772:	d124      	bne.n	80077be <_dtoa_r+0x626>
 8007774:	4baf      	ldr	r3, [pc, #700]	@ (8007a34 <_dtoa_r+0x89c>)
 8007776:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800777a:	f7f8 fd87 	bl	800028c <__adddf3>
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
 8007782:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007786:	f7f9 f9c7 	bl	8000b18 <__aeabi_dcmpgt>
 800778a:	2800      	cmp	r0, #0
 800778c:	d163      	bne.n	8007856 <_dtoa_r+0x6be>
 800778e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007792:	49a8      	ldr	r1, [pc, #672]	@ (8007a34 <_dtoa_r+0x89c>)
 8007794:	2000      	movs	r0, #0
 8007796:	f7f8 fd77 	bl	8000288 <__aeabi_dsub>
 800779a:	4602      	mov	r2, r0
 800779c:	460b      	mov	r3, r1
 800779e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077a2:	f7f9 f99b 	bl	8000adc <__aeabi_dcmplt>
 80077a6:	2800      	cmp	r0, #0
 80077a8:	f43f af14 	beq.w	80075d4 <_dtoa_r+0x43c>
 80077ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80077ae:	1e73      	subs	r3, r6, #1
 80077b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077b6:	2b30      	cmp	r3, #48	@ 0x30
 80077b8:	d0f8      	beq.n	80077ac <_dtoa_r+0x614>
 80077ba:	4647      	mov	r7, r8
 80077bc:	e03b      	b.n	8007836 <_dtoa_r+0x69e>
 80077be:	4b9e      	ldr	r3, [pc, #632]	@ (8007a38 <_dtoa_r+0x8a0>)
 80077c0:	f7f8 ff1a 	bl	80005f8 <__aeabi_dmul>
 80077c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077c8:	e7bc      	b.n	8007744 <_dtoa_r+0x5ac>
 80077ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80077ce:	4656      	mov	r6, sl
 80077d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077d4:	4620      	mov	r0, r4
 80077d6:	4629      	mov	r1, r5
 80077d8:	f7f9 f838 	bl	800084c <__aeabi_ddiv>
 80077dc:	f7f9 f9bc 	bl	8000b58 <__aeabi_d2iz>
 80077e0:	4680      	mov	r8, r0
 80077e2:	f7f8 fe9f 	bl	8000524 <__aeabi_i2d>
 80077e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077ea:	f7f8 ff05 	bl	80005f8 <__aeabi_dmul>
 80077ee:	4602      	mov	r2, r0
 80077f0:	460b      	mov	r3, r1
 80077f2:	4620      	mov	r0, r4
 80077f4:	4629      	mov	r1, r5
 80077f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80077fa:	f7f8 fd45 	bl	8000288 <__aeabi_dsub>
 80077fe:	f806 4b01 	strb.w	r4, [r6], #1
 8007802:	9d03      	ldr	r5, [sp, #12]
 8007804:	eba6 040a 	sub.w	r4, r6, sl
 8007808:	42a5      	cmp	r5, r4
 800780a:	4602      	mov	r2, r0
 800780c:	460b      	mov	r3, r1
 800780e:	d133      	bne.n	8007878 <_dtoa_r+0x6e0>
 8007810:	f7f8 fd3c 	bl	800028c <__adddf3>
 8007814:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007818:	4604      	mov	r4, r0
 800781a:	460d      	mov	r5, r1
 800781c:	f7f9 f97c 	bl	8000b18 <__aeabi_dcmpgt>
 8007820:	b9c0      	cbnz	r0, 8007854 <_dtoa_r+0x6bc>
 8007822:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007826:	4620      	mov	r0, r4
 8007828:	4629      	mov	r1, r5
 800782a:	f7f9 f94d 	bl	8000ac8 <__aeabi_dcmpeq>
 800782e:	b110      	cbz	r0, 8007836 <_dtoa_r+0x69e>
 8007830:	f018 0f01 	tst.w	r8, #1
 8007834:	d10e      	bne.n	8007854 <_dtoa_r+0x6bc>
 8007836:	9902      	ldr	r1, [sp, #8]
 8007838:	4648      	mov	r0, r9
 800783a:	f000 fbbd 	bl	8007fb8 <_Bfree>
 800783e:	2300      	movs	r3, #0
 8007840:	7033      	strb	r3, [r6, #0]
 8007842:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007844:	3701      	adds	r7, #1
 8007846:	601f      	str	r7, [r3, #0]
 8007848:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800784a:	2b00      	cmp	r3, #0
 800784c:	f000 824b 	beq.w	8007ce6 <_dtoa_r+0xb4e>
 8007850:	601e      	str	r6, [r3, #0]
 8007852:	e248      	b.n	8007ce6 <_dtoa_r+0xb4e>
 8007854:	46b8      	mov	r8, r7
 8007856:	4633      	mov	r3, r6
 8007858:	461e      	mov	r6, r3
 800785a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800785e:	2a39      	cmp	r2, #57	@ 0x39
 8007860:	d106      	bne.n	8007870 <_dtoa_r+0x6d8>
 8007862:	459a      	cmp	sl, r3
 8007864:	d1f8      	bne.n	8007858 <_dtoa_r+0x6c0>
 8007866:	2230      	movs	r2, #48	@ 0x30
 8007868:	f108 0801 	add.w	r8, r8, #1
 800786c:	f88a 2000 	strb.w	r2, [sl]
 8007870:	781a      	ldrb	r2, [r3, #0]
 8007872:	3201      	adds	r2, #1
 8007874:	701a      	strb	r2, [r3, #0]
 8007876:	e7a0      	b.n	80077ba <_dtoa_r+0x622>
 8007878:	4b6f      	ldr	r3, [pc, #444]	@ (8007a38 <_dtoa_r+0x8a0>)
 800787a:	2200      	movs	r2, #0
 800787c:	f7f8 febc 	bl	80005f8 <__aeabi_dmul>
 8007880:	2200      	movs	r2, #0
 8007882:	2300      	movs	r3, #0
 8007884:	4604      	mov	r4, r0
 8007886:	460d      	mov	r5, r1
 8007888:	f7f9 f91e 	bl	8000ac8 <__aeabi_dcmpeq>
 800788c:	2800      	cmp	r0, #0
 800788e:	d09f      	beq.n	80077d0 <_dtoa_r+0x638>
 8007890:	e7d1      	b.n	8007836 <_dtoa_r+0x69e>
 8007892:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007894:	2a00      	cmp	r2, #0
 8007896:	f000 80ea 	beq.w	8007a6e <_dtoa_r+0x8d6>
 800789a:	9a07      	ldr	r2, [sp, #28]
 800789c:	2a01      	cmp	r2, #1
 800789e:	f300 80cd 	bgt.w	8007a3c <_dtoa_r+0x8a4>
 80078a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078a4:	2a00      	cmp	r2, #0
 80078a6:	f000 80c1 	beq.w	8007a2c <_dtoa_r+0x894>
 80078aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80078ae:	9c08      	ldr	r4, [sp, #32]
 80078b0:	9e00      	ldr	r6, [sp, #0]
 80078b2:	9a00      	ldr	r2, [sp, #0]
 80078b4:	441a      	add	r2, r3
 80078b6:	9200      	str	r2, [sp, #0]
 80078b8:	9a06      	ldr	r2, [sp, #24]
 80078ba:	2101      	movs	r1, #1
 80078bc:	441a      	add	r2, r3
 80078be:	4648      	mov	r0, r9
 80078c0:	9206      	str	r2, [sp, #24]
 80078c2:	f000 fc2d 	bl	8008120 <__i2b>
 80078c6:	4605      	mov	r5, r0
 80078c8:	b166      	cbz	r6, 80078e4 <_dtoa_r+0x74c>
 80078ca:	9b06      	ldr	r3, [sp, #24]
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dd09      	ble.n	80078e4 <_dtoa_r+0x74c>
 80078d0:	42b3      	cmp	r3, r6
 80078d2:	9a00      	ldr	r2, [sp, #0]
 80078d4:	bfa8      	it	ge
 80078d6:	4633      	movge	r3, r6
 80078d8:	1ad2      	subs	r2, r2, r3
 80078da:	9200      	str	r2, [sp, #0]
 80078dc:	9a06      	ldr	r2, [sp, #24]
 80078de:	1af6      	subs	r6, r6, r3
 80078e0:	1ad3      	subs	r3, r2, r3
 80078e2:	9306      	str	r3, [sp, #24]
 80078e4:	9b08      	ldr	r3, [sp, #32]
 80078e6:	b30b      	cbz	r3, 800792c <_dtoa_r+0x794>
 80078e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f000 80c6 	beq.w	8007a7c <_dtoa_r+0x8e4>
 80078f0:	2c00      	cmp	r4, #0
 80078f2:	f000 80c0 	beq.w	8007a76 <_dtoa_r+0x8de>
 80078f6:	4629      	mov	r1, r5
 80078f8:	4622      	mov	r2, r4
 80078fa:	4648      	mov	r0, r9
 80078fc:	f000 fcc8 	bl	8008290 <__pow5mult>
 8007900:	9a02      	ldr	r2, [sp, #8]
 8007902:	4601      	mov	r1, r0
 8007904:	4605      	mov	r5, r0
 8007906:	4648      	mov	r0, r9
 8007908:	f000 fc20 	bl	800814c <__multiply>
 800790c:	9902      	ldr	r1, [sp, #8]
 800790e:	4680      	mov	r8, r0
 8007910:	4648      	mov	r0, r9
 8007912:	f000 fb51 	bl	8007fb8 <_Bfree>
 8007916:	9b08      	ldr	r3, [sp, #32]
 8007918:	1b1b      	subs	r3, r3, r4
 800791a:	9308      	str	r3, [sp, #32]
 800791c:	f000 80b1 	beq.w	8007a82 <_dtoa_r+0x8ea>
 8007920:	9a08      	ldr	r2, [sp, #32]
 8007922:	4641      	mov	r1, r8
 8007924:	4648      	mov	r0, r9
 8007926:	f000 fcb3 	bl	8008290 <__pow5mult>
 800792a:	9002      	str	r0, [sp, #8]
 800792c:	2101      	movs	r1, #1
 800792e:	4648      	mov	r0, r9
 8007930:	f000 fbf6 	bl	8008120 <__i2b>
 8007934:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007936:	4604      	mov	r4, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	f000 81d8 	beq.w	8007cee <_dtoa_r+0xb56>
 800793e:	461a      	mov	r2, r3
 8007940:	4601      	mov	r1, r0
 8007942:	4648      	mov	r0, r9
 8007944:	f000 fca4 	bl	8008290 <__pow5mult>
 8007948:	9b07      	ldr	r3, [sp, #28]
 800794a:	2b01      	cmp	r3, #1
 800794c:	4604      	mov	r4, r0
 800794e:	f300 809f 	bgt.w	8007a90 <_dtoa_r+0x8f8>
 8007952:	9b04      	ldr	r3, [sp, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	f040 8097 	bne.w	8007a88 <_dtoa_r+0x8f0>
 800795a:	9b05      	ldr	r3, [sp, #20]
 800795c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007960:	2b00      	cmp	r3, #0
 8007962:	f040 8093 	bne.w	8007a8c <_dtoa_r+0x8f4>
 8007966:	9b05      	ldr	r3, [sp, #20]
 8007968:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800796c:	0d1b      	lsrs	r3, r3, #20
 800796e:	051b      	lsls	r3, r3, #20
 8007970:	b133      	cbz	r3, 8007980 <_dtoa_r+0x7e8>
 8007972:	9b00      	ldr	r3, [sp, #0]
 8007974:	3301      	adds	r3, #1
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	9b06      	ldr	r3, [sp, #24]
 800797a:	3301      	adds	r3, #1
 800797c:	9306      	str	r3, [sp, #24]
 800797e:	2301      	movs	r3, #1
 8007980:	9308      	str	r3, [sp, #32]
 8007982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007984:	2b00      	cmp	r3, #0
 8007986:	f000 81b8 	beq.w	8007cfa <_dtoa_r+0xb62>
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007990:	6918      	ldr	r0, [r3, #16]
 8007992:	f000 fb79 	bl	8008088 <__hi0bits>
 8007996:	f1c0 0020 	rsb	r0, r0, #32
 800799a:	9b06      	ldr	r3, [sp, #24]
 800799c:	4418      	add	r0, r3
 800799e:	f010 001f 	ands.w	r0, r0, #31
 80079a2:	f000 8082 	beq.w	8007aaa <_dtoa_r+0x912>
 80079a6:	f1c0 0320 	rsb	r3, r0, #32
 80079aa:	2b04      	cmp	r3, #4
 80079ac:	dd73      	ble.n	8007a96 <_dtoa_r+0x8fe>
 80079ae:	9b00      	ldr	r3, [sp, #0]
 80079b0:	f1c0 001c 	rsb	r0, r0, #28
 80079b4:	4403      	add	r3, r0
 80079b6:	9300      	str	r3, [sp, #0]
 80079b8:	9b06      	ldr	r3, [sp, #24]
 80079ba:	4403      	add	r3, r0
 80079bc:	4406      	add	r6, r0
 80079be:	9306      	str	r3, [sp, #24]
 80079c0:	9b00      	ldr	r3, [sp, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	dd05      	ble.n	80079d2 <_dtoa_r+0x83a>
 80079c6:	9902      	ldr	r1, [sp, #8]
 80079c8:	461a      	mov	r2, r3
 80079ca:	4648      	mov	r0, r9
 80079cc:	f000 fcba 	bl	8008344 <__lshift>
 80079d0:	9002      	str	r0, [sp, #8]
 80079d2:	9b06      	ldr	r3, [sp, #24]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	dd05      	ble.n	80079e4 <_dtoa_r+0x84c>
 80079d8:	4621      	mov	r1, r4
 80079da:	461a      	mov	r2, r3
 80079dc:	4648      	mov	r0, r9
 80079de:	f000 fcb1 	bl	8008344 <__lshift>
 80079e2:	4604      	mov	r4, r0
 80079e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d061      	beq.n	8007aae <_dtoa_r+0x916>
 80079ea:	9802      	ldr	r0, [sp, #8]
 80079ec:	4621      	mov	r1, r4
 80079ee:	f000 fd15 	bl	800841c <__mcmp>
 80079f2:	2800      	cmp	r0, #0
 80079f4:	da5b      	bge.n	8007aae <_dtoa_r+0x916>
 80079f6:	2300      	movs	r3, #0
 80079f8:	9902      	ldr	r1, [sp, #8]
 80079fa:	220a      	movs	r2, #10
 80079fc:	4648      	mov	r0, r9
 80079fe:	f000 fafd 	bl	8007ffc <__multadd>
 8007a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a04:	9002      	str	r0, [sp, #8]
 8007a06:	f107 38ff 	add.w	r8, r7, #4294967295
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 8177 	beq.w	8007cfe <_dtoa_r+0xb66>
 8007a10:	4629      	mov	r1, r5
 8007a12:	2300      	movs	r3, #0
 8007a14:	220a      	movs	r2, #10
 8007a16:	4648      	mov	r0, r9
 8007a18:	f000 faf0 	bl	8007ffc <__multadd>
 8007a1c:	f1bb 0f00 	cmp.w	fp, #0
 8007a20:	4605      	mov	r5, r0
 8007a22:	dc6f      	bgt.n	8007b04 <_dtoa_r+0x96c>
 8007a24:	9b07      	ldr	r3, [sp, #28]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	dc49      	bgt.n	8007abe <_dtoa_r+0x926>
 8007a2a:	e06b      	b.n	8007b04 <_dtoa_r+0x96c>
 8007a2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a32:	e73c      	b.n	80078ae <_dtoa_r+0x716>
 8007a34:	3fe00000 	.word	0x3fe00000
 8007a38:	40240000 	.word	0x40240000
 8007a3c:	9b03      	ldr	r3, [sp, #12]
 8007a3e:	1e5c      	subs	r4, r3, #1
 8007a40:	9b08      	ldr	r3, [sp, #32]
 8007a42:	42a3      	cmp	r3, r4
 8007a44:	db09      	blt.n	8007a5a <_dtoa_r+0x8c2>
 8007a46:	1b1c      	subs	r4, r3, r4
 8007a48:	9b03      	ldr	r3, [sp, #12]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	f6bf af30 	bge.w	80078b0 <_dtoa_r+0x718>
 8007a50:	9b00      	ldr	r3, [sp, #0]
 8007a52:	9a03      	ldr	r2, [sp, #12]
 8007a54:	1a9e      	subs	r6, r3, r2
 8007a56:	2300      	movs	r3, #0
 8007a58:	e72b      	b.n	80078b2 <_dtoa_r+0x71a>
 8007a5a:	9b08      	ldr	r3, [sp, #32]
 8007a5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a5e:	9408      	str	r4, [sp, #32]
 8007a60:	1ae3      	subs	r3, r4, r3
 8007a62:	441a      	add	r2, r3
 8007a64:	9e00      	ldr	r6, [sp, #0]
 8007a66:	9b03      	ldr	r3, [sp, #12]
 8007a68:	920d      	str	r2, [sp, #52]	@ 0x34
 8007a6a:	2400      	movs	r4, #0
 8007a6c:	e721      	b.n	80078b2 <_dtoa_r+0x71a>
 8007a6e:	9c08      	ldr	r4, [sp, #32]
 8007a70:	9e00      	ldr	r6, [sp, #0]
 8007a72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007a74:	e728      	b.n	80078c8 <_dtoa_r+0x730>
 8007a76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007a7a:	e751      	b.n	8007920 <_dtoa_r+0x788>
 8007a7c:	9a08      	ldr	r2, [sp, #32]
 8007a7e:	9902      	ldr	r1, [sp, #8]
 8007a80:	e750      	b.n	8007924 <_dtoa_r+0x78c>
 8007a82:	f8cd 8008 	str.w	r8, [sp, #8]
 8007a86:	e751      	b.n	800792c <_dtoa_r+0x794>
 8007a88:	2300      	movs	r3, #0
 8007a8a:	e779      	b.n	8007980 <_dtoa_r+0x7e8>
 8007a8c:	9b04      	ldr	r3, [sp, #16]
 8007a8e:	e777      	b.n	8007980 <_dtoa_r+0x7e8>
 8007a90:	2300      	movs	r3, #0
 8007a92:	9308      	str	r3, [sp, #32]
 8007a94:	e779      	b.n	800798a <_dtoa_r+0x7f2>
 8007a96:	d093      	beq.n	80079c0 <_dtoa_r+0x828>
 8007a98:	9a00      	ldr	r2, [sp, #0]
 8007a9a:	331c      	adds	r3, #28
 8007a9c:	441a      	add	r2, r3
 8007a9e:	9200      	str	r2, [sp, #0]
 8007aa0:	9a06      	ldr	r2, [sp, #24]
 8007aa2:	441a      	add	r2, r3
 8007aa4:	441e      	add	r6, r3
 8007aa6:	9206      	str	r2, [sp, #24]
 8007aa8:	e78a      	b.n	80079c0 <_dtoa_r+0x828>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	e7f4      	b.n	8007a98 <_dtoa_r+0x900>
 8007aae:	9b03      	ldr	r3, [sp, #12]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	46b8      	mov	r8, r7
 8007ab4:	dc20      	bgt.n	8007af8 <_dtoa_r+0x960>
 8007ab6:	469b      	mov	fp, r3
 8007ab8:	9b07      	ldr	r3, [sp, #28]
 8007aba:	2b02      	cmp	r3, #2
 8007abc:	dd1e      	ble.n	8007afc <_dtoa_r+0x964>
 8007abe:	f1bb 0f00 	cmp.w	fp, #0
 8007ac2:	f47f adb1 	bne.w	8007628 <_dtoa_r+0x490>
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	465b      	mov	r3, fp
 8007aca:	2205      	movs	r2, #5
 8007acc:	4648      	mov	r0, r9
 8007ace:	f000 fa95 	bl	8007ffc <__multadd>
 8007ad2:	4601      	mov	r1, r0
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	9802      	ldr	r0, [sp, #8]
 8007ad8:	f000 fca0 	bl	800841c <__mcmp>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f77f ada3 	ble.w	8007628 <_dtoa_r+0x490>
 8007ae2:	4656      	mov	r6, sl
 8007ae4:	2331      	movs	r3, #49	@ 0x31
 8007ae6:	f806 3b01 	strb.w	r3, [r6], #1
 8007aea:	f108 0801 	add.w	r8, r8, #1
 8007aee:	e59f      	b.n	8007630 <_dtoa_r+0x498>
 8007af0:	9c03      	ldr	r4, [sp, #12]
 8007af2:	46b8      	mov	r8, r7
 8007af4:	4625      	mov	r5, r4
 8007af6:	e7f4      	b.n	8007ae2 <_dtoa_r+0x94a>
 8007af8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	f000 8101 	beq.w	8007d06 <_dtoa_r+0xb6e>
 8007b04:	2e00      	cmp	r6, #0
 8007b06:	dd05      	ble.n	8007b14 <_dtoa_r+0x97c>
 8007b08:	4629      	mov	r1, r5
 8007b0a:	4632      	mov	r2, r6
 8007b0c:	4648      	mov	r0, r9
 8007b0e:	f000 fc19 	bl	8008344 <__lshift>
 8007b12:	4605      	mov	r5, r0
 8007b14:	9b08      	ldr	r3, [sp, #32]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d05c      	beq.n	8007bd4 <_dtoa_r+0xa3c>
 8007b1a:	6869      	ldr	r1, [r5, #4]
 8007b1c:	4648      	mov	r0, r9
 8007b1e:	f000 fa0b 	bl	8007f38 <_Balloc>
 8007b22:	4606      	mov	r6, r0
 8007b24:	b928      	cbnz	r0, 8007b32 <_dtoa_r+0x99a>
 8007b26:	4b82      	ldr	r3, [pc, #520]	@ (8007d30 <_dtoa_r+0xb98>)
 8007b28:	4602      	mov	r2, r0
 8007b2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b2e:	f7ff bb4a 	b.w	80071c6 <_dtoa_r+0x2e>
 8007b32:	692a      	ldr	r2, [r5, #16]
 8007b34:	3202      	adds	r2, #2
 8007b36:	0092      	lsls	r2, r2, #2
 8007b38:	f105 010c 	add.w	r1, r5, #12
 8007b3c:	300c      	adds	r0, #12
 8007b3e:	f7ff fa94 	bl	800706a <memcpy>
 8007b42:	2201      	movs	r2, #1
 8007b44:	4631      	mov	r1, r6
 8007b46:	4648      	mov	r0, r9
 8007b48:	f000 fbfc 	bl	8008344 <__lshift>
 8007b4c:	f10a 0301 	add.w	r3, sl, #1
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	eb0a 030b 	add.w	r3, sl, fp
 8007b56:	9308      	str	r3, [sp, #32]
 8007b58:	9b04      	ldr	r3, [sp, #16]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	462f      	mov	r7, r5
 8007b60:	9306      	str	r3, [sp, #24]
 8007b62:	4605      	mov	r5, r0
 8007b64:	9b00      	ldr	r3, [sp, #0]
 8007b66:	9802      	ldr	r0, [sp, #8]
 8007b68:	4621      	mov	r1, r4
 8007b6a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007b6e:	f7ff fa8a 	bl	8007086 <quorem>
 8007b72:	4603      	mov	r3, r0
 8007b74:	3330      	adds	r3, #48	@ 0x30
 8007b76:	9003      	str	r0, [sp, #12]
 8007b78:	4639      	mov	r1, r7
 8007b7a:	9802      	ldr	r0, [sp, #8]
 8007b7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b7e:	f000 fc4d 	bl	800841c <__mcmp>
 8007b82:	462a      	mov	r2, r5
 8007b84:	9004      	str	r0, [sp, #16]
 8007b86:	4621      	mov	r1, r4
 8007b88:	4648      	mov	r0, r9
 8007b8a:	f000 fc63 	bl	8008454 <__mdiff>
 8007b8e:	68c2      	ldr	r2, [r0, #12]
 8007b90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b92:	4606      	mov	r6, r0
 8007b94:	bb02      	cbnz	r2, 8007bd8 <_dtoa_r+0xa40>
 8007b96:	4601      	mov	r1, r0
 8007b98:	9802      	ldr	r0, [sp, #8]
 8007b9a:	f000 fc3f 	bl	800841c <__mcmp>
 8007b9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4648      	mov	r0, r9
 8007ba6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ba8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007baa:	f000 fa05 	bl	8007fb8 <_Bfree>
 8007bae:	9b07      	ldr	r3, [sp, #28]
 8007bb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007bb2:	9e00      	ldr	r6, [sp, #0]
 8007bb4:	ea42 0103 	orr.w	r1, r2, r3
 8007bb8:	9b06      	ldr	r3, [sp, #24]
 8007bba:	4319      	orrs	r1, r3
 8007bbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bbe:	d10d      	bne.n	8007bdc <_dtoa_r+0xa44>
 8007bc0:	2b39      	cmp	r3, #57	@ 0x39
 8007bc2:	d027      	beq.n	8007c14 <_dtoa_r+0xa7c>
 8007bc4:	9a04      	ldr	r2, [sp, #16]
 8007bc6:	2a00      	cmp	r2, #0
 8007bc8:	dd01      	ble.n	8007bce <_dtoa_r+0xa36>
 8007bca:	9b03      	ldr	r3, [sp, #12]
 8007bcc:	3331      	adds	r3, #49	@ 0x31
 8007bce:	f88b 3000 	strb.w	r3, [fp]
 8007bd2:	e52e      	b.n	8007632 <_dtoa_r+0x49a>
 8007bd4:	4628      	mov	r0, r5
 8007bd6:	e7b9      	b.n	8007b4c <_dtoa_r+0x9b4>
 8007bd8:	2201      	movs	r2, #1
 8007bda:	e7e2      	b.n	8007ba2 <_dtoa_r+0xa0a>
 8007bdc:	9904      	ldr	r1, [sp, #16]
 8007bde:	2900      	cmp	r1, #0
 8007be0:	db04      	blt.n	8007bec <_dtoa_r+0xa54>
 8007be2:	9807      	ldr	r0, [sp, #28]
 8007be4:	4301      	orrs	r1, r0
 8007be6:	9806      	ldr	r0, [sp, #24]
 8007be8:	4301      	orrs	r1, r0
 8007bea:	d120      	bne.n	8007c2e <_dtoa_r+0xa96>
 8007bec:	2a00      	cmp	r2, #0
 8007bee:	ddee      	ble.n	8007bce <_dtoa_r+0xa36>
 8007bf0:	9902      	ldr	r1, [sp, #8]
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	4648      	mov	r0, r9
 8007bf8:	f000 fba4 	bl	8008344 <__lshift>
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	9002      	str	r0, [sp, #8]
 8007c00:	f000 fc0c 	bl	800841c <__mcmp>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	9b00      	ldr	r3, [sp, #0]
 8007c08:	dc02      	bgt.n	8007c10 <_dtoa_r+0xa78>
 8007c0a:	d1e0      	bne.n	8007bce <_dtoa_r+0xa36>
 8007c0c:	07da      	lsls	r2, r3, #31
 8007c0e:	d5de      	bpl.n	8007bce <_dtoa_r+0xa36>
 8007c10:	2b39      	cmp	r3, #57	@ 0x39
 8007c12:	d1da      	bne.n	8007bca <_dtoa_r+0xa32>
 8007c14:	2339      	movs	r3, #57	@ 0x39
 8007c16:	f88b 3000 	strb.w	r3, [fp]
 8007c1a:	4633      	mov	r3, r6
 8007c1c:	461e      	mov	r6, r3
 8007c1e:	3b01      	subs	r3, #1
 8007c20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c24:	2a39      	cmp	r2, #57	@ 0x39
 8007c26:	d04e      	beq.n	8007cc6 <_dtoa_r+0xb2e>
 8007c28:	3201      	adds	r2, #1
 8007c2a:	701a      	strb	r2, [r3, #0]
 8007c2c:	e501      	b.n	8007632 <_dtoa_r+0x49a>
 8007c2e:	2a00      	cmp	r2, #0
 8007c30:	dd03      	ble.n	8007c3a <_dtoa_r+0xaa2>
 8007c32:	2b39      	cmp	r3, #57	@ 0x39
 8007c34:	d0ee      	beq.n	8007c14 <_dtoa_r+0xa7c>
 8007c36:	3301      	adds	r3, #1
 8007c38:	e7c9      	b.n	8007bce <_dtoa_r+0xa36>
 8007c3a:	9a00      	ldr	r2, [sp, #0]
 8007c3c:	9908      	ldr	r1, [sp, #32]
 8007c3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c42:	428a      	cmp	r2, r1
 8007c44:	d028      	beq.n	8007c98 <_dtoa_r+0xb00>
 8007c46:	9902      	ldr	r1, [sp, #8]
 8007c48:	2300      	movs	r3, #0
 8007c4a:	220a      	movs	r2, #10
 8007c4c:	4648      	mov	r0, r9
 8007c4e:	f000 f9d5 	bl	8007ffc <__multadd>
 8007c52:	42af      	cmp	r7, r5
 8007c54:	9002      	str	r0, [sp, #8]
 8007c56:	f04f 0300 	mov.w	r3, #0
 8007c5a:	f04f 020a 	mov.w	r2, #10
 8007c5e:	4639      	mov	r1, r7
 8007c60:	4648      	mov	r0, r9
 8007c62:	d107      	bne.n	8007c74 <_dtoa_r+0xadc>
 8007c64:	f000 f9ca 	bl	8007ffc <__multadd>
 8007c68:	4607      	mov	r7, r0
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	9b00      	ldr	r3, [sp, #0]
 8007c6e:	3301      	adds	r3, #1
 8007c70:	9300      	str	r3, [sp, #0]
 8007c72:	e777      	b.n	8007b64 <_dtoa_r+0x9cc>
 8007c74:	f000 f9c2 	bl	8007ffc <__multadd>
 8007c78:	4629      	mov	r1, r5
 8007c7a:	4607      	mov	r7, r0
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	220a      	movs	r2, #10
 8007c80:	4648      	mov	r0, r9
 8007c82:	f000 f9bb 	bl	8007ffc <__multadd>
 8007c86:	4605      	mov	r5, r0
 8007c88:	e7f0      	b.n	8007c6c <_dtoa_r+0xad4>
 8007c8a:	f1bb 0f00 	cmp.w	fp, #0
 8007c8e:	bfcc      	ite	gt
 8007c90:	465e      	movgt	r6, fp
 8007c92:	2601      	movle	r6, #1
 8007c94:	4456      	add	r6, sl
 8007c96:	2700      	movs	r7, #0
 8007c98:	9902      	ldr	r1, [sp, #8]
 8007c9a:	9300      	str	r3, [sp, #0]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	4648      	mov	r0, r9
 8007ca0:	f000 fb50 	bl	8008344 <__lshift>
 8007ca4:	4621      	mov	r1, r4
 8007ca6:	9002      	str	r0, [sp, #8]
 8007ca8:	f000 fbb8 	bl	800841c <__mcmp>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	dcb4      	bgt.n	8007c1a <_dtoa_r+0xa82>
 8007cb0:	d102      	bne.n	8007cb8 <_dtoa_r+0xb20>
 8007cb2:	9b00      	ldr	r3, [sp, #0]
 8007cb4:	07db      	lsls	r3, r3, #31
 8007cb6:	d4b0      	bmi.n	8007c1a <_dtoa_r+0xa82>
 8007cb8:	4633      	mov	r3, r6
 8007cba:	461e      	mov	r6, r3
 8007cbc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cc0:	2a30      	cmp	r2, #48	@ 0x30
 8007cc2:	d0fa      	beq.n	8007cba <_dtoa_r+0xb22>
 8007cc4:	e4b5      	b.n	8007632 <_dtoa_r+0x49a>
 8007cc6:	459a      	cmp	sl, r3
 8007cc8:	d1a8      	bne.n	8007c1c <_dtoa_r+0xa84>
 8007cca:	2331      	movs	r3, #49	@ 0x31
 8007ccc:	f108 0801 	add.w	r8, r8, #1
 8007cd0:	f88a 3000 	strb.w	r3, [sl]
 8007cd4:	e4ad      	b.n	8007632 <_dtoa_r+0x49a>
 8007cd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cd8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007d34 <_dtoa_r+0xb9c>
 8007cdc:	b11b      	cbz	r3, 8007ce6 <_dtoa_r+0xb4e>
 8007cde:	f10a 0308 	add.w	r3, sl, #8
 8007ce2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007ce4:	6013      	str	r3, [r2, #0]
 8007ce6:	4650      	mov	r0, sl
 8007ce8:	b017      	add	sp, #92	@ 0x5c
 8007cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cee:	9b07      	ldr	r3, [sp, #28]
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	f77f ae2e 	ble.w	8007952 <_dtoa_r+0x7ba>
 8007cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cf8:	9308      	str	r3, [sp, #32]
 8007cfa:	2001      	movs	r0, #1
 8007cfc:	e64d      	b.n	800799a <_dtoa_r+0x802>
 8007cfe:	f1bb 0f00 	cmp.w	fp, #0
 8007d02:	f77f aed9 	ble.w	8007ab8 <_dtoa_r+0x920>
 8007d06:	4656      	mov	r6, sl
 8007d08:	9802      	ldr	r0, [sp, #8]
 8007d0a:	4621      	mov	r1, r4
 8007d0c:	f7ff f9bb 	bl	8007086 <quorem>
 8007d10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007d14:	f806 3b01 	strb.w	r3, [r6], #1
 8007d18:	eba6 020a 	sub.w	r2, r6, sl
 8007d1c:	4593      	cmp	fp, r2
 8007d1e:	ddb4      	ble.n	8007c8a <_dtoa_r+0xaf2>
 8007d20:	9902      	ldr	r1, [sp, #8]
 8007d22:	2300      	movs	r3, #0
 8007d24:	220a      	movs	r2, #10
 8007d26:	4648      	mov	r0, r9
 8007d28:	f000 f968 	bl	8007ffc <__multadd>
 8007d2c:	9002      	str	r0, [sp, #8]
 8007d2e:	e7eb      	b.n	8007d08 <_dtoa_r+0xb70>
 8007d30:	08008f44 	.word	0x08008f44
 8007d34:	08008ec8 	.word	0x08008ec8

08007d38 <_free_r>:
 8007d38:	b538      	push	{r3, r4, r5, lr}
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	2900      	cmp	r1, #0
 8007d3e:	d041      	beq.n	8007dc4 <_free_r+0x8c>
 8007d40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d44:	1f0c      	subs	r4, r1, #4
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	bfb8      	it	lt
 8007d4a:	18e4      	addlt	r4, r4, r3
 8007d4c:	f000 f8e8 	bl	8007f20 <__malloc_lock>
 8007d50:	4a1d      	ldr	r2, [pc, #116]	@ (8007dc8 <_free_r+0x90>)
 8007d52:	6813      	ldr	r3, [r2, #0]
 8007d54:	b933      	cbnz	r3, 8007d64 <_free_r+0x2c>
 8007d56:	6063      	str	r3, [r4, #4]
 8007d58:	6014      	str	r4, [r2, #0]
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d60:	f000 b8e4 	b.w	8007f2c <__malloc_unlock>
 8007d64:	42a3      	cmp	r3, r4
 8007d66:	d908      	bls.n	8007d7a <_free_r+0x42>
 8007d68:	6820      	ldr	r0, [r4, #0]
 8007d6a:	1821      	adds	r1, r4, r0
 8007d6c:	428b      	cmp	r3, r1
 8007d6e:	bf01      	itttt	eq
 8007d70:	6819      	ldreq	r1, [r3, #0]
 8007d72:	685b      	ldreq	r3, [r3, #4]
 8007d74:	1809      	addeq	r1, r1, r0
 8007d76:	6021      	streq	r1, [r4, #0]
 8007d78:	e7ed      	b.n	8007d56 <_free_r+0x1e>
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	b10b      	cbz	r3, 8007d84 <_free_r+0x4c>
 8007d80:	42a3      	cmp	r3, r4
 8007d82:	d9fa      	bls.n	8007d7a <_free_r+0x42>
 8007d84:	6811      	ldr	r1, [r2, #0]
 8007d86:	1850      	adds	r0, r2, r1
 8007d88:	42a0      	cmp	r0, r4
 8007d8a:	d10b      	bne.n	8007da4 <_free_r+0x6c>
 8007d8c:	6820      	ldr	r0, [r4, #0]
 8007d8e:	4401      	add	r1, r0
 8007d90:	1850      	adds	r0, r2, r1
 8007d92:	4283      	cmp	r3, r0
 8007d94:	6011      	str	r1, [r2, #0]
 8007d96:	d1e0      	bne.n	8007d5a <_free_r+0x22>
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	6053      	str	r3, [r2, #4]
 8007d9e:	4408      	add	r0, r1
 8007da0:	6010      	str	r0, [r2, #0]
 8007da2:	e7da      	b.n	8007d5a <_free_r+0x22>
 8007da4:	d902      	bls.n	8007dac <_free_r+0x74>
 8007da6:	230c      	movs	r3, #12
 8007da8:	602b      	str	r3, [r5, #0]
 8007daa:	e7d6      	b.n	8007d5a <_free_r+0x22>
 8007dac:	6820      	ldr	r0, [r4, #0]
 8007dae:	1821      	adds	r1, r4, r0
 8007db0:	428b      	cmp	r3, r1
 8007db2:	bf04      	itt	eq
 8007db4:	6819      	ldreq	r1, [r3, #0]
 8007db6:	685b      	ldreq	r3, [r3, #4]
 8007db8:	6063      	str	r3, [r4, #4]
 8007dba:	bf04      	itt	eq
 8007dbc:	1809      	addeq	r1, r1, r0
 8007dbe:	6021      	streq	r1, [r4, #0]
 8007dc0:	6054      	str	r4, [r2, #4]
 8007dc2:	e7ca      	b.n	8007d5a <_free_r+0x22>
 8007dc4:	bd38      	pop	{r3, r4, r5, pc}
 8007dc6:	bf00      	nop
 8007dc8:	2000068c 	.word	0x2000068c

08007dcc <malloc>:
 8007dcc:	4b02      	ldr	r3, [pc, #8]	@ (8007dd8 <malloc+0xc>)
 8007dce:	4601      	mov	r1, r0
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	f000 b825 	b.w	8007e20 <_malloc_r>
 8007dd6:	bf00      	nop
 8007dd8:	2000001c 	.word	0x2000001c

08007ddc <sbrk_aligned>:
 8007ddc:	b570      	push	{r4, r5, r6, lr}
 8007dde:	4e0f      	ldr	r6, [pc, #60]	@ (8007e1c <sbrk_aligned+0x40>)
 8007de0:	460c      	mov	r4, r1
 8007de2:	6831      	ldr	r1, [r6, #0]
 8007de4:	4605      	mov	r5, r0
 8007de6:	b911      	cbnz	r1, 8007dee <sbrk_aligned+0x12>
 8007de8:	f000 fccc 	bl	8008784 <_sbrk_r>
 8007dec:	6030      	str	r0, [r6, #0]
 8007dee:	4621      	mov	r1, r4
 8007df0:	4628      	mov	r0, r5
 8007df2:	f000 fcc7 	bl	8008784 <_sbrk_r>
 8007df6:	1c43      	adds	r3, r0, #1
 8007df8:	d103      	bne.n	8007e02 <sbrk_aligned+0x26>
 8007dfa:	f04f 34ff 	mov.w	r4, #4294967295
 8007dfe:	4620      	mov	r0, r4
 8007e00:	bd70      	pop	{r4, r5, r6, pc}
 8007e02:	1cc4      	adds	r4, r0, #3
 8007e04:	f024 0403 	bic.w	r4, r4, #3
 8007e08:	42a0      	cmp	r0, r4
 8007e0a:	d0f8      	beq.n	8007dfe <sbrk_aligned+0x22>
 8007e0c:	1a21      	subs	r1, r4, r0
 8007e0e:	4628      	mov	r0, r5
 8007e10:	f000 fcb8 	bl	8008784 <_sbrk_r>
 8007e14:	3001      	adds	r0, #1
 8007e16:	d1f2      	bne.n	8007dfe <sbrk_aligned+0x22>
 8007e18:	e7ef      	b.n	8007dfa <sbrk_aligned+0x1e>
 8007e1a:	bf00      	nop
 8007e1c:	20000688 	.word	0x20000688

08007e20 <_malloc_r>:
 8007e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e24:	1ccd      	adds	r5, r1, #3
 8007e26:	f025 0503 	bic.w	r5, r5, #3
 8007e2a:	3508      	adds	r5, #8
 8007e2c:	2d0c      	cmp	r5, #12
 8007e2e:	bf38      	it	cc
 8007e30:	250c      	movcc	r5, #12
 8007e32:	2d00      	cmp	r5, #0
 8007e34:	4606      	mov	r6, r0
 8007e36:	db01      	blt.n	8007e3c <_malloc_r+0x1c>
 8007e38:	42a9      	cmp	r1, r5
 8007e3a:	d904      	bls.n	8007e46 <_malloc_r+0x26>
 8007e3c:	230c      	movs	r3, #12
 8007e3e:	6033      	str	r3, [r6, #0]
 8007e40:	2000      	movs	r0, #0
 8007e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f1c <_malloc_r+0xfc>
 8007e4a:	f000 f869 	bl	8007f20 <__malloc_lock>
 8007e4e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e52:	461c      	mov	r4, r3
 8007e54:	bb44      	cbnz	r4, 8007ea8 <_malloc_r+0x88>
 8007e56:	4629      	mov	r1, r5
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7ff ffbf 	bl	8007ddc <sbrk_aligned>
 8007e5e:	1c43      	adds	r3, r0, #1
 8007e60:	4604      	mov	r4, r0
 8007e62:	d158      	bne.n	8007f16 <_malloc_r+0xf6>
 8007e64:	f8d8 4000 	ldr.w	r4, [r8]
 8007e68:	4627      	mov	r7, r4
 8007e6a:	2f00      	cmp	r7, #0
 8007e6c:	d143      	bne.n	8007ef6 <_malloc_r+0xd6>
 8007e6e:	2c00      	cmp	r4, #0
 8007e70:	d04b      	beq.n	8007f0a <_malloc_r+0xea>
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	4639      	mov	r1, r7
 8007e76:	4630      	mov	r0, r6
 8007e78:	eb04 0903 	add.w	r9, r4, r3
 8007e7c:	f000 fc82 	bl	8008784 <_sbrk_r>
 8007e80:	4581      	cmp	r9, r0
 8007e82:	d142      	bne.n	8007f0a <_malloc_r+0xea>
 8007e84:	6821      	ldr	r1, [r4, #0]
 8007e86:	1a6d      	subs	r5, r5, r1
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f7ff ffa6 	bl	8007ddc <sbrk_aligned>
 8007e90:	3001      	adds	r0, #1
 8007e92:	d03a      	beq.n	8007f0a <_malloc_r+0xea>
 8007e94:	6823      	ldr	r3, [r4, #0]
 8007e96:	442b      	add	r3, r5
 8007e98:	6023      	str	r3, [r4, #0]
 8007e9a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e9e:	685a      	ldr	r2, [r3, #4]
 8007ea0:	bb62      	cbnz	r2, 8007efc <_malloc_r+0xdc>
 8007ea2:	f8c8 7000 	str.w	r7, [r8]
 8007ea6:	e00f      	b.n	8007ec8 <_malloc_r+0xa8>
 8007ea8:	6822      	ldr	r2, [r4, #0]
 8007eaa:	1b52      	subs	r2, r2, r5
 8007eac:	d420      	bmi.n	8007ef0 <_malloc_r+0xd0>
 8007eae:	2a0b      	cmp	r2, #11
 8007eb0:	d917      	bls.n	8007ee2 <_malloc_r+0xc2>
 8007eb2:	1961      	adds	r1, r4, r5
 8007eb4:	42a3      	cmp	r3, r4
 8007eb6:	6025      	str	r5, [r4, #0]
 8007eb8:	bf18      	it	ne
 8007eba:	6059      	strne	r1, [r3, #4]
 8007ebc:	6863      	ldr	r3, [r4, #4]
 8007ebe:	bf08      	it	eq
 8007ec0:	f8c8 1000 	streq.w	r1, [r8]
 8007ec4:	5162      	str	r2, [r4, r5]
 8007ec6:	604b      	str	r3, [r1, #4]
 8007ec8:	4630      	mov	r0, r6
 8007eca:	f000 f82f 	bl	8007f2c <__malloc_unlock>
 8007ece:	f104 000b 	add.w	r0, r4, #11
 8007ed2:	1d23      	adds	r3, r4, #4
 8007ed4:	f020 0007 	bic.w	r0, r0, #7
 8007ed8:	1ac2      	subs	r2, r0, r3
 8007eda:	bf1c      	itt	ne
 8007edc:	1a1b      	subne	r3, r3, r0
 8007ede:	50a3      	strne	r3, [r4, r2]
 8007ee0:	e7af      	b.n	8007e42 <_malloc_r+0x22>
 8007ee2:	6862      	ldr	r2, [r4, #4]
 8007ee4:	42a3      	cmp	r3, r4
 8007ee6:	bf0c      	ite	eq
 8007ee8:	f8c8 2000 	streq.w	r2, [r8]
 8007eec:	605a      	strne	r2, [r3, #4]
 8007eee:	e7eb      	b.n	8007ec8 <_malloc_r+0xa8>
 8007ef0:	4623      	mov	r3, r4
 8007ef2:	6864      	ldr	r4, [r4, #4]
 8007ef4:	e7ae      	b.n	8007e54 <_malloc_r+0x34>
 8007ef6:	463c      	mov	r4, r7
 8007ef8:	687f      	ldr	r7, [r7, #4]
 8007efa:	e7b6      	b.n	8007e6a <_malloc_r+0x4a>
 8007efc:	461a      	mov	r2, r3
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	42a3      	cmp	r3, r4
 8007f02:	d1fb      	bne.n	8007efc <_malloc_r+0xdc>
 8007f04:	2300      	movs	r3, #0
 8007f06:	6053      	str	r3, [r2, #4]
 8007f08:	e7de      	b.n	8007ec8 <_malloc_r+0xa8>
 8007f0a:	230c      	movs	r3, #12
 8007f0c:	6033      	str	r3, [r6, #0]
 8007f0e:	4630      	mov	r0, r6
 8007f10:	f000 f80c 	bl	8007f2c <__malloc_unlock>
 8007f14:	e794      	b.n	8007e40 <_malloc_r+0x20>
 8007f16:	6005      	str	r5, [r0, #0]
 8007f18:	e7d6      	b.n	8007ec8 <_malloc_r+0xa8>
 8007f1a:	bf00      	nop
 8007f1c:	2000068c 	.word	0x2000068c

08007f20 <__malloc_lock>:
 8007f20:	4801      	ldr	r0, [pc, #4]	@ (8007f28 <__malloc_lock+0x8>)
 8007f22:	f7ff b8a0 	b.w	8007066 <__retarget_lock_acquire_recursive>
 8007f26:	bf00      	nop
 8007f28:	20000684 	.word	0x20000684

08007f2c <__malloc_unlock>:
 8007f2c:	4801      	ldr	r0, [pc, #4]	@ (8007f34 <__malloc_unlock+0x8>)
 8007f2e:	f7ff b89b 	b.w	8007068 <__retarget_lock_release_recursive>
 8007f32:	bf00      	nop
 8007f34:	20000684 	.word	0x20000684

08007f38 <_Balloc>:
 8007f38:	b570      	push	{r4, r5, r6, lr}
 8007f3a:	69c6      	ldr	r6, [r0, #28]
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	460d      	mov	r5, r1
 8007f40:	b976      	cbnz	r6, 8007f60 <_Balloc+0x28>
 8007f42:	2010      	movs	r0, #16
 8007f44:	f7ff ff42 	bl	8007dcc <malloc>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	61e0      	str	r0, [r4, #28]
 8007f4c:	b920      	cbnz	r0, 8007f58 <_Balloc+0x20>
 8007f4e:	4b18      	ldr	r3, [pc, #96]	@ (8007fb0 <_Balloc+0x78>)
 8007f50:	4818      	ldr	r0, [pc, #96]	@ (8007fb4 <_Balloc+0x7c>)
 8007f52:	216b      	movs	r1, #107	@ 0x6b
 8007f54:	f000 fc26 	bl	80087a4 <__assert_func>
 8007f58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f5c:	6006      	str	r6, [r0, #0]
 8007f5e:	60c6      	str	r6, [r0, #12]
 8007f60:	69e6      	ldr	r6, [r4, #28]
 8007f62:	68f3      	ldr	r3, [r6, #12]
 8007f64:	b183      	cbz	r3, 8007f88 <_Balloc+0x50>
 8007f66:	69e3      	ldr	r3, [r4, #28]
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f6e:	b9b8      	cbnz	r0, 8007fa0 <_Balloc+0x68>
 8007f70:	2101      	movs	r1, #1
 8007f72:	fa01 f605 	lsl.w	r6, r1, r5
 8007f76:	1d72      	adds	r2, r6, #5
 8007f78:	0092      	lsls	r2, r2, #2
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	f000 fc30 	bl	80087e0 <_calloc_r>
 8007f80:	b160      	cbz	r0, 8007f9c <_Balloc+0x64>
 8007f82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f86:	e00e      	b.n	8007fa6 <_Balloc+0x6e>
 8007f88:	2221      	movs	r2, #33	@ 0x21
 8007f8a:	2104      	movs	r1, #4
 8007f8c:	4620      	mov	r0, r4
 8007f8e:	f000 fc27 	bl	80087e0 <_calloc_r>
 8007f92:	69e3      	ldr	r3, [r4, #28]
 8007f94:	60f0      	str	r0, [r6, #12]
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1e4      	bne.n	8007f66 <_Balloc+0x2e>
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	bd70      	pop	{r4, r5, r6, pc}
 8007fa0:	6802      	ldr	r2, [r0, #0]
 8007fa2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fac:	e7f7      	b.n	8007f9e <_Balloc+0x66>
 8007fae:	bf00      	nop
 8007fb0:	08008ed5 	.word	0x08008ed5
 8007fb4:	08008f55 	.word	0x08008f55

08007fb8 <_Bfree>:
 8007fb8:	b570      	push	{r4, r5, r6, lr}
 8007fba:	69c6      	ldr	r6, [r0, #28]
 8007fbc:	4605      	mov	r5, r0
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	b976      	cbnz	r6, 8007fe0 <_Bfree+0x28>
 8007fc2:	2010      	movs	r0, #16
 8007fc4:	f7ff ff02 	bl	8007dcc <malloc>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	61e8      	str	r0, [r5, #28]
 8007fcc:	b920      	cbnz	r0, 8007fd8 <_Bfree+0x20>
 8007fce:	4b09      	ldr	r3, [pc, #36]	@ (8007ff4 <_Bfree+0x3c>)
 8007fd0:	4809      	ldr	r0, [pc, #36]	@ (8007ff8 <_Bfree+0x40>)
 8007fd2:	218f      	movs	r1, #143	@ 0x8f
 8007fd4:	f000 fbe6 	bl	80087a4 <__assert_func>
 8007fd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fdc:	6006      	str	r6, [r0, #0]
 8007fde:	60c6      	str	r6, [r0, #12]
 8007fe0:	b13c      	cbz	r4, 8007ff2 <_Bfree+0x3a>
 8007fe2:	69eb      	ldr	r3, [r5, #28]
 8007fe4:	6862      	ldr	r2, [r4, #4]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fec:	6021      	str	r1, [r4, #0]
 8007fee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}
 8007ff4:	08008ed5 	.word	0x08008ed5
 8007ff8:	08008f55 	.word	0x08008f55

08007ffc <__multadd>:
 8007ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008000:	690d      	ldr	r5, [r1, #16]
 8008002:	4607      	mov	r7, r0
 8008004:	460c      	mov	r4, r1
 8008006:	461e      	mov	r6, r3
 8008008:	f101 0c14 	add.w	ip, r1, #20
 800800c:	2000      	movs	r0, #0
 800800e:	f8dc 3000 	ldr.w	r3, [ip]
 8008012:	b299      	uxth	r1, r3
 8008014:	fb02 6101 	mla	r1, r2, r1, r6
 8008018:	0c1e      	lsrs	r6, r3, #16
 800801a:	0c0b      	lsrs	r3, r1, #16
 800801c:	fb02 3306 	mla	r3, r2, r6, r3
 8008020:	b289      	uxth	r1, r1
 8008022:	3001      	adds	r0, #1
 8008024:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008028:	4285      	cmp	r5, r0
 800802a:	f84c 1b04 	str.w	r1, [ip], #4
 800802e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008032:	dcec      	bgt.n	800800e <__multadd+0x12>
 8008034:	b30e      	cbz	r6, 800807a <__multadd+0x7e>
 8008036:	68a3      	ldr	r3, [r4, #8]
 8008038:	42ab      	cmp	r3, r5
 800803a:	dc19      	bgt.n	8008070 <__multadd+0x74>
 800803c:	6861      	ldr	r1, [r4, #4]
 800803e:	4638      	mov	r0, r7
 8008040:	3101      	adds	r1, #1
 8008042:	f7ff ff79 	bl	8007f38 <_Balloc>
 8008046:	4680      	mov	r8, r0
 8008048:	b928      	cbnz	r0, 8008056 <__multadd+0x5a>
 800804a:	4602      	mov	r2, r0
 800804c:	4b0c      	ldr	r3, [pc, #48]	@ (8008080 <__multadd+0x84>)
 800804e:	480d      	ldr	r0, [pc, #52]	@ (8008084 <__multadd+0x88>)
 8008050:	21ba      	movs	r1, #186	@ 0xba
 8008052:	f000 fba7 	bl	80087a4 <__assert_func>
 8008056:	6922      	ldr	r2, [r4, #16]
 8008058:	3202      	adds	r2, #2
 800805a:	f104 010c 	add.w	r1, r4, #12
 800805e:	0092      	lsls	r2, r2, #2
 8008060:	300c      	adds	r0, #12
 8008062:	f7ff f802 	bl	800706a <memcpy>
 8008066:	4621      	mov	r1, r4
 8008068:	4638      	mov	r0, r7
 800806a:	f7ff ffa5 	bl	8007fb8 <_Bfree>
 800806e:	4644      	mov	r4, r8
 8008070:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008074:	3501      	adds	r5, #1
 8008076:	615e      	str	r6, [r3, #20]
 8008078:	6125      	str	r5, [r4, #16]
 800807a:	4620      	mov	r0, r4
 800807c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008080:	08008f44 	.word	0x08008f44
 8008084:	08008f55 	.word	0x08008f55

08008088 <__hi0bits>:
 8008088:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800808c:	4603      	mov	r3, r0
 800808e:	bf36      	itet	cc
 8008090:	0403      	lslcc	r3, r0, #16
 8008092:	2000      	movcs	r0, #0
 8008094:	2010      	movcc	r0, #16
 8008096:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800809a:	bf3c      	itt	cc
 800809c:	021b      	lslcc	r3, r3, #8
 800809e:	3008      	addcc	r0, #8
 80080a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080a4:	bf3c      	itt	cc
 80080a6:	011b      	lslcc	r3, r3, #4
 80080a8:	3004      	addcc	r0, #4
 80080aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ae:	bf3c      	itt	cc
 80080b0:	009b      	lslcc	r3, r3, #2
 80080b2:	3002      	addcc	r0, #2
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	db05      	blt.n	80080c4 <__hi0bits+0x3c>
 80080b8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80080bc:	f100 0001 	add.w	r0, r0, #1
 80080c0:	bf08      	it	eq
 80080c2:	2020      	moveq	r0, #32
 80080c4:	4770      	bx	lr

080080c6 <__lo0bits>:
 80080c6:	6803      	ldr	r3, [r0, #0]
 80080c8:	4602      	mov	r2, r0
 80080ca:	f013 0007 	ands.w	r0, r3, #7
 80080ce:	d00b      	beq.n	80080e8 <__lo0bits+0x22>
 80080d0:	07d9      	lsls	r1, r3, #31
 80080d2:	d421      	bmi.n	8008118 <__lo0bits+0x52>
 80080d4:	0798      	lsls	r0, r3, #30
 80080d6:	bf49      	itett	mi
 80080d8:	085b      	lsrmi	r3, r3, #1
 80080da:	089b      	lsrpl	r3, r3, #2
 80080dc:	2001      	movmi	r0, #1
 80080de:	6013      	strmi	r3, [r2, #0]
 80080e0:	bf5c      	itt	pl
 80080e2:	6013      	strpl	r3, [r2, #0]
 80080e4:	2002      	movpl	r0, #2
 80080e6:	4770      	bx	lr
 80080e8:	b299      	uxth	r1, r3
 80080ea:	b909      	cbnz	r1, 80080f0 <__lo0bits+0x2a>
 80080ec:	0c1b      	lsrs	r3, r3, #16
 80080ee:	2010      	movs	r0, #16
 80080f0:	b2d9      	uxtb	r1, r3
 80080f2:	b909      	cbnz	r1, 80080f8 <__lo0bits+0x32>
 80080f4:	3008      	adds	r0, #8
 80080f6:	0a1b      	lsrs	r3, r3, #8
 80080f8:	0719      	lsls	r1, r3, #28
 80080fa:	bf04      	itt	eq
 80080fc:	091b      	lsreq	r3, r3, #4
 80080fe:	3004      	addeq	r0, #4
 8008100:	0799      	lsls	r1, r3, #30
 8008102:	bf04      	itt	eq
 8008104:	089b      	lsreq	r3, r3, #2
 8008106:	3002      	addeq	r0, #2
 8008108:	07d9      	lsls	r1, r3, #31
 800810a:	d403      	bmi.n	8008114 <__lo0bits+0x4e>
 800810c:	085b      	lsrs	r3, r3, #1
 800810e:	f100 0001 	add.w	r0, r0, #1
 8008112:	d003      	beq.n	800811c <__lo0bits+0x56>
 8008114:	6013      	str	r3, [r2, #0]
 8008116:	4770      	bx	lr
 8008118:	2000      	movs	r0, #0
 800811a:	4770      	bx	lr
 800811c:	2020      	movs	r0, #32
 800811e:	4770      	bx	lr

08008120 <__i2b>:
 8008120:	b510      	push	{r4, lr}
 8008122:	460c      	mov	r4, r1
 8008124:	2101      	movs	r1, #1
 8008126:	f7ff ff07 	bl	8007f38 <_Balloc>
 800812a:	4602      	mov	r2, r0
 800812c:	b928      	cbnz	r0, 800813a <__i2b+0x1a>
 800812e:	4b05      	ldr	r3, [pc, #20]	@ (8008144 <__i2b+0x24>)
 8008130:	4805      	ldr	r0, [pc, #20]	@ (8008148 <__i2b+0x28>)
 8008132:	f240 1145 	movw	r1, #325	@ 0x145
 8008136:	f000 fb35 	bl	80087a4 <__assert_func>
 800813a:	2301      	movs	r3, #1
 800813c:	6144      	str	r4, [r0, #20]
 800813e:	6103      	str	r3, [r0, #16]
 8008140:	bd10      	pop	{r4, pc}
 8008142:	bf00      	nop
 8008144:	08008f44 	.word	0x08008f44
 8008148:	08008f55 	.word	0x08008f55

0800814c <__multiply>:
 800814c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008150:	4617      	mov	r7, r2
 8008152:	690a      	ldr	r2, [r1, #16]
 8008154:	693b      	ldr	r3, [r7, #16]
 8008156:	429a      	cmp	r2, r3
 8008158:	bfa8      	it	ge
 800815a:	463b      	movge	r3, r7
 800815c:	4689      	mov	r9, r1
 800815e:	bfa4      	itt	ge
 8008160:	460f      	movge	r7, r1
 8008162:	4699      	movge	r9, r3
 8008164:	693d      	ldr	r5, [r7, #16]
 8008166:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	6879      	ldr	r1, [r7, #4]
 800816e:	eb05 060a 	add.w	r6, r5, sl
 8008172:	42b3      	cmp	r3, r6
 8008174:	b085      	sub	sp, #20
 8008176:	bfb8      	it	lt
 8008178:	3101      	addlt	r1, #1
 800817a:	f7ff fedd 	bl	8007f38 <_Balloc>
 800817e:	b930      	cbnz	r0, 800818e <__multiply+0x42>
 8008180:	4602      	mov	r2, r0
 8008182:	4b41      	ldr	r3, [pc, #260]	@ (8008288 <__multiply+0x13c>)
 8008184:	4841      	ldr	r0, [pc, #260]	@ (800828c <__multiply+0x140>)
 8008186:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800818a:	f000 fb0b 	bl	80087a4 <__assert_func>
 800818e:	f100 0414 	add.w	r4, r0, #20
 8008192:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008196:	4623      	mov	r3, r4
 8008198:	2200      	movs	r2, #0
 800819a:	4573      	cmp	r3, lr
 800819c:	d320      	bcc.n	80081e0 <__multiply+0x94>
 800819e:	f107 0814 	add.w	r8, r7, #20
 80081a2:	f109 0114 	add.w	r1, r9, #20
 80081a6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80081aa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80081ae:	9302      	str	r3, [sp, #8]
 80081b0:	1beb      	subs	r3, r5, r7
 80081b2:	3b15      	subs	r3, #21
 80081b4:	f023 0303 	bic.w	r3, r3, #3
 80081b8:	3304      	adds	r3, #4
 80081ba:	3715      	adds	r7, #21
 80081bc:	42bd      	cmp	r5, r7
 80081be:	bf38      	it	cc
 80081c0:	2304      	movcc	r3, #4
 80081c2:	9301      	str	r3, [sp, #4]
 80081c4:	9b02      	ldr	r3, [sp, #8]
 80081c6:	9103      	str	r1, [sp, #12]
 80081c8:	428b      	cmp	r3, r1
 80081ca:	d80c      	bhi.n	80081e6 <__multiply+0x9a>
 80081cc:	2e00      	cmp	r6, #0
 80081ce:	dd03      	ble.n	80081d8 <__multiply+0x8c>
 80081d0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d055      	beq.n	8008284 <__multiply+0x138>
 80081d8:	6106      	str	r6, [r0, #16]
 80081da:	b005      	add	sp, #20
 80081dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081e0:	f843 2b04 	str.w	r2, [r3], #4
 80081e4:	e7d9      	b.n	800819a <__multiply+0x4e>
 80081e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80081ea:	f1ba 0f00 	cmp.w	sl, #0
 80081ee:	d01f      	beq.n	8008230 <__multiply+0xe4>
 80081f0:	46c4      	mov	ip, r8
 80081f2:	46a1      	mov	r9, r4
 80081f4:	2700      	movs	r7, #0
 80081f6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80081fa:	f8d9 3000 	ldr.w	r3, [r9]
 80081fe:	fa1f fb82 	uxth.w	fp, r2
 8008202:	b29b      	uxth	r3, r3
 8008204:	fb0a 330b 	mla	r3, sl, fp, r3
 8008208:	443b      	add	r3, r7
 800820a:	f8d9 7000 	ldr.w	r7, [r9]
 800820e:	0c12      	lsrs	r2, r2, #16
 8008210:	0c3f      	lsrs	r7, r7, #16
 8008212:	fb0a 7202 	mla	r2, sl, r2, r7
 8008216:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800821a:	b29b      	uxth	r3, r3
 800821c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008220:	4565      	cmp	r5, ip
 8008222:	f849 3b04 	str.w	r3, [r9], #4
 8008226:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800822a:	d8e4      	bhi.n	80081f6 <__multiply+0xaa>
 800822c:	9b01      	ldr	r3, [sp, #4]
 800822e:	50e7      	str	r7, [r4, r3]
 8008230:	9b03      	ldr	r3, [sp, #12]
 8008232:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008236:	3104      	adds	r1, #4
 8008238:	f1b9 0f00 	cmp.w	r9, #0
 800823c:	d020      	beq.n	8008280 <__multiply+0x134>
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	4647      	mov	r7, r8
 8008242:	46a4      	mov	ip, r4
 8008244:	f04f 0a00 	mov.w	sl, #0
 8008248:	f8b7 b000 	ldrh.w	fp, [r7]
 800824c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008250:	fb09 220b 	mla	r2, r9, fp, r2
 8008254:	4452      	add	r2, sl
 8008256:	b29b      	uxth	r3, r3
 8008258:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800825c:	f84c 3b04 	str.w	r3, [ip], #4
 8008260:	f857 3b04 	ldr.w	r3, [r7], #4
 8008264:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008268:	f8bc 3000 	ldrh.w	r3, [ip]
 800826c:	fb09 330a 	mla	r3, r9, sl, r3
 8008270:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008274:	42bd      	cmp	r5, r7
 8008276:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800827a:	d8e5      	bhi.n	8008248 <__multiply+0xfc>
 800827c:	9a01      	ldr	r2, [sp, #4]
 800827e:	50a3      	str	r3, [r4, r2]
 8008280:	3404      	adds	r4, #4
 8008282:	e79f      	b.n	80081c4 <__multiply+0x78>
 8008284:	3e01      	subs	r6, #1
 8008286:	e7a1      	b.n	80081cc <__multiply+0x80>
 8008288:	08008f44 	.word	0x08008f44
 800828c:	08008f55 	.word	0x08008f55

08008290 <__pow5mult>:
 8008290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008294:	4615      	mov	r5, r2
 8008296:	f012 0203 	ands.w	r2, r2, #3
 800829a:	4607      	mov	r7, r0
 800829c:	460e      	mov	r6, r1
 800829e:	d007      	beq.n	80082b0 <__pow5mult+0x20>
 80082a0:	4c25      	ldr	r4, [pc, #148]	@ (8008338 <__pow5mult+0xa8>)
 80082a2:	3a01      	subs	r2, #1
 80082a4:	2300      	movs	r3, #0
 80082a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80082aa:	f7ff fea7 	bl	8007ffc <__multadd>
 80082ae:	4606      	mov	r6, r0
 80082b0:	10ad      	asrs	r5, r5, #2
 80082b2:	d03d      	beq.n	8008330 <__pow5mult+0xa0>
 80082b4:	69fc      	ldr	r4, [r7, #28]
 80082b6:	b97c      	cbnz	r4, 80082d8 <__pow5mult+0x48>
 80082b8:	2010      	movs	r0, #16
 80082ba:	f7ff fd87 	bl	8007dcc <malloc>
 80082be:	4602      	mov	r2, r0
 80082c0:	61f8      	str	r0, [r7, #28]
 80082c2:	b928      	cbnz	r0, 80082d0 <__pow5mult+0x40>
 80082c4:	4b1d      	ldr	r3, [pc, #116]	@ (800833c <__pow5mult+0xac>)
 80082c6:	481e      	ldr	r0, [pc, #120]	@ (8008340 <__pow5mult+0xb0>)
 80082c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80082cc:	f000 fa6a 	bl	80087a4 <__assert_func>
 80082d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082d4:	6004      	str	r4, [r0, #0]
 80082d6:	60c4      	str	r4, [r0, #12]
 80082d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80082dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082e0:	b94c      	cbnz	r4, 80082f6 <__pow5mult+0x66>
 80082e2:	f240 2171 	movw	r1, #625	@ 0x271
 80082e6:	4638      	mov	r0, r7
 80082e8:	f7ff ff1a 	bl	8008120 <__i2b>
 80082ec:	2300      	movs	r3, #0
 80082ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80082f2:	4604      	mov	r4, r0
 80082f4:	6003      	str	r3, [r0, #0]
 80082f6:	f04f 0900 	mov.w	r9, #0
 80082fa:	07eb      	lsls	r3, r5, #31
 80082fc:	d50a      	bpl.n	8008314 <__pow5mult+0x84>
 80082fe:	4631      	mov	r1, r6
 8008300:	4622      	mov	r2, r4
 8008302:	4638      	mov	r0, r7
 8008304:	f7ff ff22 	bl	800814c <__multiply>
 8008308:	4631      	mov	r1, r6
 800830a:	4680      	mov	r8, r0
 800830c:	4638      	mov	r0, r7
 800830e:	f7ff fe53 	bl	8007fb8 <_Bfree>
 8008312:	4646      	mov	r6, r8
 8008314:	106d      	asrs	r5, r5, #1
 8008316:	d00b      	beq.n	8008330 <__pow5mult+0xa0>
 8008318:	6820      	ldr	r0, [r4, #0]
 800831a:	b938      	cbnz	r0, 800832c <__pow5mult+0x9c>
 800831c:	4622      	mov	r2, r4
 800831e:	4621      	mov	r1, r4
 8008320:	4638      	mov	r0, r7
 8008322:	f7ff ff13 	bl	800814c <__multiply>
 8008326:	6020      	str	r0, [r4, #0]
 8008328:	f8c0 9000 	str.w	r9, [r0]
 800832c:	4604      	mov	r4, r0
 800832e:	e7e4      	b.n	80082fa <__pow5mult+0x6a>
 8008330:	4630      	mov	r0, r6
 8008332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008336:	bf00      	nop
 8008338:	08009008 	.word	0x08009008
 800833c:	08008ed5 	.word	0x08008ed5
 8008340:	08008f55 	.word	0x08008f55

08008344 <__lshift>:
 8008344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008348:	460c      	mov	r4, r1
 800834a:	6849      	ldr	r1, [r1, #4]
 800834c:	6923      	ldr	r3, [r4, #16]
 800834e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008352:	68a3      	ldr	r3, [r4, #8]
 8008354:	4607      	mov	r7, r0
 8008356:	4691      	mov	r9, r2
 8008358:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800835c:	f108 0601 	add.w	r6, r8, #1
 8008360:	42b3      	cmp	r3, r6
 8008362:	db0b      	blt.n	800837c <__lshift+0x38>
 8008364:	4638      	mov	r0, r7
 8008366:	f7ff fde7 	bl	8007f38 <_Balloc>
 800836a:	4605      	mov	r5, r0
 800836c:	b948      	cbnz	r0, 8008382 <__lshift+0x3e>
 800836e:	4602      	mov	r2, r0
 8008370:	4b28      	ldr	r3, [pc, #160]	@ (8008414 <__lshift+0xd0>)
 8008372:	4829      	ldr	r0, [pc, #164]	@ (8008418 <__lshift+0xd4>)
 8008374:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008378:	f000 fa14 	bl	80087a4 <__assert_func>
 800837c:	3101      	adds	r1, #1
 800837e:	005b      	lsls	r3, r3, #1
 8008380:	e7ee      	b.n	8008360 <__lshift+0x1c>
 8008382:	2300      	movs	r3, #0
 8008384:	f100 0114 	add.w	r1, r0, #20
 8008388:	f100 0210 	add.w	r2, r0, #16
 800838c:	4618      	mov	r0, r3
 800838e:	4553      	cmp	r3, sl
 8008390:	db33      	blt.n	80083fa <__lshift+0xb6>
 8008392:	6920      	ldr	r0, [r4, #16]
 8008394:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008398:	f104 0314 	add.w	r3, r4, #20
 800839c:	f019 091f 	ands.w	r9, r9, #31
 80083a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80083a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80083a8:	d02b      	beq.n	8008402 <__lshift+0xbe>
 80083aa:	f1c9 0e20 	rsb	lr, r9, #32
 80083ae:	468a      	mov	sl, r1
 80083b0:	2200      	movs	r2, #0
 80083b2:	6818      	ldr	r0, [r3, #0]
 80083b4:	fa00 f009 	lsl.w	r0, r0, r9
 80083b8:	4310      	orrs	r0, r2
 80083ba:	f84a 0b04 	str.w	r0, [sl], #4
 80083be:	f853 2b04 	ldr.w	r2, [r3], #4
 80083c2:	459c      	cmp	ip, r3
 80083c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80083c8:	d8f3      	bhi.n	80083b2 <__lshift+0x6e>
 80083ca:	ebac 0304 	sub.w	r3, ip, r4
 80083ce:	3b15      	subs	r3, #21
 80083d0:	f023 0303 	bic.w	r3, r3, #3
 80083d4:	3304      	adds	r3, #4
 80083d6:	f104 0015 	add.w	r0, r4, #21
 80083da:	4560      	cmp	r0, ip
 80083dc:	bf88      	it	hi
 80083de:	2304      	movhi	r3, #4
 80083e0:	50ca      	str	r2, [r1, r3]
 80083e2:	b10a      	cbz	r2, 80083e8 <__lshift+0xa4>
 80083e4:	f108 0602 	add.w	r6, r8, #2
 80083e8:	3e01      	subs	r6, #1
 80083ea:	4638      	mov	r0, r7
 80083ec:	612e      	str	r6, [r5, #16]
 80083ee:	4621      	mov	r1, r4
 80083f0:	f7ff fde2 	bl	8007fb8 <_Bfree>
 80083f4:	4628      	mov	r0, r5
 80083f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80083fe:	3301      	adds	r3, #1
 8008400:	e7c5      	b.n	800838e <__lshift+0x4a>
 8008402:	3904      	subs	r1, #4
 8008404:	f853 2b04 	ldr.w	r2, [r3], #4
 8008408:	f841 2f04 	str.w	r2, [r1, #4]!
 800840c:	459c      	cmp	ip, r3
 800840e:	d8f9      	bhi.n	8008404 <__lshift+0xc0>
 8008410:	e7ea      	b.n	80083e8 <__lshift+0xa4>
 8008412:	bf00      	nop
 8008414:	08008f44 	.word	0x08008f44
 8008418:	08008f55 	.word	0x08008f55

0800841c <__mcmp>:
 800841c:	690a      	ldr	r2, [r1, #16]
 800841e:	4603      	mov	r3, r0
 8008420:	6900      	ldr	r0, [r0, #16]
 8008422:	1a80      	subs	r0, r0, r2
 8008424:	b530      	push	{r4, r5, lr}
 8008426:	d10e      	bne.n	8008446 <__mcmp+0x2a>
 8008428:	3314      	adds	r3, #20
 800842a:	3114      	adds	r1, #20
 800842c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008430:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008434:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008438:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800843c:	4295      	cmp	r5, r2
 800843e:	d003      	beq.n	8008448 <__mcmp+0x2c>
 8008440:	d205      	bcs.n	800844e <__mcmp+0x32>
 8008442:	f04f 30ff 	mov.w	r0, #4294967295
 8008446:	bd30      	pop	{r4, r5, pc}
 8008448:	42a3      	cmp	r3, r4
 800844a:	d3f3      	bcc.n	8008434 <__mcmp+0x18>
 800844c:	e7fb      	b.n	8008446 <__mcmp+0x2a>
 800844e:	2001      	movs	r0, #1
 8008450:	e7f9      	b.n	8008446 <__mcmp+0x2a>
	...

08008454 <__mdiff>:
 8008454:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	4689      	mov	r9, r1
 800845a:	4606      	mov	r6, r0
 800845c:	4611      	mov	r1, r2
 800845e:	4648      	mov	r0, r9
 8008460:	4614      	mov	r4, r2
 8008462:	f7ff ffdb 	bl	800841c <__mcmp>
 8008466:	1e05      	subs	r5, r0, #0
 8008468:	d112      	bne.n	8008490 <__mdiff+0x3c>
 800846a:	4629      	mov	r1, r5
 800846c:	4630      	mov	r0, r6
 800846e:	f7ff fd63 	bl	8007f38 <_Balloc>
 8008472:	4602      	mov	r2, r0
 8008474:	b928      	cbnz	r0, 8008482 <__mdiff+0x2e>
 8008476:	4b3f      	ldr	r3, [pc, #252]	@ (8008574 <__mdiff+0x120>)
 8008478:	f240 2137 	movw	r1, #567	@ 0x237
 800847c:	483e      	ldr	r0, [pc, #248]	@ (8008578 <__mdiff+0x124>)
 800847e:	f000 f991 	bl	80087a4 <__assert_func>
 8008482:	2301      	movs	r3, #1
 8008484:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008488:	4610      	mov	r0, r2
 800848a:	b003      	add	sp, #12
 800848c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008490:	bfbc      	itt	lt
 8008492:	464b      	movlt	r3, r9
 8008494:	46a1      	movlt	r9, r4
 8008496:	4630      	mov	r0, r6
 8008498:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800849c:	bfba      	itte	lt
 800849e:	461c      	movlt	r4, r3
 80084a0:	2501      	movlt	r5, #1
 80084a2:	2500      	movge	r5, #0
 80084a4:	f7ff fd48 	bl	8007f38 <_Balloc>
 80084a8:	4602      	mov	r2, r0
 80084aa:	b918      	cbnz	r0, 80084b4 <__mdiff+0x60>
 80084ac:	4b31      	ldr	r3, [pc, #196]	@ (8008574 <__mdiff+0x120>)
 80084ae:	f240 2145 	movw	r1, #581	@ 0x245
 80084b2:	e7e3      	b.n	800847c <__mdiff+0x28>
 80084b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80084b8:	6926      	ldr	r6, [r4, #16]
 80084ba:	60c5      	str	r5, [r0, #12]
 80084bc:	f109 0310 	add.w	r3, r9, #16
 80084c0:	f109 0514 	add.w	r5, r9, #20
 80084c4:	f104 0e14 	add.w	lr, r4, #20
 80084c8:	f100 0b14 	add.w	fp, r0, #20
 80084cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80084d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80084d4:	9301      	str	r3, [sp, #4]
 80084d6:	46d9      	mov	r9, fp
 80084d8:	f04f 0c00 	mov.w	ip, #0
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80084e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80084e6:	9301      	str	r3, [sp, #4]
 80084e8:	fa1f f38a 	uxth.w	r3, sl
 80084ec:	4619      	mov	r1, r3
 80084ee:	b283      	uxth	r3, r0
 80084f0:	1acb      	subs	r3, r1, r3
 80084f2:	0c00      	lsrs	r0, r0, #16
 80084f4:	4463      	add	r3, ip
 80084f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80084fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80084fe:	b29b      	uxth	r3, r3
 8008500:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008504:	4576      	cmp	r6, lr
 8008506:	f849 3b04 	str.w	r3, [r9], #4
 800850a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800850e:	d8e5      	bhi.n	80084dc <__mdiff+0x88>
 8008510:	1b33      	subs	r3, r6, r4
 8008512:	3b15      	subs	r3, #21
 8008514:	f023 0303 	bic.w	r3, r3, #3
 8008518:	3415      	adds	r4, #21
 800851a:	3304      	adds	r3, #4
 800851c:	42a6      	cmp	r6, r4
 800851e:	bf38      	it	cc
 8008520:	2304      	movcc	r3, #4
 8008522:	441d      	add	r5, r3
 8008524:	445b      	add	r3, fp
 8008526:	461e      	mov	r6, r3
 8008528:	462c      	mov	r4, r5
 800852a:	4544      	cmp	r4, r8
 800852c:	d30e      	bcc.n	800854c <__mdiff+0xf8>
 800852e:	f108 0103 	add.w	r1, r8, #3
 8008532:	1b49      	subs	r1, r1, r5
 8008534:	f021 0103 	bic.w	r1, r1, #3
 8008538:	3d03      	subs	r5, #3
 800853a:	45a8      	cmp	r8, r5
 800853c:	bf38      	it	cc
 800853e:	2100      	movcc	r1, #0
 8008540:	440b      	add	r3, r1
 8008542:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008546:	b191      	cbz	r1, 800856e <__mdiff+0x11a>
 8008548:	6117      	str	r7, [r2, #16]
 800854a:	e79d      	b.n	8008488 <__mdiff+0x34>
 800854c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008550:	46e6      	mov	lr, ip
 8008552:	0c08      	lsrs	r0, r1, #16
 8008554:	fa1c fc81 	uxtah	ip, ip, r1
 8008558:	4471      	add	r1, lr
 800855a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800855e:	b289      	uxth	r1, r1
 8008560:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008564:	f846 1b04 	str.w	r1, [r6], #4
 8008568:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800856c:	e7dd      	b.n	800852a <__mdiff+0xd6>
 800856e:	3f01      	subs	r7, #1
 8008570:	e7e7      	b.n	8008542 <__mdiff+0xee>
 8008572:	bf00      	nop
 8008574:	08008f44 	.word	0x08008f44
 8008578:	08008f55 	.word	0x08008f55

0800857c <__d2b>:
 800857c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008580:	460f      	mov	r7, r1
 8008582:	2101      	movs	r1, #1
 8008584:	ec59 8b10 	vmov	r8, r9, d0
 8008588:	4616      	mov	r6, r2
 800858a:	f7ff fcd5 	bl	8007f38 <_Balloc>
 800858e:	4604      	mov	r4, r0
 8008590:	b930      	cbnz	r0, 80085a0 <__d2b+0x24>
 8008592:	4602      	mov	r2, r0
 8008594:	4b23      	ldr	r3, [pc, #140]	@ (8008624 <__d2b+0xa8>)
 8008596:	4824      	ldr	r0, [pc, #144]	@ (8008628 <__d2b+0xac>)
 8008598:	f240 310f 	movw	r1, #783	@ 0x30f
 800859c:	f000 f902 	bl	80087a4 <__assert_func>
 80085a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80085a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085a8:	b10d      	cbz	r5, 80085ae <__d2b+0x32>
 80085aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80085ae:	9301      	str	r3, [sp, #4]
 80085b0:	f1b8 0300 	subs.w	r3, r8, #0
 80085b4:	d023      	beq.n	80085fe <__d2b+0x82>
 80085b6:	4668      	mov	r0, sp
 80085b8:	9300      	str	r3, [sp, #0]
 80085ba:	f7ff fd84 	bl	80080c6 <__lo0bits>
 80085be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80085c2:	b1d0      	cbz	r0, 80085fa <__d2b+0x7e>
 80085c4:	f1c0 0320 	rsb	r3, r0, #32
 80085c8:	fa02 f303 	lsl.w	r3, r2, r3
 80085cc:	430b      	orrs	r3, r1
 80085ce:	40c2      	lsrs	r2, r0
 80085d0:	6163      	str	r3, [r4, #20]
 80085d2:	9201      	str	r2, [sp, #4]
 80085d4:	9b01      	ldr	r3, [sp, #4]
 80085d6:	61a3      	str	r3, [r4, #24]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	bf0c      	ite	eq
 80085dc:	2201      	moveq	r2, #1
 80085de:	2202      	movne	r2, #2
 80085e0:	6122      	str	r2, [r4, #16]
 80085e2:	b1a5      	cbz	r5, 800860e <__d2b+0x92>
 80085e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80085e8:	4405      	add	r5, r0
 80085ea:	603d      	str	r5, [r7, #0]
 80085ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80085f0:	6030      	str	r0, [r6, #0]
 80085f2:	4620      	mov	r0, r4
 80085f4:	b003      	add	sp, #12
 80085f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80085fa:	6161      	str	r1, [r4, #20]
 80085fc:	e7ea      	b.n	80085d4 <__d2b+0x58>
 80085fe:	a801      	add	r0, sp, #4
 8008600:	f7ff fd61 	bl	80080c6 <__lo0bits>
 8008604:	9b01      	ldr	r3, [sp, #4]
 8008606:	6163      	str	r3, [r4, #20]
 8008608:	3020      	adds	r0, #32
 800860a:	2201      	movs	r2, #1
 800860c:	e7e8      	b.n	80085e0 <__d2b+0x64>
 800860e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008612:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008616:	6038      	str	r0, [r7, #0]
 8008618:	6918      	ldr	r0, [r3, #16]
 800861a:	f7ff fd35 	bl	8008088 <__hi0bits>
 800861e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008622:	e7e5      	b.n	80085f0 <__d2b+0x74>
 8008624:	08008f44 	.word	0x08008f44
 8008628:	08008f55 	.word	0x08008f55

0800862c <__sflush_r>:
 800862c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008634:	0716      	lsls	r6, r2, #28
 8008636:	4605      	mov	r5, r0
 8008638:	460c      	mov	r4, r1
 800863a:	d454      	bmi.n	80086e6 <__sflush_r+0xba>
 800863c:	684b      	ldr	r3, [r1, #4]
 800863e:	2b00      	cmp	r3, #0
 8008640:	dc02      	bgt.n	8008648 <__sflush_r+0x1c>
 8008642:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008644:	2b00      	cmp	r3, #0
 8008646:	dd48      	ble.n	80086da <__sflush_r+0xae>
 8008648:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800864a:	2e00      	cmp	r6, #0
 800864c:	d045      	beq.n	80086da <__sflush_r+0xae>
 800864e:	2300      	movs	r3, #0
 8008650:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008654:	682f      	ldr	r7, [r5, #0]
 8008656:	6a21      	ldr	r1, [r4, #32]
 8008658:	602b      	str	r3, [r5, #0]
 800865a:	d030      	beq.n	80086be <__sflush_r+0x92>
 800865c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800865e:	89a3      	ldrh	r3, [r4, #12]
 8008660:	0759      	lsls	r1, r3, #29
 8008662:	d505      	bpl.n	8008670 <__sflush_r+0x44>
 8008664:	6863      	ldr	r3, [r4, #4]
 8008666:	1ad2      	subs	r2, r2, r3
 8008668:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800866a:	b10b      	cbz	r3, 8008670 <__sflush_r+0x44>
 800866c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800866e:	1ad2      	subs	r2, r2, r3
 8008670:	2300      	movs	r3, #0
 8008672:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008674:	6a21      	ldr	r1, [r4, #32]
 8008676:	4628      	mov	r0, r5
 8008678:	47b0      	blx	r6
 800867a:	1c43      	adds	r3, r0, #1
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	d106      	bne.n	800868e <__sflush_r+0x62>
 8008680:	6829      	ldr	r1, [r5, #0]
 8008682:	291d      	cmp	r1, #29
 8008684:	d82b      	bhi.n	80086de <__sflush_r+0xb2>
 8008686:	4a2a      	ldr	r2, [pc, #168]	@ (8008730 <__sflush_r+0x104>)
 8008688:	40ca      	lsrs	r2, r1
 800868a:	07d6      	lsls	r6, r2, #31
 800868c:	d527      	bpl.n	80086de <__sflush_r+0xb2>
 800868e:	2200      	movs	r2, #0
 8008690:	6062      	str	r2, [r4, #4]
 8008692:	04d9      	lsls	r1, r3, #19
 8008694:	6922      	ldr	r2, [r4, #16]
 8008696:	6022      	str	r2, [r4, #0]
 8008698:	d504      	bpl.n	80086a4 <__sflush_r+0x78>
 800869a:	1c42      	adds	r2, r0, #1
 800869c:	d101      	bne.n	80086a2 <__sflush_r+0x76>
 800869e:	682b      	ldr	r3, [r5, #0]
 80086a0:	b903      	cbnz	r3, 80086a4 <__sflush_r+0x78>
 80086a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80086a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086a6:	602f      	str	r7, [r5, #0]
 80086a8:	b1b9      	cbz	r1, 80086da <__sflush_r+0xae>
 80086aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086ae:	4299      	cmp	r1, r3
 80086b0:	d002      	beq.n	80086b8 <__sflush_r+0x8c>
 80086b2:	4628      	mov	r0, r5
 80086b4:	f7ff fb40 	bl	8007d38 <_free_r>
 80086b8:	2300      	movs	r3, #0
 80086ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80086bc:	e00d      	b.n	80086da <__sflush_r+0xae>
 80086be:	2301      	movs	r3, #1
 80086c0:	4628      	mov	r0, r5
 80086c2:	47b0      	blx	r6
 80086c4:	4602      	mov	r2, r0
 80086c6:	1c50      	adds	r0, r2, #1
 80086c8:	d1c9      	bne.n	800865e <__sflush_r+0x32>
 80086ca:	682b      	ldr	r3, [r5, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d0c6      	beq.n	800865e <__sflush_r+0x32>
 80086d0:	2b1d      	cmp	r3, #29
 80086d2:	d001      	beq.n	80086d8 <__sflush_r+0xac>
 80086d4:	2b16      	cmp	r3, #22
 80086d6:	d11e      	bne.n	8008716 <__sflush_r+0xea>
 80086d8:	602f      	str	r7, [r5, #0]
 80086da:	2000      	movs	r0, #0
 80086dc:	e022      	b.n	8008724 <__sflush_r+0xf8>
 80086de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086e2:	b21b      	sxth	r3, r3
 80086e4:	e01b      	b.n	800871e <__sflush_r+0xf2>
 80086e6:	690f      	ldr	r7, [r1, #16]
 80086e8:	2f00      	cmp	r7, #0
 80086ea:	d0f6      	beq.n	80086da <__sflush_r+0xae>
 80086ec:	0793      	lsls	r3, r2, #30
 80086ee:	680e      	ldr	r6, [r1, #0]
 80086f0:	bf08      	it	eq
 80086f2:	694b      	ldreq	r3, [r1, #20]
 80086f4:	600f      	str	r7, [r1, #0]
 80086f6:	bf18      	it	ne
 80086f8:	2300      	movne	r3, #0
 80086fa:	eba6 0807 	sub.w	r8, r6, r7
 80086fe:	608b      	str	r3, [r1, #8]
 8008700:	f1b8 0f00 	cmp.w	r8, #0
 8008704:	dde9      	ble.n	80086da <__sflush_r+0xae>
 8008706:	6a21      	ldr	r1, [r4, #32]
 8008708:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800870a:	4643      	mov	r3, r8
 800870c:	463a      	mov	r2, r7
 800870e:	4628      	mov	r0, r5
 8008710:	47b0      	blx	r6
 8008712:	2800      	cmp	r0, #0
 8008714:	dc08      	bgt.n	8008728 <__sflush_r+0xfc>
 8008716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800871a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800871e:	81a3      	strh	r3, [r4, #12]
 8008720:	f04f 30ff 	mov.w	r0, #4294967295
 8008724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008728:	4407      	add	r7, r0
 800872a:	eba8 0800 	sub.w	r8, r8, r0
 800872e:	e7e7      	b.n	8008700 <__sflush_r+0xd4>
 8008730:	20400001 	.word	0x20400001

08008734 <_fflush_r>:
 8008734:	b538      	push	{r3, r4, r5, lr}
 8008736:	690b      	ldr	r3, [r1, #16]
 8008738:	4605      	mov	r5, r0
 800873a:	460c      	mov	r4, r1
 800873c:	b913      	cbnz	r3, 8008744 <_fflush_r+0x10>
 800873e:	2500      	movs	r5, #0
 8008740:	4628      	mov	r0, r5
 8008742:	bd38      	pop	{r3, r4, r5, pc}
 8008744:	b118      	cbz	r0, 800874e <_fflush_r+0x1a>
 8008746:	6a03      	ldr	r3, [r0, #32]
 8008748:	b90b      	cbnz	r3, 800874e <_fflush_r+0x1a>
 800874a:	f7fe fb95 	bl	8006e78 <__sinit>
 800874e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d0f3      	beq.n	800873e <_fflush_r+0xa>
 8008756:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008758:	07d0      	lsls	r0, r2, #31
 800875a:	d404      	bmi.n	8008766 <_fflush_r+0x32>
 800875c:	0599      	lsls	r1, r3, #22
 800875e:	d402      	bmi.n	8008766 <_fflush_r+0x32>
 8008760:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008762:	f7fe fc80 	bl	8007066 <__retarget_lock_acquire_recursive>
 8008766:	4628      	mov	r0, r5
 8008768:	4621      	mov	r1, r4
 800876a:	f7ff ff5f 	bl	800862c <__sflush_r>
 800876e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008770:	07da      	lsls	r2, r3, #31
 8008772:	4605      	mov	r5, r0
 8008774:	d4e4      	bmi.n	8008740 <_fflush_r+0xc>
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	059b      	lsls	r3, r3, #22
 800877a:	d4e1      	bmi.n	8008740 <_fflush_r+0xc>
 800877c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800877e:	f7fe fc73 	bl	8007068 <__retarget_lock_release_recursive>
 8008782:	e7dd      	b.n	8008740 <_fflush_r+0xc>

08008784 <_sbrk_r>:
 8008784:	b538      	push	{r3, r4, r5, lr}
 8008786:	4d06      	ldr	r5, [pc, #24]	@ (80087a0 <_sbrk_r+0x1c>)
 8008788:	2300      	movs	r3, #0
 800878a:	4604      	mov	r4, r0
 800878c:	4608      	mov	r0, r1
 800878e:	602b      	str	r3, [r5, #0]
 8008790:	f7f9 fff6 	bl	8002780 <_sbrk>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_sbrk_r+0x1a>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_sbrk_r+0x1a>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	20000680 	.word	0x20000680

080087a4 <__assert_func>:
 80087a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087a6:	4614      	mov	r4, r2
 80087a8:	461a      	mov	r2, r3
 80087aa:	4b09      	ldr	r3, [pc, #36]	@ (80087d0 <__assert_func+0x2c>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4605      	mov	r5, r0
 80087b0:	68d8      	ldr	r0, [r3, #12]
 80087b2:	b14c      	cbz	r4, 80087c8 <__assert_func+0x24>
 80087b4:	4b07      	ldr	r3, [pc, #28]	@ (80087d4 <__assert_func+0x30>)
 80087b6:	9100      	str	r1, [sp, #0]
 80087b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087bc:	4906      	ldr	r1, [pc, #24]	@ (80087d8 <__assert_func+0x34>)
 80087be:	462b      	mov	r3, r5
 80087c0:	f000 f842 	bl	8008848 <fiprintf>
 80087c4:	f000 f852 	bl	800886c <abort>
 80087c8:	4b04      	ldr	r3, [pc, #16]	@ (80087dc <__assert_func+0x38>)
 80087ca:	461c      	mov	r4, r3
 80087cc:	e7f3      	b.n	80087b6 <__assert_func+0x12>
 80087ce:	bf00      	nop
 80087d0:	2000001c 	.word	0x2000001c
 80087d4:	08008fb8 	.word	0x08008fb8
 80087d8:	08008fc5 	.word	0x08008fc5
 80087dc:	08008ff3 	.word	0x08008ff3

080087e0 <_calloc_r>:
 80087e0:	b570      	push	{r4, r5, r6, lr}
 80087e2:	fba1 5402 	umull	r5, r4, r1, r2
 80087e6:	b934      	cbnz	r4, 80087f6 <_calloc_r+0x16>
 80087e8:	4629      	mov	r1, r5
 80087ea:	f7ff fb19 	bl	8007e20 <_malloc_r>
 80087ee:	4606      	mov	r6, r0
 80087f0:	b928      	cbnz	r0, 80087fe <_calloc_r+0x1e>
 80087f2:	4630      	mov	r0, r6
 80087f4:	bd70      	pop	{r4, r5, r6, pc}
 80087f6:	220c      	movs	r2, #12
 80087f8:	6002      	str	r2, [r0, #0]
 80087fa:	2600      	movs	r6, #0
 80087fc:	e7f9      	b.n	80087f2 <_calloc_r+0x12>
 80087fe:	462a      	mov	r2, r5
 8008800:	4621      	mov	r1, r4
 8008802:	f7fe fbb2 	bl	8006f6a <memset>
 8008806:	e7f4      	b.n	80087f2 <_calloc_r+0x12>

08008808 <__ascii_mbtowc>:
 8008808:	b082      	sub	sp, #8
 800880a:	b901      	cbnz	r1, 800880e <__ascii_mbtowc+0x6>
 800880c:	a901      	add	r1, sp, #4
 800880e:	b142      	cbz	r2, 8008822 <__ascii_mbtowc+0x1a>
 8008810:	b14b      	cbz	r3, 8008826 <__ascii_mbtowc+0x1e>
 8008812:	7813      	ldrb	r3, [r2, #0]
 8008814:	600b      	str	r3, [r1, #0]
 8008816:	7812      	ldrb	r2, [r2, #0]
 8008818:	1e10      	subs	r0, r2, #0
 800881a:	bf18      	it	ne
 800881c:	2001      	movne	r0, #1
 800881e:	b002      	add	sp, #8
 8008820:	4770      	bx	lr
 8008822:	4610      	mov	r0, r2
 8008824:	e7fb      	b.n	800881e <__ascii_mbtowc+0x16>
 8008826:	f06f 0001 	mvn.w	r0, #1
 800882a:	e7f8      	b.n	800881e <__ascii_mbtowc+0x16>

0800882c <__ascii_wctomb>:
 800882c:	4603      	mov	r3, r0
 800882e:	4608      	mov	r0, r1
 8008830:	b141      	cbz	r1, 8008844 <__ascii_wctomb+0x18>
 8008832:	2aff      	cmp	r2, #255	@ 0xff
 8008834:	d904      	bls.n	8008840 <__ascii_wctomb+0x14>
 8008836:	228a      	movs	r2, #138	@ 0x8a
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	f04f 30ff 	mov.w	r0, #4294967295
 800883e:	4770      	bx	lr
 8008840:	700a      	strb	r2, [r1, #0]
 8008842:	2001      	movs	r0, #1
 8008844:	4770      	bx	lr
	...

08008848 <fiprintf>:
 8008848:	b40e      	push	{r1, r2, r3}
 800884a:	b503      	push	{r0, r1, lr}
 800884c:	4601      	mov	r1, r0
 800884e:	ab03      	add	r3, sp, #12
 8008850:	4805      	ldr	r0, [pc, #20]	@ (8008868 <fiprintf+0x20>)
 8008852:	f853 2b04 	ldr.w	r2, [r3], #4
 8008856:	6800      	ldr	r0, [r0, #0]
 8008858:	9301      	str	r3, [sp, #4]
 800885a:	f000 f837 	bl	80088cc <_vfiprintf_r>
 800885e:	b002      	add	sp, #8
 8008860:	f85d eb04 	ldr.w	lr, [sp], #4
 8008864:	b003      	add	sp, #12
 8008866:	4770      	bx	lr
 8008868:	2000001c 	.word	0x2000001c

0800886c <abort>:
 800886c:	b508      	push	{r3, lr}
 800886e:	2006      	movs	r0, #6
 8008870:	f000 fa00 	bl	8008c74 <raise>
 8008874:	2001      	movs	r0, #1
 8008876:	f7f9 ff0b 	bl	8002690 <_exit>

0800887a <__sfputc_r>:
 800887a:	6893      	ldr	r3, [r2, #8]
 800887c:	3b01      	subs	r3, #1
 800887e:	2b00      	cmp	r3, #0
 8008880:	b410      	push	{r4}
 8008882:	6093      	str	r3, [r2, #8]
 8008884:	da08      	bge.n	8008898 <__sfputc_r+0x1e>
 8008886:	6994      	ldr	r4, [r2, #24]
 8008888:	42a3      	cmp	r3, r4
 800888a:	db01      	blt.n	8008890 <__sfputc_r+0x16>
 800888c:	290a      	cmp	r1, #10
 800888e:	d103      	bne.n	8008898 <__sfputc_r+0x1e>
 8008890:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008894:	f000 b932 	b.w	8008afc <__swbuf_r>
 8008898:	6813      	ldr	r3, [r2, #0]
 800889a:	1c58      	adds	r0, r3, #1
 800889c:	6010      	str	r0, [r2, #0]
 800889e:	7019      	strb	r1, [r3, #0]
 80088a0:	4608      	mov	r0, r1
 80088a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <__sfputs_r>:
 80088a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088aa:	4606      	mov	r6, r0
 80088ac:	460f      	mov	r7, r1
 80088ae:	4614      	mov	r4, r2
 80088b0:	18d5      	adds	r5, r2, r3
 80088b2:	42ac      	cmp	r4, r5
 80088b4:	d101      	bne.n	80088ba <__sfputs_r+0x12>
 80088b6:	2000      	movs	r0, #0
 80088b8:	e007      	b.n	80088ca <__sfputs_r+0x22>
 80088ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088be:	463a      	mov	r2, r7
 80088c0:	4630      	mov	r0, r6
 80088c2:	f7ff ffda 	bl	800887a <__sfputc_r>
 80088c6:	1c43      	adds	r3, r0, #1
 80088c8:	d1f3      	bne.n	80088b2 <__sfputs_r+0xa>
 80088ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080088cc <_vfiprintf_r>:
 80088cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088d0:	460d      	mov	r5, r1
 80088d2:	b09d      	sub	sp, #116	@ 0x74
 80088d4:	4614      	mov	r4, r2
 80088d6:	4698      	mov	r8, r3
 80088d8:	4606      	mov	r6, r0
 80088da:	b118      	cbz	r0, 80088e4 <_vfiprintf_r+0x18>
 80088dc:	6a03      	ldr	r3, [r0, #32]
 80088de:	b90b      	cbnz	r3, 80088e4 <_vfiprintf_r+0x18>
 80088e0:	f7fe faca 	bl	8006e78 <__sinit>
 80088e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088e6:	07d9      	lsls	r1, r3, #31
 80088e8:	d405      	bmi.n	80088f6 <_vfiprintf_r+0x2a>
 80088ea:	89ab      	ldrh	r3, [r5, #12]
 80088ec:	059a      	lsls	r2, r3, #22
 80088ee:	d402      	bmi.n	80088f6 <_vfiprintf_r+0x2a>
 80088f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088f2:	f7fe fbb8 	bl	8007066 <__retarget_lock_acquire_recursive>
 80088f6:	89ab      	ldrh	r3, [r5, #12]
 80088f8:	071b      	lsls	r3, r3, #28
 80088fa:	d501      	bpl.n	8008900 <_vfiprintf_r+0x34>
 80088fc:	692b      	ldr	r3, [r5, #16]
 80088fe:	b99b      	cbnz	r3, 8008928 <_vfiprintf_r+0x5c>
 8008900:	4629      	mov	r1, r5
 8008902:	4630      	mov	r0, r6
 8008904:	f000 f938 	bl	8008b78 <__swsetup_r>
 8008908:	b170      	cbz	r0, 8008928 <_vfiprintf_r+0x5c>
 800890a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800890c:	07dc      	lsls	r4, r3, #31
 800890e:	d504      	bpl.n	800891a <_vfiprintf_r+0x4e>
 8008910:	f04f 30ff 	mov.w	r0, #4294967295
 8008914:	b01d      	add	sp, #116	@ 0x74
 8008916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891a:	89ab      	ldrh	r3, [r5, #12]
 800891c:	0598      	lsls	r0, r3, #22
 800891e:	d4f7      	bmi.n	8008910 <_vfiprintf_r+0x44>
 8008920:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008922:	f7fe fba1 	bl	8007068 <__retarget_lock_release_recursive>
 8008926:	e7f3      	b.n	8008910 <_vfiprintf_r+0x44>
 8008928:	2300      	movs	r3, #0
 800892a:	9309      	str	r3, [sp, #36]	@ 0x24
 800892c:	2320      	movs	r3, #32
 800892e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008932:	f8cd 800c 	str.w	r8, [sp, #12]
 8008936:	2330      	movs	r3, #48	@ 0x30
 8008938:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ae8 <_vfiprintf_r+0x21c>
 800893c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008940:	f04f 0901 	mov.w	r9, #1
 8008944:	4623      	mov	r3, r4
 8008946:	469a      	mov	sl, r3
 8008948:	f813 2b01 	ldrb.w	r2, [r3], #1
 800894c:	b10a      	cbz	r2, 8008952 <_vfiprintf_r+0x86>
 800894e:	2a25      	cmp	r2, #37	@ 0x25
 8008950:	d1f9      	bne.n	8008946 <_vfiprintf_r+0x7a>
 8008952:	ebba 0b04 	subs.w	fp, sl, r4
 8008956:	d00b      	beq.n	8008970 <_vfiprintf_r+0xa4>
 8008958:	465b      	mov	r3, fp
 800895a:	4622      	mov	r2, r4
 800895c:	4629      	mov	r1, r5
 800895e:	4630      	mov	r0, r6
 8008960:	f7ff ffa2 	bl	80088a8 <__sfputs_r>
 8008964:	3001      	adds	r0, #1
 8008966:	f000 80a7 	beq.w	8008ab8 <_vfiprintf_r+0x1ec>
 800896a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800896c:	445a      	add	r2, fp
 800896e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008970:	f89a 3000 	ldrb.w	r3, [sl]
 8008974:	2b00      	cmp	r3, #0
 8008976:	f000 809f 	beq.w	8008ab8 <_vfiprintf_r+0x1ec>
 800897a:	2300      	movs	r3, #0
 800897c:	f04f 32ff 	mov.w	r2, #4294967295
 8008980:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008984:	f10a 0a01 	add.w	sl, sl, #1
 8008988:	9304      	str	r3, [sp, #16]
 800898a:	9307      	str	r3, [sp, #28]
 800898c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008990:	931a      	str	r3, [sp, #104]	@ 0x68
 8008992:	4654      	mov	r4, sl
 8008994:	2205      	movs	r2, #5
 8008996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800899a:	4853      	ldr	r0, [pc, #332]	@ (8008ae8 <_vfiprintf_r+0x21c>)
 800899c:	f7f7 fc18 	bl	80001d0 <memchr>
 80089a0:	9a04      	ldr	r2, [sp, #16]
 80089a2:	b9d8      	cbnz	r0, 80089dc <_vfiprintf_r+0x110>
 80089a4:	06d1      	lsls	r1, r2, #27
 80089a6:	bf44      	itt	mi
 80089a8:	2320      	movmi	r3, #32
 80089aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089ae:	0713      	lsls	r3, r2, #28
 80089b0:	bf44      	itt	mi
 80089b2:	232b      	movmi	r3, #43	@ 0x2b
 80089b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089b8:	f89a 3000 	ldrb.w	r3, [sl]
 80089bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80089be:	d015      	beq.n	80089ec <_vfiprintf_r+0x120>
 80089c0:	9a07      	ldr	r2, [sp, #28]
 80089c2:	4654      	mov	r4, sl
 80089c4:	2000      	movs	r0, #0
 80089c6:	f04f 0c0a 	mov.w	ip, #10
 80089ca:	4621      	mov	r1, r4
 80089cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089d0:	3b30      	subs	r3, #48	@ 0x30
 80089d2:	2b09      	cmp	r3, #9
 80089d4:	d94b      	bls.n	8008a6e <_vfiprintf_r+0x1a2>
 80089d6:	b1b0      	cbz	r0, 8008a06 <_vfiprintf_r+0x13a>
 80089d8:	9207      	str	r2, [sp, #28]
 80089da:	e014      	b.n	8008a06 <_vfiprintf_r+0x13a>
 80089dc:	eba0 0308 	sub.w	r3, r0, r8
 80089e0:	fa09 f303 	lsl.w	r3, r9, r3
 80089e4:	4313      	orrs	r3, r2
 80089e6:	9304      	str	r3, [sp, #16]
 80089e8:	46a2      	mov	sl, r4
 80089ea:	e7d2      	b.n	8008992 <_vfiprintf_r+0xc6>
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	1d19      	adds	r1, r3, #4
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	9103      	str	r1, [sp, #12]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	bfbb      	ittet	lt
 80089f8:	425b      	neglt	r3, r3
 80089fa:	f042 0202 	orrlt.w	r2, r2, #2
 80089fe:	9307      	strge	r3, [sp, #28]
 8008a00:	9307      	strlt	r3, [sp, #28]
 8008a02:	bfb8      	it	lt
 8008a04:	9204      	strlt	r2, [sp, #16]
 8008a06:	7823      	ldrb	r3, [r4, #0]
 8008a08:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a0a:	d10a      	bne.n	8008a22 <_vfiprintf_r+0x156>
 8008a0c:	7863      	ldrb	r3, [r4, #1]
 8008a0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a10:	d132      	bne.n	8008a78 <_vfiprintf_r+0x1ac>
 8008a12:	9b03      	ldr	r3, [sp, #12]
 8008a14:	1d1a      	adds	r2, r3, #4
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	9203      	str	r2, [sp, #12]
 8008a1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a1e:	3402      	adds	r4, #2
 8008a20:	9305      	str	r3, [sp, #20]
 8008a22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008af8 <_vfiprintf_r+0x22c>
 8008a26:	7821      	ldrb	r1, [r4, #0]
 8008a28:	2203      	movs	r2, #3
 8008a2a:	4650      	mov	r0, sl
 8008a2c:	f7f7 fbd0 	bl	80001d0 <memchr>
 8008a30:	b138      	cbz	r0, 8008a42 <_vfiprintf_r+0x176>
 8008a32:	9b04      	ldr	r3, [sp, #16]
 8008a34:	eba0 000a 	sub.w	r0, r0, sl
 8008a38:	2240      	movs	r2, #64	@ 0x40
 8008a3a:	4082      	lsls	r2, r0
 8008a3c:	4313      	orrs	r3, r2
 8008a3e:	3401      	adds	r4, #1
 8008a40:	9304      	str	r3, [sp, #16]
 8008a42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a46:	4829      	ldr	r0, [pc, #164]	@ (8008aec <_vfiprintf_r+0x220>)
 8008a48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a4c:	2206      	movs	r2, #6
 8008a4e:	f7f7 fbbf 	bl	80001d0 <memchr>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d03f      	beq.n	8008ad6 <_vfiprintf_r+0x20a>
 8008a56:	4b26      	ldr	r3, [pc, #152]	@ (8008af0 <_vfiprintf_r+0x224>)
 8008a58:	bb1b      	cbnz	r3, 8008aa2 <_vfiprintf_r+0x1d6>
 8008a5a:	9b03      	ldr	r3, [sp, #12]
 8008a5c:	3307      	adds	r3, #7
 8008a5e:	f023 0307 	bic.w	r3, r3, #7
 8008a62:	3308      	adds	r3, #8
 8008a64:	9303      	str	r3, [sp, #12]
 8008a66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a68:	443b      	add	r3, r7
 8008a6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a6c:	e76a      	b.n	8008944 <_vfiprintf_r+0x78>
 8008a6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a72:	460c      	mov	r4, r1
 8008a74:	2001      	movs	r0, #1
 8008a76:	e7a8      	b.n	80089ca <_vfiprintf_r+0xfe>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	3401      	adds	r4, #1
 8008a7c:	9305      	str	r3, [sp, #20]
 8008a7e:	4619      	mov	r1, r3
 8008a80:	f04f 0c0a 	mov.w	ip, #10
 8008a84:	4620      	mov	r0, r4
 8008a86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a8a:	3a30      	subs	r2, #48	@ 0x30
 8008a8c:	2a09      	cmp	r2, #9
 8008a8e:	d903      	bls.n	8008a98 <_vfiprintf_r+0x1cc>
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d0c6      	beq.n	8008a22 <_vfiprintf_r+0x156>
 8008a94:	9105      	str	r1, [sp, #20]
 8008a96:	e7c4      	b.n	8008a22 <_vfiprintf_r+0x156>
 8008a98:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a9c:	4604      	mov	r4, r0
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	e7f0      	b.n	8008a84 <_vfiprintf_r+0x1b8>
 8008aa2:	ab03      	add	r3, sp, #12
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	462a      	mov	r2, r5
 8008aa8:	4b12      	ldr	r3, [pc, #72]	@ (8008af4 <_vfiprintf_r+0x228>)
 8008aaa:	a904      	add	r1, sp, #16
 8008aac:	4630      	mov	r0, r6
 8008aae:	f7fd fda1 	bl	80065f4 <_printf_float>
 8008ab2:	4607      	mov	r7, r0
 8008ab4:	1c78      	adds	r0, r7, #1
 8008ab6:	d1d6      	bne.n	8008a66 <_vfiprintf_r+0x19a>
 8008ab8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008aba:	07d9      	lsls	r1, r3, #31
 8008abc:	d405      	bmi.n	8008aca <_vfiprintf_r+0x1fe>
 8008abe:	89ab      	ldrh	r3, [r5, #12]
 8008ac0:	059a      	lsls	r2, r3, #22
 8008ac2:	d402      	bmi.n	8008aca <_vfiprintf_r+0x1fe>
 8008ac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ac6:	f7fe facf 	bl	8007068 <__retarget_lock_release_recursive>
 8008aca:	89ab      	ldrh	r3, [r5, #12]
 8008acc:	065b      	lsls	r3, r3, #25
 8008ace:	f53f af1f 	bmi.w	8008910 <_vfiprintf_r+0x44>
 8008ad2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ad4:	e71e      	b.n	8008914 <_vfiprintf_r+0x48>
 8008ad6:	ab03      	add	r3, sp, #12
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	462a      	mov	r2, r5
 8008adc:	4b05      	ldr	r3, [pc, #20]	@ (8008af4 <_vfiprintf_r+0x228>)
 8008ade:	a904      	add	r1, sp, #16
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f7fe f81f 	bl	8006b24 <_printf_i>
 8008ae6:	e7e4      	b.n	8008ab2 <_vfiprintf_r+0x1e6>
 8008ae8:	08008ff4 	.word	0x08008ff4
 8008aec:	08008ffe 	.word	0x08008ffe
 8008af0:	080065f5 	.word	0x080065f5
 8008af4:	080088a9 	.word	0x080088a9
 8008af8:	08008ffa 	.word	0x08008ffa

08008afc <__swbuf_r>:
 8008afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008afe:	460e      	mov	r6, r1
 8008b00:	4614      	mov	r4, r2
 8008b02:	4605      	mov	r5, r0
 8008b04:	b118      	cbz	r0, 8008b0e <__swbuf_r+0x12>
 8008b06:	6a03      	ldr	r3, [r0, #32]
 8008b08:	b90b      	cbnz	r3, 8008b0e <__swbuf_r+0x12>
 8008b0a:	f7fe f9b5 	bl	8006e78 <__sinit>
 8008b0e:	69a3      	ldr	r3, [r4, #24]
 8008b10:	60a3      	str	r3, [r4, #8]
 8008b12:	89a3      	ldrh	r3, [r4, #12]
 8008b14:	071a      	lsls	r2, r3, #28
 8008b16:	d501      	bpl.n	8008b1c <__swbuf_r+0x20>
 8008b18:	6923      	ldr	r3, [r4, #16]
 8008b1a:	b943      	cbnz	r3, 8008b2e <__swbuf_r+0x32>
 8008b1c:	4621      	mov	r1, r4
 8008b1e:	4628      	mov	r0, r5
 8008b20:	f000 f82a 	bl	8008b78 <__swsetup_r>
 8008b24:	b118      	cbz	r0, 8008b2e <__swbuf_r+0x32>
 8008b26:	f04f 37ff 	mov.w	r7, #4294967295
 8008b2a:	4638      	mov	r0, r7
 8008b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	6922      	ldr	r2, [r4, #16]
 8008b32:	1a98      	subs	r0, r3, r2
 8008b34:	6963      	ldr	r3, [r4, #20]
 8008b36:	b2f6      	uxtb	r6, r6
 8008b38:	4283      	cmp	r3, r0
 8008b3a:	4637      	mov	r7, r6
 8008b3c:	dc05      	bgt.n	8008b4a <__swbuf_r+0x4e>
 8008b3e:	4621      	mov	r1, r4
 8008b40:	4628      	mov	r0, r5
 8008b42:	f7ff fdf7 	bl	8008734 <_fflush_r>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	d1ed      	bne.n	8008b26 <__swbuf_r+0x2a>
 8008b4a:	68a3      	ldr	r3, [r4, #8]
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	60a3      	str	r3, [r4, #8]
 8008b50:	6823      	ldr	r3, [r4, #0]
 8008b52:	1c5a      	adds	r2, r3, #1
 8008b54:	6022      	str	r2, [r4, #0]
 8008b56:	701e      	strb	r6, [r3, #0]
 8008b58:	6962      	ldr	r2, [r4, #20]
 8008b5a:	1c43      	adds	r3, r0, #1
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d004      	beq.n	8008b6a <__swbuf_r+0x6e>
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	07db      	lsls	r3, r3, #31
 8008b64:	d5e1      	bpl.n	8008b2a <__swbuf_r+0x2e>
 8008b66:	2e0a      	cmp	r6, #10
 8008b68:	d1df      	bne.n	8008b2a <__swbuf_r+0x2e>
 8008b6a:	4621      	mov	r1, r4
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	f7ff fde1 	bl	8008734 <_fflush_r>
 8008b72:	2800      	cmp	r0, #0
 8008b74:	d0d9      	beq.n	8008b2a <__swbuf_r+0x2e>
 8008b76:	e7d6      	b.n	8008b26 <__swbuf_r+0x2a>

08008b78 <__swsetup_r>:
 8008b78:	b538      	push	{r3, r4, r5, lr}
 8008b7a:	4b29      	ldr	r3, [pc, #164]	@ (8008c20 <__swsetup_r+0xa8>)
 8008b7c:	4605      	mov	r5, r0
 8008b7e:	6818      	ldr	r0, [r3, #0]
 8008b80:	460c      	mov	r4, r1
 8008b82:	b118      	cbz	r0, 8008b8c <__swsetup_r+0x14>
 8008b84:	6a03      	ldr	r3, [r0, #32]
 8008b86:	b90b      	cbnz	r3, 8008b8c <__swsetup_r+0x14>
 8008b88:	f7fe f976 	bl	8006e78 <__sinit>
 8008b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b90:	0719      	lsls	r1, r3, #28
 8008b92:	d422      	bmi.n	8008bda <__swsetup_r+0x62>
 8008b94:	06da      	lsls	r2, r3, #27
 8008b96:	d407      	bmi.n	8008ba8 <__swsetup_r+0x30>
 8008b98:	2209      	movs	r2, #9
 8008b9a:	602a      	str	r2, [r5, #0]
 8008b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ba0:	81a3      	strh	r3, [r4, #12]
 8008ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba6:	e033      	b.n	8008c10 <__swsetup_r+0x98>
 8008ba8:	0758      	lsls	r0, r3, #29
 8008baa:	d512      	bpl.n	8008bd2 <__swsetup_r+0x5a>
 8008bac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bae:	b141      	cbz	r1, 8008bc2 <__swsetup_r+0x4a>
 8008bb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bb4:	4299      	cmp	r1, r3
 8008bb6:	d002      	beq.n	8008bbe <__swsetup_r+0x46>
 8008bb8:	4628      	mov	r0, r5
 8008bba:	f7ff f8bd 	bl	8007d38 <_free_r>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bc2:	89a3      	ldrh	r3, [r4, #12]
 8008bc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008bc8:	81a3      	strh	r3, [r4, #12]
 8008bca:	2300      	movs	r3, #0
 8008bcc:	6063      	str	r3, [r4, #4]
 8008bce:	6923      	ldr	r3, [r4, #16]
 8008bd0:	6023      	str	r3, [r4, #0]
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	f043 0308 	orr.w	r3, r3, #8
 8008bd8:	81a3      	strh	r3, [r4, #12]
 8008bda:	6923      	ldr	r3, [r4, #16]
 8008bdc:	b94b      	cbnz	r3, 8008bf2 <__swsetup_r+0x7a>
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008be8:	d003      	beq.n	8008bf2 <__swsetup_r+0x7a>
 8008bea:	4621      	mov	r1, r4
 8008bec:	4628      	mov	r0, r5
 8008bee:	f000 f883 	bl	8008cf8 <__smakebuf_r>
 8008bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bf6:	f013 0201 	ands.w	r2, r3, #1
 8008bfa:	d00a      	beq.n	8008c12 <__swsetup_r+0x9a>
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	60a2      	str	r2, [r4, #8]
 8008c00:	6962      	ldr	r2, [r4, #20]
 8008c02:	4252      	negs	r2, r2
 8008c04:	61a2      	str	r2, [r4, #24]
 8008c06:	6922      	ldr	r2, [r4, #16]
 8008c08:	b942      	cbnz	r2, 8008c1c <__swsetup_r+0xa4>
 8008c0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c0e:	d1c5      	bne.n	8008b9c <__swsetup_r+0x24>
 8008c10:	bd38      	pop	{r3, r4, r5, pc}
 8008c12:	0799      	lsls	r1, r3, #30
 8008c14:	bf58      	it	pl
 8008c16:	6962      	ldrpl	r2, [r4, #20]
 8008c18:	60a2      	str	r2, [r4, #8]
 8008c1a:	e7f4      	b.n	8008c06 <__swsetup_r+0x8e>
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	e7f7      	b.n	8008c10 <__swsetup_r+0x98>
 8008c20:	2000001c 	.word	0x2000001c

08008c24 <_raise_r>:
 8008c24:	291f      	cmp	r1, #31
 8008c26:	b538      	push	{r3, r4, r5, lr}
 8008c28:	4605      	mov	r5, r0
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	d904      	bls.n	8008c38 <_raise_r+0x14>
 8008c2e:	2316      	movs	r3, #22
 8008c30:	6003      	str	r3, [r0, #0]
 8008c32:	f04f 30ff 	mov.w	r0, #4294967295
 8008c36:	bd38      	pop	{r3, r4, r5, pc}
 8008c38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c3a:	b112      	cbz	r2, 8008c42 <_raise_r+0x1e>
 8008c3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c40:	b94b      	cbnz	r3, 8008c56 <_raise_r+0x32>
 8008c42:	4628      	mov	r0, r5
 8008c44:	f000 f830 	bl	8008ca8 <_getpid_r>
 8008c48:	4622      	mov	r2, r4
 8008c4a:	4601      	mov	r1, r0
 8008c4c:	4628      	mov	r0, r5
 8008c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c52:	f000 b817 	b.w	8008c84 <_kill_r>
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d00a      	beq.n	8008c70 <_raise_r+0x4c>
 8008c5a:	1c59      	adds	r1, r3, #1
 8008c5c:	d103      	bne.n	8008c66 <_raise_r+0x42>
 8008c5e:	2316      	movs	r3, #22
 8008c60:	6003      	str	r3, [r0, #0]
 8008c62:	2001      	movs	r0, #1
 8008c64:	e7e7      	b.n	8008c36 <_raise_r+0x12>
 8008c66:	2100      	movs	r1, #0
 8008c68:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	4798      	blx	r3
 8008c70:	2000      	movs	r0, #0
 8008c72:	e7e0      	b.n	8008c36 <_raise_r+0x12>

08008c74 <raise>:
 8008c74:	4b02      	ldr	r3, [pc, #8]	@ (8008c80 <raise+0xc>)
 8008c76:	4601      	mov	r1, r0
 8008c78:	6818      	ldr	r0, [r3, #0]
 8008c7a:	f7ff bfd3 	b.w	8008c24 <_raise_r>
 8008c7e:	bf00      	nop
 8008c80:	2000001c 	.word	0x2000001c

08008c84 <_kill_r>:
 8008c84:	b538      	push	{r3, r4, r5, lr}
 8008c86:	4d07      	ldr	r5, [pc, #28]	@ (8008ca4 <_kill_r+0x20>)
 8008c88:	2300      	movs	r3, #0
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	4608      	mov	r0, r1
 8008c8e:	4611      	mov	r1, r2
 8008c90:	602b      	str	r3, [r5, #0]
 8008c92:	f7f9 fced 	bl	8002670 <_kill>
 8008c96:	1c43      	adds	r3, r0, #1
 8008c98:	d102      	bne.n	8008ca0 <_kill_r+0x1c>
 8008c9a:	682b      	ldr	r3, [r5, #0]
 8008c9c:	b103      	cbz	r3, 8008ca0 <_kill_r+0x1c>
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	bd38      	pop	{r3, r4, r5, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20000680 	.word	0x20000680

08008ca8 <_getpid_r>:
 8008ca8:	f7f9 bcda 	b.w	8002660 <_getpid>

08008cac <__swhatbuf_r>:
 8008cac:	b570      	push	{r4, r5, r6, lr}
 8008cae:	460c      	mov	r4, r1
 8008cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cb4:	2900      	cmp	r1, #0
 8008cb6:	b096      	sub	sp, #88	@ 0x58
 8008cb8:	4615      	mov	r5, r2
 8008cba:	461e      	mov	r6, r3
 8008cbc:	da0d      	bge.n	8008cda <__swhatbuf_r+0x2e>
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008cc4:	f04f 0100 	mov.w	r1, #0
 8008cc8:	bf14      	ite	ne
 8008cca:	2340      	movne	r3, #64	@ 0x40
 8008ccc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	6031      	str	r1, [r6, #0]
 8008cd4:	602b      	str	r3, [r5, #0]
 8008cd6:	b016      	add	sp, #88	@ 0x58
 8008cd8:	bd70      	pop	{r4, r5, r6, pc}
 8008cda:	466a      	mov	r2, sp
 8008cdc:	f000 f848 	bl	8008d70 <_fstat_r>
 8008ce0:	2800      	cmp	r0, #0
 8008ce2:	dbec      	blt.n	8008cbe <__swhatbuf_r+0x12>
 8008ce4:	9901      	ldr	r1, [sp, #4]
 8008ce6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cee:	4259      	negs	r1, r3
 8008cf0:	4159      	adcs	r1, r3
 8008cf2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cf6:	e7eb      	b.n	8008cd0 <__swhatbuf_r+0x24>

08008cf8 <__smakebuf_r>:
 8008cf8:	898b      	ldrh	r3, [r1, #12]
 8008cfa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cfc:	079d      	lsls	r5, r3, #30
 8008cfe:	4606      	mov	r6, r0
 8008d00:	460c      	mov	r4, r1
 8008d02:	d507      	bpl.n	8008d14 <__smakebuf_r+0x1c>
 8008d04:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008d08:	6023      	str	r3, [r4, #0]
 8008d0a:	6123      	str	r3, [r4, #16]
 8008d0c:	2301      	movs	r3, #1
 8008d0e:	6163      	str	r3, [r4, #20]
 8008d10:	b003      	add	sp, #12
 8008d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d14:	ab01      	add	r3, sp, #4
 8008d16:	466a      	mov	r2, sp
 8008d18:	f7ff ffc8 	bl	8008cac <__swhatbuf_r>
 8008d1c:	9f00      	ldr	r7, [sp, #0]
 8008d1e:	4605      	mov	r5, r0
 8008d20:	4639      	mov	r1, r7
 8008d22:	4630      	mov	r0, r6
 8008d24:	f7ff f87c 	bl	8007e20 <_malloc_r>
 8008d28:	b948      	cbnz	r0, 8008d3e <__smakebuf_r+0x46>
 8008d2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d2e:	059a      	lsls	r2, r3, #22
 8008d30:	d4ee      	bmi.n	8008d10 <__smakebuf_r+0x18>
 8008d32:	f023 0303 	bic.w	r3, r3, #3
 8008d36:	f043 0302 	orr.w	r3, r3, #2
 8008d3a:	81a3      	strh	r3, [r4, #12]
 8008d3c:	e7e2      	b.n	8008d04 <__smakebuf_r+0xc>
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	6020      	str	r0, [r4, #0]
 8008d42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d46:	81a3      	strh	r3, [r4, #12]
 8008d48:	9b01      	ldr	r3, [sp, #4]
 8008d4a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d4e:	b15b      	cbz	r3, 8008d68 <__smakebuf_r+0x70>
 8008d50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d54:	4630      	mov	r0, r6
 8008d56:	f000 f81d 	bl	8008d94 <_isatty_r>
 8008d5a:	b128      	cbz	r0, 8008d68 <__smakebuf_r+0x70>
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	f023 0303 	bic.w	r3, r3, #3
 8008d62:	f043 0301 	orr.w	r3, r3, #1
 8008d66:	81a3      	strh	r3, [r4, #12]
 8008d68:	89a3      	ldrh	r3, [r4, #12]
 8008d6a:	431d      	orrs	r5, r3
 8008d6c:	81a5      	strh	r5, [r4, #12]
 8008d6e:	e7cf      	b.n	8008d10 <__smakebuf_r+0x18>

08008d70 <_fstat_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4d07      	ldr	r5, [pc, #28]	@ (8008d90 <_fstat_r+0x20>)
 8008d74:	2300      	movs	r3, #0
 8008d76:	4604      	mov	r4, r0
 8008d78:	4608      	mov	r0, r1
 8008d7a:	4611      	mov	r1, r2
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	f7f9 fcd7 	bl	8002730 <_fstat>
 8008d82:	1c43      	adds	r3, r0, #1
 8008d84:	d102      	bne.n	8008d8c <_fstat_r+0x1c>
 8008d86:	682b      	ldr	r3, [r5, #0]
 8008d88:	b103      	cbz	r3, 8008d8c <_fstat_r+0x1c>
 8008d8a:	6023      	str	r3, [r4, #0]
 8008d8c:	bd38      	pop	{r3, r4, r5, pc}
 8008d8e:	bf00      	nop
 8008d90:	20000680 	.word	0x20000680

08008d94 <_isatty_r>:
 8008d94:	b538      	push	{r3, r4, r5, lr}
 8008d96:	4d06      	ldr	r5, [pc, #24]	@ (8008db0 <_isatty_r+0x1c>)
 8008d98:	2300      	movs	r3, #0
 8008d9a:	4604      	mov	r4, r0
 8008d9c:	4608      	mov	r0, r1
 8008d9e:	602b      	str	r3, [r5, #0]
 8008da0:	f7f9 fcd6 	bl	8002750 <_isatty>
 8008da4:	1c43      	adds	r3, r0, #1
 8008da6:	d102      	bne.n	8008dae <_isatty_r+0x1a>
 8008da8:	682b      	ldr	r3, [r5, #0]
 8008daa:	b103      	cbz	r3, 8008dae <_isatty_r+0x1a>
 8008dac:	6023      	str	r3, [r4, #0]
 8008dae:	bd38      	pop	{r3, r4, r5, pc}
 8008db0:	20000680 	.word	0x20000680

08008db4 <_init>:
 8008db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008db6:	bf00      	nop
 8008db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dba:	bc08      	pop	{r3}
 8008dbc:	469e      	mov	lr, r3
 8008dbe:	4770      	bx	lr

08008dc0 <_fini>:
 8008dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc2:	bf00      	nop
 8008dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dc6:	bc08      	pop	{r3}
 8008dc8:	469e      	mov	lr, r3
 8008dca:	4770      	bx	lr
