`timescale 1ns/1ps

`include "../hdl/global_config.vh"
`include "../hdl/nettype.vh"
`include "../hdl/stddef.vh"

module tb_cySOC;

    // æ—¶é’Ÿå’Œå¤ä½ä¿¡å?
    reg                 clk;
    reg                 rst;

    // å®ä¾‹åŒ? cySOC
    cySOC inst_cySOC (
        .clk           (clk),
        .rst           (rst)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    parameter CLK_PERIOD = 10; // 100MHz æ—¶é’Ÿ
    always #(CLK_PERIOD/2) clk = ~clk;

    // æµ‹è¯•åºåˆ—
    initial begin
        // åˆå§‹åŒ–ä¿¡å?
        clk = 0;
        rst = `RESET_DISABLE;

        // åº”ç”¨å¤ä½
        #20 rst = `RESET_ENABLE;
        #100 rst = `RESET_DISABLE;

        // è¿è¡Œä¸?æ®µæ—¶é—?
        #10000;

        // ç»“æŸä»¿çœŸ
        $display("Simulation completed at time %0t", $time);
        $finish;
    end

    // ç›‘æ§ä¿¡å·å˜åŒ–
    // initial begin
    //     $monitor("Time=%0t: rst=%b, insn_addr=%h, data_addr=%h", 
    //              $time, rst, u_cySOC.insn_addr, u_cySOC.data_addr);
    // end

    // æ³¢å½¢æ–‡ä»¶ç”Ÿæˆ
    // initial begin
    //     $dumpfile("tb_cySOC.vcd");
    //     $dumpvars(0, tb_cySOC);
    // end

endmodule
