<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Interconnection Diagram</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part175.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part177.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark214">&zwnj;</a>Interconnection Diagram</h3><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The block diagram and interconnection of the LRAM is shown below.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="660" height="544" alt="image" src="Image_243.jpg"/></span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="672" height="135" alt="image" src="Image_244.png"/></span></p><div class="textbox" style="border:0.8pt solid #9EB6D3;display:block;min-height:100.2pt;width:503.2pt;"><p class="s23" style="padding-top: 4pt;padding-left: 30pt;text-indent: 0pt;text-align: left;">Figure Notes</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s54" style="padding-left: 60pt;text-indent: -13pt;text-align: left;">1. <span class="s24">LRAM_DOUT[143:0] is an internal connection only from the coupled LRAM. This is not available as an output port from the MLP.</span></p><p class="s54" style="padding-top: 4pt;padding-left: 60pt;text-indent: -13pt;text-align: left;">2. <span class="s24">BRAM_DIN[143:0] is a logical name for the respective signal path. The physical port names vary, and are listed in the Inputs selection ports table.</span></p></div><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="padding-top: 9pt;text-indent: 0pt;text-align: center;">Figure 46: <span class="h4">LRAM connectivity</span></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part175.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part177.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
